// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C8,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "bai1")
  (DATE "03/23/2025 10:22:17")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT ena (634:634:634) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT ena (634:634:634) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT ena (634:634:634) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (391:391:391) (476:476:476))
        (PORT datad (202:202:202) (254:254:254))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (497:497:497))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (309:309:309))
        (PORT datac (387:387:387) (471:471:471))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (660:660:660) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (859:859:859))
        (PORT datac (706:706:706) (801:801:801))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (660:660:660) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (581:581:581))
        (PORT datac (711:711:711) (834:834:834))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (660:660:660) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (859:859:859))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (370:370:370) (443:443:443))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (660:660:660) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (859:859:859))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (385:385:385) (465:465:465))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (455:455:455))
        (PORT datac (511:511:511) (609:609:609))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (422:422:422))
        (PORT datac (510:510:510) (608:608:608))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (634:634:634))
        (PORT datac (342:342:342) (398:398:398))
        (PORT datad (304:304:304) (360:360:360))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (581:581:581))
        (PORT datab (253:253:253) (318:318:318))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (318:318:318))
        (PORT datac (482:482:482) (560:560:560))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (253:253:253) (317:317:317))
        (PORT datad (369:369:369) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (319:319:319))
        (PORT datac (387:387:387) (467:467:467))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\UART_TXD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3094:3094:3094) (2680:2680:2680))
        (IOPATH i o (2852:2852:2852) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1691:1691:1691) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (224:224:224))
        (PORT datab (205:205:205) (246:246:246))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1665:1665:1665) (1426:1426:1426))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1654:1654:1654) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1654:1654:1654) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1724:1724:1724) (1467:1467:1467))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1950:1950:1950) (1738:1738:1738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (1749:1749:1749) (1486:1486:1486))
        (PORT datac (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1950:1950:1950) (1738:1738:1738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1730:1730:1730) (1472:1472:1472))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datac (1724:1724:1724) (1467:1467:1467))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1471:1471:1471))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (473:473:473) (555:555:555))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1856:1856:1856) (1660:1660:1660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1409:1409:1409))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (508:508:508) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1856:1856:1856) (1660:1660:1660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1409:1409:1409))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1409:1409:1409))
        (PORT datac (127:127:127) (172:172:172))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (416:416:416))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (364:364:364) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1950:1950:1950) (1738:1738:1738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (417:417:417))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (1727:1727:1727) (1470:1470:1470))
        (PORT datad (364:364:364) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1471:1471:1471))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (370:370:370))
        (PORT datab (1751:1751:1751) (1488:1488:1488))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT asdata (2723:2723:2723) (2376:2376:2376))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT asdata (363:363:363) (413:413:413))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (272:272:272))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (686:686:686) (755:755:755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (623:623:623) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (659:659:659))
        (PORT datad (719:719:719) (854:854:854))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (657:657:657))
        (PORT datad (345:345:345) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (657:657:657))
        (PORT datab (634:634:634) (729:729:729))
        (PORT datac (321:321:321) (380:380:380))
        (PORT datad (716:716:716) (851:851:851))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (156:156:156))
        (PORT datab (226:226:226) (278:278:278))
        (PORT datac (160:160:160) (192:192:192))
        (PORT datad (719:719:719) (855:855:855))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2512:2512:2512) (2157:2157:2157))
        (PORT datab (115:115:115) (149:149:149))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (345:345:345) (415:415:415))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1409:1409:1409))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (723:723:723) (859:859:859))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (207:207:207))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1287:1287:1287))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (481:481:481))
        (PORT datad (387:387:387) (456:456:456))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1110:1110:1110))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1103:1103:1103) (1110:1110:1110))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1110:1110:1110))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (310:310:310) (357:357:357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (135:135:135) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (208:208:208))
        (PORT datac (122:122:122) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (313:313:313) (359:359:359))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1025:1025:1025) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (822:822:822))
        (PORT datac (494:494:494) (575:575:575))
        (PORT datad (463:463:463) (531:531:531))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (638:638:638) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (355:355:355) (407:407:407))
        (PORT datac (326:326:326) (375:375:375))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (490:490:490))
        (PORT datab (258:258:258) (324:324:324))
        (PORT datad (221:221:221) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (283:283:283) (319:319:319))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (637:637:637) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (468:468:468))
        (PORT datac (401:401:401) (474:474:474))
        (PORT datad (383:383:383) (455:455:455))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (350:350:350) (406:406:406))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (435:435:435))
        (PORT datab (465:465:465) (538:538:538))
        (PORT datad (115:115:115) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (509:509:509) (565:565:565))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT sload (899:899:899) (821:821:821))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (392:392:392))
        (PORT datab (156:156:156) (204:204:204))
        (PORT datac (220:220:220) (278:278:278))
        (PORT datad (365:365:365) (424:424:424))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (659:659:659))
        (PORT datab (363:363:363) (438:438:438))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (718:718:718) (853:853:853))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (521:521:521) (625:625:625))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (203:203:203) (240:240:240))
        (PORT datac (320:320:320) (379:379:379))
        (PORT datad (523:523:523) (627:627:627))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1287:1287:1287))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (313:313:313))
        (PORT datab (249:249:249) (308:308:308))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (433:433:433))
        (PORT datab (466:466:466) (539:539:539))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT sload (899:899:899) (821:821:821))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (495:495:495))
        (PORT datab (398:398:398) (474:474:474))
        (PORT datac (132:132:132) (176:176:176))
        (PORT datad (386:386:386) (457:457:457))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (485:485:485))
        (PORT datab (404:404:404) (481:481:481))
        (PORT datac (311:311:311) (351:351:351))
        (PORT datad (486:486:486) (583:583:583))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (508:508:508) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (289:289:289))
        (PORT datac (507:507:507) (604:604:604))
        (PORT datad (342:342:342) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (290:290:290))
        (PORT datad (233:233:233) (286:286:286))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (347:347:347))
        (PORT datab (829:829:829) (960:960:960))
        (PORT datac (512:512:512) (610:610:610))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (743:743:743) (886:886:886))
        (PORT datac (511:511:511) (609:609:609))
        (PORT datad (816:816:816) (937:937:937))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (386:386:386) (468:468:468))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (451:451:451))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (275:275:275) (320:320:320))
        (PORT datad (381:381:381) (459:459:459))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (721:721:721) (823:823:823))
        (PORT datac (711:711:711) (833:833:833))
        (PORT datad (585:585:585) (671:671:671))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (858:858:858))
        (PORT datab (332:332:332) (396:396:396))
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (169:169:169) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT ena (634:634:634) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (291:291:291))
        (PORT datab (219:219:219) (276:276:276))
        (PORT datac (506:506:506) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (987:987:987) (1107:1107:1107))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datac (386:386:386) (469:469:469))
        (PORT datad (192:192:192) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT ena (634:634:634) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (389:389:389))
        (PORT datac (381:381:381) (465:465:465))
        (PORT datad (374:374:374) (454:454:454))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (121:121:121) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (674:674:674))
        (PORT datab (407:407:407) (500:500:500))
        (PORT datac (2344:2344:2344) (2017:2017:2017))
        (PORT datad (492:492:492) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (616:616:616))
        (PORT datab (593:593:593) (721:721:721))
        (PORT datad (489:489:489) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (484:484:484))
        (PORT datab (333:333:333) (389:389:389))
        (PORT datac (384:384:384) (468:468:468))
        (PORT datad (201:201:201) (241:241:241))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (477:477:477))
        (PORT datab (754:754:754) (900:900:900))
        (PORT datac (395:395:395) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (320:320:320) (359:359:359))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (475:475:475))
        (PORT datab (752:752:752) (898:898:898))
        (PORT datac (398:398:398) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (260:260:260))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (792:792:792) (902:902:902))
        (PORT ena (434:434:434) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (645:645:645) (730:730:730))
        (PORT ena (434:434:434) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datab (594:594:594) (721:721:721))
        (PORT datac (388:388:388) (474:474:474))
        (PORT datad (490:490:490) (586:586:586))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (508:508:508) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (877:877:877))
        (PORT datab (387:387:387) (471:471:471))
        (PORT datac (377:377:377) (453:453:453))
        (PORT datad (656:656:656) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (512:512:512))
        (PORT datad (392:392:392) (479:479:479))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (639:639:639) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (269:269:269))
        (PORT datab (2357:2357:2357) (2022:2022:2022))
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (267:267:267))
        (PORT datab (474:474:474) (566:566:566))
        (PORT datac (381:381:381) (465:465:465))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (623:623:623))
        (PORT datab (589:589:589) (716:716:716))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (492:492:492) (588:588:588))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (485:485:485))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (384:384:384) (469:469:469))
        (PORT datad (156:156:156) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT sload (684:684:684) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (561:561:561) (638:638:638))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (256:256:256))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (209:209:209) (263:263:263))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (272:272:272))
        (PORT datab (350:350:350) (406:406:406))
        (PORT datad (204:204:204) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (256:256:256))
        (PORT datab (302:302:302) (353:353:353))
        (PORT datac (177:177:177) (212:212:212))
        (PORT datad (207:207:207) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (187:187:187))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (242:242:242))
        (PORT datac (209:209:209) (257:257:257))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datab (408:408:408) (496:496:496))
        (PORT datad (150:150:150) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (221:221:221))
        (PORT datad (822:822:822) (964:964:964))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (238:238:238))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (PORT ena (463:463:463) (444:444:444))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (235:235:235))
        (PORT datad (145:145:145) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT asdata (374:374:374) (423:423:423))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|uav_read\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (334:334:334) (392:392:392))
        (PORT datad (147:147:147) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (446:446:446))
        (PORT datab (452:452:452) (521:521:521))
        (PORT datac (706:706:706) (807:807:807))
        (PORT datad (443:443:443) (508:508:508))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3525w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (157:157:157))
        (PORT datab (472:472:472) (550:550:550))
        (PORT datad (555:555:555) (638:638:638))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (443:443:443))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (452:452:452))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (294:294:294) (353:353:353))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (614:614:614))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (901:901:901))
        (PORT datab (475:475:475) (551:551:551))
        (PORT datac (580:580:580) (651:651:651))
        (PORT datad (369:369:369) (441:441:441))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (805:805:805) (916:916:916))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1201:1201:1201))
        (PORT datac (656:656:656) (765:765:765))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (471:471:471) (549:549:549))
        (PORT datad (557:557:557) (640:640:640))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (858:858:858) (964:964:964))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (765:765:765))
        (PORT datac (427:427:427) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (411:411:411))
        (PORT datab (479:479:479) (568:568:568))
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (228:228:228))
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (125:125:125) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (698:698:698))
        (PORT datab (792:792:792) (926:926:926))
        (PORT datac (571:571:571) (654:654:654))
        (PORT datad (627:627:627) (729:729:729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (727:727:727))
        (PORT datad (155:155:155) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (411:411:411))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (347:347:347) (404:404:404))
        (PORT datad (357:357:357) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (363:363:363) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (131:131:131) (178:178:178))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (165:165:165))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (583:583:583) (672:672:672))
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (225:225:225))
        (PORT datab (624:624:624) (728:728:728))
        (PORT datac (569:569:569) (680:680:680))
        (PORT datad (475:475:475) (557:557:557))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (461:461:461))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (547:547:547))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (457:457:457))
        (PORT datad (398:398:398) (479:479:479))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3504w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datab (472:472:472) (550:550:550))
        (PORT datad (556:556:556) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (1046:1046:1046) (1142:1142:1142))
        (PORT clrn (1134:1134:1134) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (663:663:663) (766:766:766))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1004:1004:1004))
        (PORT datab (685:685:685) (807:807:807))
        (PORT datac (701:701:701) (822:822:822))
        (PORT datad (666:666:666) (781:781:781))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1214:1214:1214))
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (588:588:588) (686:686:686))
        (PORT datad (220:220:220) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (649:649:649))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (641:641:641))
        (PORT datab (620:620:620) (742:742:742))
        (PORT datac (508:508:508) (609:609:609))
        (PORT datad (730:730:730) (844:844:844))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (877:877:877))
        (PORT datab (243:243:243) (303:303:303))
        (PORT datac (774:774:774) (903:903:903))
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (453:453:453))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (464:464:464))
        (PORT datab (343:343:343) (405:405:405))
        (PORT datad (347:347:347) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (684:684:684) (752:752:752))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (514:514:514) (612:612:612))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (680:680:680))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (441:441:441))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (741:741:741))
        (PORT datab (473:473:473) (591:591:591))
        (PORT datac (293:293:293) (331:331:331))
        (PORT datad (774:774:774) (881:881:881))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (780:780:780) (882:882:882))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datac (682:682:682) (806:806:806))
        (PORT datad (781:781:781) (918:918:918))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (815:815:815))
        (PORT datab (576:576:576) (692:692:692))
        (PORT datac (683:683:683) (798:798:798))
        (PORT datad (839:839:839) (981:981:981))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (865:865:865))
        (PORT datad (657:657:657) (773:773:773))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1103:1103:1103))
        (PORT datab (475:475:475) (552:552:552))
        (PORT datac (497:497:497) (600:600:600))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (606:606:606))
        (PORT datac (497:497:497) (603:603:603))
        (PORT datad (504:504:504) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1058:1058:1058))
        (PORT datab (544:544:544) (648:648:648))
        (PORT datac (723:723:723) (861:861:861))
        (PORT datad (665:665:665) (780:780:780))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (335:335:335))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (815:815:815))
        (PORT datac (682:682:682) (796:796:796))
        (PORT datad (837:837:837) (978:978:978))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1056:1056:1056))
        (PORT datab (543:543:543) (647:647:647))
        (PORT datac (721:721:721) (859:859:859))
        (PORT datad (667:667:667) (782:782:782))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1062:1062:1062))
        (PORT datab (546:546:546) (651:651:651))
        (PORT datac (727:727:727) (866:866:866))
        (PORT datad (664:664:664) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1063:1063:1063))
        (PORT datab (547:547:547) (651:651:651))
        (PORT datac (728:728:728) (867:867:867))
        (PORT datad (663:663:663) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (364:364:364))
        (PORT datab (115:115:115) (149:149:149))
        (PORT datac (182:182:182) (220:220:220))
        (PORT datad (370:370:370) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (821:821:821))
        (PORT datab (329:329:329) (377:377:377))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (311:311:311) (361:361:361))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (501:501:501))
        (PORT datad (766:766:766) (894:894:894))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (876:876:876))
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (351:351:351) (422:422:422))
        (PORT datad (657:657:657) (775:775:775))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (374:374:374))
        (PORT datab (672:672:672) (773:773:773))
        (PORT datac (380:380:380) (461:461:461))
        (PORT datad (368:368:368) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (255:255:255))
        (PORT datad (178:178:178) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (668:668:668))
        (PORT datab (214:214:214) (254:254:254))
        (PORT datad (205:205:205) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1012:1012:1012) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (755:755:755) (888:888:888))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (437:437:437))
        (PORT datab (516:516:516) (610:610:610))
        (PORT datac (621:621:621) (707:707:707))
        (PORT datad (358:358:358) (433:433:433))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (778:778:778))
        (PORT datab (501:501:501) (597:597:597))
        (PORT datac (355:355:355) (436:436:436))
        (PORT datad (363:363:363) (432:432:432))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datac (561:561:561) (676:676:676))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (601:601:601))
        (PORT datab (346:346:346) (408:408:408))
        (PORT datac (853:853:853) (983:983:983))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (482:482:482))
        (PORT datab (333:333:333) (389:389:389))
        (PORT datac (381:381:381) (465:465:465))
        (PORT datad (200:200:200) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (602:602:602))
        (PORT datab (352:352:352) (415:415:415))
        (PORT datac (854:854:854) (984:984:984))
        (PORT datad (190:190:190) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (484:484:484))
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (733:733:733) (853:853:853))
        (PORT datad (656:656:656) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3399w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (533:533:533))
        (PORT datac (708:708:708) (809:809:809))
        (PORT datad (357:357:357) (418:418:418))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3465w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (672:672:672))
        (PORT datab (143:143:143) (187:187:187))
        (PORT datac (466:466:466) (542:542:542))
        (PORT datad (429:429:429) (487:487:487))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (926:926:926))
        (PORT datab (413:413:413) (502:502:502))
        (PORT datac (666:666:666) (791:791:791))
        (PORT datad (574:574:574) (694:694:694))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (805:805:805))
        (PORT datac (678:678:678) (797:797:797))
        (PORT datad (430:430:430) (506:506:506))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (738:738:738))
        (PORT datac (627:627:627) (745:745:745))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (388:388:388))
        (PORT datac (594:594:594) (707:707:707))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (226:226:226))
        (PORT datad (390:390:390) (472:472:472))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (PORT ena (465:465:465) (446:446:446))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (753:753:753))
        (PORT datad (648:648:648) (770:770:770))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (430:430:430))
        (PORT datab (506:506:506) (598:598:598))
        (PORT datac (382:382:382) (463:463:463))
        (PORT datad (218:218:218) (258:258:258))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (756:756:756))
        (PORT datab (313:313:313) (360:360:360))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (731:731:731))
        (PORT datab (878:878:878) (1038:1038:1038))
        (PORT datac (687:687:687) (807:807:807))
        (PORT datad (485:485:485) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (1001:1001:1001))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (687:687:687) (807:807:807))
        (PORT datad (680:680:680) (801:801:801))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (1012:1012:1012))
        (PORT datad (671:671:671) (784:784:784))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (480:480:480) (557:557:557))
        (PORT datac (683:683:683) (798:798:798))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (733:733:733))
        (PORT datab (565:565:565) (683:683:683))
        (PORT datac (514:514:514) (600:600:600))
        (PORT datad (887:887:887) (1001:1001:1001))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1195:1195:1195))
        (PORT datab (602:602:602) (705:705:705))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1056:1056:1056))
        (PORT datab (472:472:472) (553:553:553))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (611:611:611) (707:707:707))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3455w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (671:671:671))
        (PORT datab (142:142:142) (185:185:185))
        (PORT datac (466:466:466) (543:543:543))
        (PORT datad (430:430:430) (489:489:489))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (909:909:909) (1002:1002:1002))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (915:915:915))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (1055:1055:1055))
        (PORT datab (713:713:713) (838:838:838))
        (PORT datac (755:755:755) (886:886:886))
        (PORT datad (831:831:831) (973:973:973))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (561:561:561))
        (PORT datab (710:710:710) (837:837:837))
        (PORT datac (361:361:361) (430:430:430))
        (PORT datad (458:458:458) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (981:981:981))
        (PORT datab (461:461:461) (553:553:553))
        (PORT datac (452:452:452) (536:536:536))
        (PORT datad (152:152:152) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (757:757:757))
        (PORT datad (475:475:475) (562:562:562))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (747:747:747))
        (PORT datab (867:867:867) (1003:1003:1003))
        (PORT datac (571:571:571) (654:654:654))
        (PORT datad (627:627:627) (729:729:729))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (520:520:520))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (200:200:200))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (378:378:378) (462:462:462))
        (PORT datad (234:234:234) (293:293:293))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (291:291:291))
        (PORT datad (230:230:230) (283:283:283))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (342:342:342))
        (PORT datab (831:831:831) (962:962:962))
        (PORT datac (507:507:507) (605:605:605))
        (PORT datad (394:394:394) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (741:741:741) (885:885:885))
        (PORT datac (510:510:510) (608:608:608))
        (PORT datad (816:816:816) (937:937:937))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (660:660:660) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (859:859:859))
        (PORT datac (374:374:374) (457:457:457))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (859:859:859))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (320:320:320) (377:377:377))
        (PORT datad (170:170:170) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (839:839:839) (937:937:937))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (784:784:784))
        (PORT datac (1722:1722:1722) (1466:1466:1466))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (858:858:858))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (318:318:318) (374:374:374))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2711:2711:2711) (2337:2337:2337))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (521:521:521) (613:613:613))
        (PORT datad (113:113:113) (136:136:136))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (748:748:748) (670:670:670))
        (PORT ena (623:623:623) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (234:234:234))
        (PORT datab (201:201:201) (243:243:243))
        (PORT datac (206:206:206) (263:263:263))
        (PORT datad (352:352:352) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (725:725:725) (864:864:864))
        (PORT datad (324:324:324) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (828:828:828) (922:922:922))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (592:592:592) (718:718:718))
        (PORT datac (471:471:471) (555:555:555))
        (PORT datad (368:368:368) (449:449:449))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2769:2769:2769) (2388:2388:2388))
        (PORT datad (812:812:812) (947:947:947))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (614:614:614))
        (PORT datab (597:597:597) (725:725:725))
        (PORT datad (370:370:370) (452:452:452))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (939:939:939) (1092:1092:1092))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (833:833:833) (939:939:939))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (573:573:573))
        (PORT datac (2343:2343:2343) (2016:2016:2016))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (828:828:828) (973:973:973))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (619:619:619))
        (PORT datab (591:591:591) (718:718:718))
        (PORT datac (388:388:388) (474:474:474))
        (PORT datad (367:367:367) (449:449:449))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (830:830:830) (974:974:974))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (835:835:835) (981:981:981))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (833:833:833) (978:978:978))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (819:819:819) (962:962:962))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (820:820:820) (963:963:963))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (831:831:831) (976:976:976))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (868:868:868))
        (PORT datab (697:697:697) (795:795:795))
        (PORT datac (823:823:823) (967:967:967))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (834:834:834) (979:979:979))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (837:837:837) (982:982:982))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (867:867:867))
        (PORT datab (726:726:726) (832:832:832))
        (PORT datac (825:825:825) (969:969:969))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1280:1280:1280) (1450:1450:1450))
        (PORT ena (657:657:657) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (337:337:337))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (994:994:994))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (707:707:707) (807:807:807))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (866:866:866))
        (PORT datab (727:727:727) (834:834:834))
        (PORT datac (831:831:831) (976:976:976))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (812:812:812) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (535:535:535) (606:606:606))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (303:303:303) (347:347:347))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (1208:1208:1208) (1342:1342:1342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (529:529:529) (587:587:587))
        (PORT clrn (1280:1280:1280) (1450:1450:1450))
        (PORT ena (657:657:657) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (454:454:454))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datad (2697:2697:2697) (2330:2330:2330))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1280:1280:1280) (1450:1450:1450))
        (PORT ena (657:657:657) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (756:756:756))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (376:376:376) (457:457:457))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (340:340:340) (404:404:404))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (216:216:216))
        (PORT datad (354:354:354) (424:424:424))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (289:289:289))
        (PORT datab (203:203:203) (248:248:248))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (222:222:222))
        (PORT datac (347:347:347) (405:405:405))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (202:202:202) (248:248:248))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (279:279:279))
        (PORT datab (202:202:202) (247:247:247))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (202:202:202) (247:247:247))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (202:202:202) (247:247:247))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (PORT ena (490:490:490) (523:523:523))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (459:459:459))
        (PORT datab (600:600:600) (694:694:694))
        (PORT datac (353:353:353) (425:425:425))
        (PORT datad (380:380:380) (453:453:453))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (488:488:488))
        (PORT datab (376:376:376) (458:458:458))
        (PORT datac (544:544:544) (647:647:647))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (427:427:427))
        (PORT datab (177:177:177) (213:213:213))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (697:697:697))
        (PORT datab (868:868:868) (1004:1004:1004))
        (PORT datac (572:572:572) (655:655:655))
        (PORT datad (603:603:603) (699:699:699))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (450:450:450))
        (PORT datab (398:398:398) (477:477:477))
        (PORT datac (364:364:364) (435:435:435))
        (PORT datad (452:452:452) (525:525:525))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (591:591:591))
        (PORT datab (378:378:378) (460:460:460))
        (PORT datac (544:544:544) (647:647:647))
        (PORT datad (442:442:442) (510:510:510))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (426:426:426))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (520:520:520) (581:581:581))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (716:716:716) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT ena (613:613:613) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (805:805:805) (881:881:881))
        (PORT clrn (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (916:916:916))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1176:1176:1176) (1362:1362:1362))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (726:726:726))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (494:494:494) (582:582:582))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (984:984:984))
        (PORT datad (316:316:316) (380:380:380))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (519:519:519))
        (PORT datac (622:622:622) (729:729:729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (485:485:485))
        (PORT datad (674:674:674) (787:787:787))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (660:660:660))
        (PORT datab (1134:1134:1134) (1302:1302:1302))
        (PORT datac (303:303:303) (365:365:365))
        (PORT datad (502:502:502) (592:592:592))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (522:522:522))
        (PORT datab (224:224:224) (278:278:278))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (522:522:522))
        (PORT datab (152:152:152) (203:203:203))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (466:466:466))
        (PORT datab (405:405:405) (478:478:478))
        (PORT datac (361:361:361) (424:424:424))
        (PORT datad (369:369:369) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (439:439:439))
        (PORT datab (174:174:174) (211:211:211))
        (PORT datac (370:370:370) (433:433:433))
        (PORT datad (206:206:206) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (557:557:557))
        (PORT datad (357:357:357) (432:432:432))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (876:876:876))
        (PORT datab (361:361:361) (426:426:426))
        (PORT datac (388:388:388) (476:476:476))
        (PORT datad (364:364:364) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (320:320:320) (377:377:377))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (360:360:360) (425:425:425))
        (PORT datac (387:387:387) (475:475:475))
        (PORT datad (730:730:730) (847:847:847))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (635:635:635))
        (PORT datab (856:856:856) (1001:1001:1001))
        (PORT datac (1059:1059:1059) (1213:1213:1213))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (452:452:452))
        (PORT datab (375:375:375) (448:448:448))
        (PORT datac (260:260:260) (294:294:294))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (289:289:289))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (290:290:290))
        (PORT datac (202:202:202) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (610:610:610) (708:708:708))
        (PORT datac (475:475:475) (552:552:552))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (290:290:290))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (976:976:976) (1116:1116:1116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (835:835:835) (972:972:972))
        (PORT datad (464:464:464) (542:542:542))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (100:100:100) (122:122:122))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (361:361:361))
        (PORT datab (475:475:475) (549:549:549))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT asdata (268:268:268) (289:289:289))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (510:510:510) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (833:833:833))
        (PORT datab (360:360:360) (426:426:426))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (476:476:476))
        (PORT datad (736:736:736) (853:853:853))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (381:381:381) (454:454:454))
        (PORT datac (345:345:345) (405:405:405))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (407:407:407))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (508:508:508) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (613:613:613))
        (PORT datac (822:822:822) (955:955:955))
        (PORT datad (474:474:474) (556:556:556))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1145:1145:1145))
        (PORT datab (610:610:610) (709:709:709))
        (PORT datac (474:474:474) (548:548:548))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1145:1145:1145))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|uav_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (976:976:976) (1117:1117:1117))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (492:492:492) (571:571:571))
        (PORT datac (591:591:591) (677:677:677))
        (PORT datad (205:205:205) (254:254:254))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (749:749:749))
        (PORT datab (160:160:160) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (PORT ena (451:451:451) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (886:886:886))
        (PORT datab (487:487:487) (573:573:573))
        (PORT datac (857:857:857) (988:988:988))
        (PORT datad (845:845:845) (988:988:988))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1016:1016:1016))
        (PORT datab (774:774:774) (907:907:907))
        (PORT datac (471:471:471) (551:551:551))
        (PORT datad (654:654:654) (768:768:768))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (309:309:309))
        (PORT datab (172:172:172) (222:222:222))
        (PORT datac (474:474:474) (553:553:553))
        (PORT datad (151:151:151) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (492:492:492) (552:552:552))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (380:380:380) (449:449:449))
        (PORT datac (345:345:345) (413:413:413))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (493:493:493))
        (PORT datad (333:333:333) (399:399:399))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1559:1559:1559))
        (PORT d[1] (1788:1788:1788) (2035:2035:2035))
        (PORT d[2] (807:807:807) (921:921:921))
        (PORT d[3] (764:764:764) (871:871:871))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (6115:6115:6115) (5448:5448:5448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1250:1250:1250))
        (PORT d[1] (1369:1369:1369) (1561:1561:1561))
        (PORT d[2] (2321:2321:2321) (2647:2647:2647))
        (PORT d[3] (656:656:656) (767:767:767))
        (PORT d[4] (927:927:927) (1059:1059:1059))
        (PORT d[5] (1081:1081:1081) (1255:1255:1255))
        (PORT d[6] (1262:1262:1262) (1440:1440:1440))
        (PORT d[7] (3842:3842:3842) (4442:4442:4442))
        (PORT d[8] (929:929:929) (1070:1070:1070))
        (PORT d[9] (795:795:795) (918:918:918))
        (PORT d[10] (2160:2160:2160) (2462:2462:2462))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6112:6112:6112) (5447:5447:5447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (906:906:906))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6112:6112:6112) (5447:5447:5447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1851:1851:1851))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (6115:6115:6115) (5448:5448:5448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (6115:6115:6115) (5448:5448:5448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1218:1218:1218))
        (PORT datab (2188:2188:2188) (2520:2520:2520))
        (PORT datac (1369:1369:1369) (1616:1616:1616))
        (PORT datad (568:568:568) (640:640:640))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (840:840:840))
        (PORT datad (706:706:706) (820:820:820))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1400:1400:1400) (1584:1584:1584))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (193:193:193))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (310:310:310) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (317:317:317) (364:364:364))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (PORT datad (459:459:459) (540:540:540))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (524:524:524))
        (PORT datab (629:629:629) (738:738:738))
        (PORT datad (443:443:443) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (378:378:378) (431:431:431))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (809:809:809))
        (PORT datac (353:353:353) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (421:421:421))
        (PORT datab (834:834:834) (957:957:957))
        (PORT datad (412:412:412) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (421:421:421))
        (PORT datab (202:202:202) (244:244:244))
        (PORT datad (412:412:412) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (836:836:836))
        (PORT datab (911:911:911) (1068:1068:1068))
        (PORT datac (654:654:654) (751:751:751))
        (PORT datad (537:537:537) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datad (978:978:978) (1151:1151:1151))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (745:745:745))
        (PORT datac (1229:1229:1229) (1412:1412:1412))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (653:653:653))
        (PORT datab (470:470:470) (545:545:545))
        (PORT datad (611:611:611) (686:686:686))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (695:695:695))
        (PORT datad (296:296:296) (353:353:353))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (499:499:499) (582:582:582))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (767:767:767))
        (PORT datac (805:805:805) (953:953:953))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datac (188:188:188) (240:240:240))
        (PORT datad (477:477:477) (564:564:564))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (520:520:520))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (PORT datab (621:621:621) (744:744:744))
        (PORT datac (462:462:462) (551:551:551))
        (PORT datad (673:673:673) (773:773:773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (434:434:434))
        (PORT datab (620:620:620) (742:742:742))
        (PORT datac (611:611:611) (705:705:705))
        (PORT datad (358:358:358) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (747:747:747))
        (PORT datab (408:408:408) (488:488:488))
        (PORT datac (734:734:734) (853:853:853))
        (PORT datad (675:675:675) (789:789:789))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (835:835:835))
        (PORT datac (365:365:365) (434:434:434))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (898:898:898))
        (PORT datab (488:488:488) (612:612:612))
        (PORT datad (881:881:881) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (607:607:607))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (448:448:448))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (461:461:461))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (464:464:464))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (478:478:478))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (460:460:460))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (440:440:440))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (697:697:697))
        (PORT datac (573:573:573) (656:656:656))
        (PORT datad (850:850:850) (981:981:981))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (439:439:439))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (771:771:771))
        (PORT datab (651:651:651) (747:747:747))
        (PORT datac (494:494:494) (591:591:591))
        (PORT datad (491:491:491) (562:562:562))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (684:684:684) (771:771:771))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (470:470:470))
        (PORT datab (328:328:328) (384:384:384))
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (592:592:592))
        (PORT datab (175:175:175) (212:212:212))
        (PORT datac (741:741:741) (852:852:852))
        (PORT datad (1204:1204:1204) (1359:1359:1359))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (542:542:542))
        (PORT datab (312:312:312) (366:366:366))
        (PORT datac (426:426:426) (488:488:488))
        (PORT datad (522:522:522) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (460:460:460))
        (PORT datab (468:468:468) (541:541:541))
        (PORT datad (619:619:619) (732:732:732))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT asdata (485:485:485) (530:530:530))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (PORT ena (756:756:756) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (210:210:210))
        (PORT datad (333:333:333) (388:388:388))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (PORT ena (451:451:451) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (435:435:435))
        (PORT datab (604:604:604) (698:698:698))
        (PORT datad (360:360:360) (414:414:414))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (330:330:330))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (601:601:601) (702:702:702))
        (PORT datad (333:333:333) (386:386:386))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (96:96:96) (118:118:118))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (939:939:939))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datac (453:453:453) (533:533:533))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (940:940:940))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datad (572:572:572) (651:651:651))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (394:394:394))
        (PORT datab (496:496:496) (588:588:588))
        (PORT datac (624:624:624) (751:751:751))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (811:811:811))
        (PORT datac (684:684:684) (799:799:799))
        (PORT datad (845:845:845) (988:988:988))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (276:276:276))
        (PORT datac (443:443:443) (528:528:528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (397:397:397))
        (PORT datab (438:438:438) (536:536:536))
        (PORT datad (121:121:121) (145:145:145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (374:374:374))
        (PORT datab (738:738:738) (865:865:865))
        (PORT datad (532:532:532) (595:595:595))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (555:555:555))
        (PORT datab (286:286:286) (335:335:335))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (423:423:423) (510:510:510))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (988:988:988))
        (PORT datab (516:516:516) (623:623:623))
        (PORT datac (1016:1016:1016) (1183:1183:1183))
        (PORT datad (503:503:503) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (607:607:607))
        (PORT datab (689:689:689) (818:818:818))
        (PORT datac (511:511:511) (614:614:614))
        (PORT datad (592:592:592) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (987:987:987))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datac (677:677:677) (803:803:803))
        (PORT datad (913:913:913) (1072:1072:1072))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (356:356:356))
        (PORT datab (499:499:499) (594:594:594))
        (PORT datac (1018:1018:1018) (1186:1186:1186))
        (PORT datad (506:506:506) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (607:607:607))
        (PORT datab (486:486:486) (586:586:586))
        (PORT datac (511:511:511) (614:614:614))
        (PORT datad (294:294:294) (339:339:339))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (257:257:257))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (168:168:168) (199:199:199))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (358:358:358))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (482:482:482) (554:554:554))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (756:756:756))
        (PORT datab (442:442:442) (530:530:530))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (466:466:466) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (758:758:758))
        (PORT datad (226:226:226) (284:284:284))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (828:828:828))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (749:749:749))
        (PORT datab (406:406:406) (486:486:486))
        (PORT datac (737:737:737) (855:855:855))
        (PORT datad (671:671:671) (784:784:784))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (838:838:838))
        (PORT datac (358:358:358) (426:426:426))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3515w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (467:467:467) (547:547:547))
        (PORT datad (559:559:559) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (721:721:721) (823:823:823))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (590:590:590))
        (PORT datac (602:602:602) (729:729:729))
        (PORT datad (472:472:472) (558:558:558))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1102:1102:1102))
        (PORT datad (443:443:443) (510:510:510))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (512:512:512) (601:601:601))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (956:956:956) (1081:1081:1081))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (649:649:649))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (515:515:515))
        (PORT datab (550:550:550) (680:680:680))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (936:936:936))
        (PORT datab (379:379:379) (467:467:467))
        (PORT datac (186:186:186) (224:224:224))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (154:154:154))
        (PORT datac (793:793:793) (912:912:912))
        (PORT datad (364:364:364) (440:440:440))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (756:756:756))
        (PORT datab (316:316:316) (363:363:363))
        (PORT datac (298:298:298) (337:337:337))
        (PORT datad (302:302:302) (350:350:350))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (607:607:607) (701:701:701))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1057:1057:1057))
        (PORT datab (544:544:544) (649:649:649))
        (PORT datac (722:722:722) (860:860:860))
        (PORT datad (667:667:667) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (483:483:483))
        (PORT datac (173:173:173) (208:208:208))
        (PORT datad (400:400:400) (482:482:482))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (656:656:656) (734:734:734))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (625:625:625))
        (PORT datab (625:625:625) (711:711:711))
        (PORT datac (489:489:489) (575:575:575))
        (PORT datad (456:456:456) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (681:681:681) (777:777:777))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (376:376:376))
        (PORT datab (1296:1296:1296) (1466:1466:1466))
        (PORT datad (721:721:721) (843:843:843))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (278:278:278))
        (PORT datab (443:443:443) (542:542:542))
        (PORT datac (448:448:448) (533:533:533))
        (PORT datad (317:317:317) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (641:641:641) (731:731:731))
        (PORT d[1] (622:622:622) (706:706:706))
        (PORT d[2] (938:938:938) (1099:1099:1099))
        (PORT d[3] (686:686:686) (788:788:788))
        (PORT d[4] (670:670:670) (764:764:764))
        (PORT d[5] (679:679:679) (781:781:781))
        (PORT d[6] (617:617:617) (702:702:702))
        (PORT d[7] (625:625:625) (720:720:720))
        (PORT d[8] (754:754:754) (852:852:852))
        (PORT d[9] (634:634:634) (726:726:726))
        (PORT d[10] (685:685:685) (782:782:782))
        (PORT d[11] (629:629:629) (711:711:711))
        (PORT d[12] (940:940:940) (1083:1083:1083))
        (PORT d[13] (692:692:692) (791:791:791))
        (PORT d[14] (662:662:662) (756:756:756))
        (PORT d[15] (623:623:623) (707:707:707))
        (PORT d[16] (637:637:637) (721:721:721))
        (PORT d[17] (504:504:504) (577:577:577))
        (PORT d[18] (660:660:660) (753:753:753))
        (PORT d[19] (547:547:547) (635:635:635))
        (PORT d[20] (533:533:533) (609:609:609))
        (PORT d[21] (793:793:793) (902:902:902))
        (PORT d[22] (521:521:521) (602:602:602))
        (PORT d[23] (527:527:527) (600:600:600))
        (PORT d[24] (522:522:522) (599:599:599))
        (PORT d[25] (531:531:531) (607:607:607))
        (PORT d[26] (694:694:694) (796:796:796))
        (PORT d[27] (642:642:642) (733:733:733))
        (PORT d[28] (629:629:629) (720:720:720))
        (PORT d[29] (503:503:503) (576:576:576))
        (PORT d[30] (535:535:535) (617:617:617))
        (PORT d[31] (688:688:688) (787:787:787))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (610:610:610))
        (PORT d[1] (540:540:540) (640:640:640))
        (PORT d[2] (498:498:498) (588:588:588))
        (PORT d[3] (349:349:349) (412:412:412))
        (PORT d[4] (492:492:492) (582:582:582))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1153:1153:1153))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (660:660:660))
        (PORT d[1] (670:670:670) (781:781:781))
        (PORT d[2] (812:812:812) (942:942:942))
        (PORT d[3] (523:523:523) (619:619:619))
        (PORT d[4] (509:509:509) (598:598:598))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[31\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (536:536:536))
        (PORT datab (362:362:362) (435:435:435))
        (PORT datac (432:432:432) (481:481:481))
        (PORT datad (485:485:485) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (630:630:630) (718:718:718))
        (PORT d[1] (611:611:611) (694:694:694))
        (PORT d[2] (750:750:750) (887:887:887))
        (PORT d[3] (676:676:676) (773:773:773))
        (PORT d[4] (659:659:659) (753:753:753))
        (PORT d[5] (939:939:939) (1063:1063:1063))
        (PORT d[6] (611:611:611) (694:694:694))
        (PORT d[7] (945:945:945) (1080:1080:1080))
        (PORT d[8] (716:716:716) (805:805:805))
        (PORT d[9] (617:617:617) (703:703:703))
        (PORT d[10] (676:676:676) (772:772:772))
        (PORT d[11] (609:609:609) (690:690:690))
        (PORT d[12] (960:960:960) (1108:1108:1108))
        (PORT d[13] (684:684:684) (783:783:783))
        (PORT d[14] (639:639:639) (728:728:728))
        (PORT d[15] (618:618:618) (696:696:696))
        (PORT d[16] (767:767:767) (869:869:869))
        (PORT d[17] (512:512:512) (588:588:588))
        (PORT d[18] (986:986:986) (1123:1123:1123))
        (PORT d[19] (702:702:702) (807:807:807))
        (PORT d[20] (525:525:525) (604:604:604))
        (PORT d[21] (530:530:530) (607:607:607))
        (PORT d[22] (527:527:527) (602:602:602))
        (PORT d[23] (780:780:780) (879:879:879))
        (PORT d[24] (533:533:533) (607:607:607))
        (PORT d[25] (532:532:532) (610:610:610))
        (PORT d[26] (532:532:532) (606:606:606))
        (PORT d[27] (792:792:792) (906:906:906))
        (PORT d[28] (611:611:611) (692:692:692))
        (PORT d[29] (511:511:511) (585:585:585))
        (PORT d[30] (529:529:529) (606:606:606))
        (PORT d[31] (512:512:512) (586:586:586))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (429:429:429))
        (PORT d[1] (659:659:659) (772:772:772))
        (PORT d[2] (643:643:643) (751:751:751))
        (PORT d[3] (412:412:412) (487:487:487))
        (PORT d[4] (337:337:337) (404:404:404))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1345:1345:1345))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (650:650:650))
        (PORT d[1] (683:683:683) (801:801:801))
        (PORT d[2] (668:668:668) (780:780:780))
        (PORT d[3] (521:521:521) (615:615:615))
        (PORT d[4] (630:630:630) (737:737:737))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (398:398:398))
        (PORT datab (462:462:462) (525:525:525))
        (PORT datac (375:375:375) (445:445:445))
        (PORT datad (542:542:542) (664:664:664))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (607:607:607) (701:701:701))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[31\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (291:291:291))
        (PORT datab (687:687:687) (811:811:811))
        (PORT datac (355:355:355) (431:431:431))
        (PORT datad (872:872:872) (1044:1044:1044))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (591:591:591))
        (PORT datac (635:635:635) (760:760:760))
        (PORT datad (225:225:225) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (446:446:446))
        (PORT datab (484:484:484) (574:574:574))
        (PORT datac (604:604:604) (684:684:684))
        (PORT datad (574:574:574) (648:648:648))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (477:477:477))
        (PORT datab (414:414:414) (501:501:501))
        (PORT datac (495:495:495) (581:581:581))
        (PORT datad (208:208:208) (247:247:247))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (749:749:749))
        (PORT datac (537:537:537) (651:651:651))
        (PORT datad (481:481:481) (577:577:577))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1048:1048:1048))
        (PORT datab (362:362:362) (443:443:443))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (761:761:761) (902:902:902))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (999:999:999))
        (PORT datab (532:532:532) (636:636:636))
        (PORT datac (690:690:690) (810:810:810))
        (PORT datad (864:864:864) (1019:1019:1019))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (528:528:528) (633:633:633))
        (PORT datad (340:340:340) (398:398:398))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (398:398:398))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (624:624:624) (737:737:737))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (764:764:764))
        (PORT datad (496:496:496) (603:603:603))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (970:970:970))
        (PORT datad (127:127:127) (164:164:164))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[28\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (659:659:659))
        (PORT datab (553:553:553) (655:655:655))
        (PORT datac (186:186:186) (221:221:221))
        (PORT datad (544:544:544) (643:643:643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (500:500:500))
        (PORT datab (381:381:381) (468:468:468))
        (PORT datad (550:550:550) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (697:697:697) (789:789:789))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (PORT sclr (585:585:585) (677:677:677))
        (PORT sload (689:689:689) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (507:507:507))
        (PORT datab (379:379:379) (465:465:465))
        (PORT datad (555:555:555) (664:664:664))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (632:632:632) (733:733:733))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (619:619:619))
        (PORT datad (643:643:643) (749:749:749))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (622:622:622))
        (PORT datab (520:520:520) (620:620:620))
        (PORT datac (731:731:731) (862:862:862))
        (PORT datad (547:547:547) (653:653:653))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (395:395:395) (478:478:478))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (964:964:964))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datad (346:346:346) (399:399:399))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (252:252:252))
        (PORT datad (175:175:175) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1061:1061:1061) (1183:1183:1183))
        (PORT sload (824:824:824) (916:916:916))
        (PORT ena (653:653:653) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (873:873:873))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (748:748:748))
        (PORT datab (407:407:407) (487:487:487))
        (PORT datac (735:735:735) (854:854:854))
        (PORT datad (674:674:674) (788:788:788))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (496:496:496))
        (PORT datac (546:546:546) (650:650:650))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (960:960:960))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (372:372:372))
        (PORT datad (497:497:497) (597:597:597))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (882:882:882))
        (PORT datad (495:495:495) (596:596:596))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (352:352:352) (425:425:425))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (905:905:905))
        (PORT datad (878:878:878) (1046:1046:1046))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (395:395:395) (477:477:477))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (850:850:850) (1010:1010:1010))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (540:540:540) (647:647:647))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[18\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (461:461:461))
        (PORT datac (466:466:466) (553:553:553))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (727:727:727))
        (PORT datab (779:779:779) (882:882:882))
        (PORT datac (495:495:495) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (979:979:979) (1152:1152:1152))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (687:687:687) (792:792:792))
        (PORT datad (1411:1411:1411) (1627:1627:1627))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (1174:1174:1174))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[20\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (781:781:781))
        (PORT datac (588:588:588) (691:691:691))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (575:575:575) (695:695:695))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1223:1223:1223) (1429:1429:1429))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1424:1424:1424) (1650:1650:1650))
        (PORT datac (631:631:631) (735:735:735))
        (PORT datad (785:785:785) (903:903:903))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (895:895:895))
        (PORT datab (609:609:609) (690:690:690))
        (PORT datac (243:243:243) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (901:901:901) (1075:1075:1075))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (747:747:747))
        (PORT datac (592:592:592) (696:696:696))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (725:725:725))
        (PORT datac (366:366:366) (434:434:434))
        (PORT datad (397:397:397) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (776:776:776))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (387:387:387) (448:448:448))
        (PORT d[1] (392:392:392) (446:446:446))
        (PORT d[2] (528:528:528) (608:608:608))
        (PORT d[3] (534:534:534) (611:611:611))
        (PORT d[4] (508:508:508) (575:575:575))
        (PORT d[5] (392:392:392) (455:455:455))
        (PORT d[6] (374:374:374) (430:430:430))
        (PORT d[7] (626:626:626) (704:704:704))
        (PORT d[9] (582:582:582) (652:652:652))
        (PORT d[10] (475:475:475) (523:523:523))
        (PORT d[11] (510:510:510) (576:576:576))
        (PORT d[12] (617:617:617) (694:694:694))
        (PORT d[13] (350:350:350) (396:396:396))
        (PORT d[14] (489:489:489) (556:556:556))
        (PORT d[15] (497:497:497) (563:563:563))
        (PORT d[16] (357:357:357) (405:405:405))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1002:1002:1002) (970:970:970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (364:364:364) (422:422:422))
        (PORT d[1] (357:357:357) (409:409:409))
        (PORT d[2] (368:368:368) (423:423:423))
        (PORT d[3] (363:363:363) (416:416:416))
        (PORT d[4] (361:361:361) (417:417:417))
        (PORT d[5] (551:551:551) (629:629:629))
        (PORT d[6] (543:543:543) (626:626:626))
        (PORT d[7] (537:537:537) (618:618:618))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (999:999:999) (969:969:969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (657:657:657) (694:694:694))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (999:999:999) (969:969:969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (599:599:599))
        (PORT d[1] (357:357:357) (400:400:400))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1002:1002:1002) (970:970:970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1002:1002:1002) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datab (511:511:511) (605:605:605))
        (PORT datac (352:352:352) (433:433:433))
        (PORT datad (358:358:358) (416:416:416))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[21\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (669:669:669))
        (PORT datac (580:580:580) (677:677:677))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (686:686:686))
        (PORT datab (357:357:357) (436:436:436))
        (PORT datac (727:727:727) (841:841:841))
        (PORT datad (474:474:474) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1014:1014:1014) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1119:1119:1119))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[17\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (617:617:617))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (760:760:760))
        (PORT datab (496:496:496) (591:591:591))
        (PORT datac (629:629:629) (722:722:722))
        (PORT datad (768:768:768) (874:874:874))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1043:1043:1043) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[16\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (610:610:610))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (639:639:639) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (455:455:455))
        (PORT datab (2360:2360:2360) (2025:2025:2025))
        (PORT datad (519:519:519) (618:618:618))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (234:234:234) (294:294:294))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (435:435:435) (499:499:499))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (484:484:484) (533:533:533))
        (PORT sload (684:684:684) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (502:502:502))
        (PORT datab (379:379:379) (445:445:445))
        (PORT datac (736:736:736) (870:870:870))
        (PORT datad (505:505:505) (590:590:590))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (514:514:514))
        (PORT datac (533:533:533) (635:635:635))
        (PORT datad (501:501:501) (591:591:591))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (831:831:831))
        (PORT datab (569:569:569) (688:688:688))
        (PORT datac (314:314:314) (356:356:356))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (616:616:616))
        (PORT datab (594:594:594) (721:721:721))
        (PORT datac (387:387:387) (473:473:473))
        (PORT datad (489:489:489) (585:585:585))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (619:619:619))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (800:800:800))
        (PORT datab (573:573:573) (684:684:684))
        (PORT datac (725:725:725) (855:855:855))
        (PORT datad (639:639:639) (723:723:723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (510:510:510))
        (PORT datac (522:522:522) (623:623:623))
        (PORT datad (520:520:520) (626:626:626))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (831:831:831))
        (PORT datab (339:339:339) (391:391:391))
        (PORT datac (527:527:527) (626:626:626))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (517:517:517) (605:605:605))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (501:501:501))
        (PORT datab (380:380:380) (447:447:447))
        (PORT datac (734:734:734) (869:869:869))
        (PORT datad (516:516:516) (601:601:601))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (469:469:469))
        (PORT datab (555:555:555) (659:659:659))
        (PORT datad (341:341:341) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (570:570:570) (689:689:689))
        (PORT datac (646:646:646) (744:744:744))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (860:860:860) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (623:623:623))
        (PORT datab (554:554:554) (658:658:658))
        (PORT datac (374:374:374) (459:459:459))
        (PORT datad (893:893:893) (1044:1044:1044))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (659:659:659))
        (PORT datac (365:365:365) (446:446:446))
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (829:829:829))
        (PORT datab (574:574:574) (694:694:694))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (860:860:860) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (504:504:504))
        (PORT datab (373:373:373) (439:439:439))
        (PORT datac (741:741:741) (878:878:878))
        (PORT datad (350:350:350) (427:427:427))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (656:656:656))
        (PORT datac (347:347:347) (420:420:420))
        (PORT datad (368:368:368) (443:443:443))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (829:829:829))
        (PORT datab (572:572:572) (692:692:692))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (860:860:860) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (624:624:624))
        (PORT datab (549:549:549) (653:653:653))
        (PORT datac (365:365:365) (441:441:441))
        (PORT datad (889:889:889) (1039:1039:1039))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (629:629:629))
        (PORT datab (424:424:424) (522:522:522))
        (PORT datac (546:546:546) (657:657:657))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (830:830:830))
        (PORT datab (572:572:572) (691:691:691))
        (PORT datac (311:311:311) (352:352:352))
        (PORT datad (350:350:350) (413:413:413))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (860:860:860) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (500:500:500))
        (PORT datab (382:382:382) (449:449:449))
        (PORT datac (733:733:733) (867:867:867))
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (608:608:608))
        (PORT datab (413:413:413) (507:507:507))
        (PORT datac (500:500:500) (592:592:592))
        (PORT datad (406:406:406) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (444:444:444))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (684:684:684) (768:768:768))
        (PORT sload (1130:1130:1130) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (623:623:623))
        (PORT datab (914:914:914) (1071:1071:1071))
        (PORT datac (611:611:611) (710:710:710))
        (PORT datad (540:540:540) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (437:437:437))
        (PORT datab (592:592:592) (713:713:713))
        (PORT datad (785:785:785) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (567:567:567) (678:678:678))
        (PORT datac (523:523:523) (608:608:608))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (623:623:623))
        (PORT datab (569:569:569) (681:681:681))
        (PORT datac (729:729:729) (859:859:859))
        (PORT datad (500:500:500) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1116:1116:1116))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (928:928:928))
        (PORT datab (499:499:499) (600:600:600))
        (PORT datac (729:729:729) (843:843:843))
        (PORT datad (442:442:442) (507:507:507))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1014:1014:1014) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[25\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (492:492:492) (596:596:596))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (666:666:666))
        (PORT datac (121:121:121) (164:164:164))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[26\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (463:463:463) (550:550:550))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (222:222:222))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (779:779:779) (854:854:854))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT sload (556:556:556) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (1075:1075:1075))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (897:897:897) (1070:1070:1070))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (382:382:382))
        (PORT datab (671:671:671) (771:771:771))
        (PORT datac (380:380:380) (460:460:460))
        (PORT datad (374:374:374) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1012:1012:1012) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (776:776:776))
        (PORT datac (591:591:591) (694:694:694))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (695:695:695))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (396:396:396) (479:479:479))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (885:885:885))
        (PORT datab (668:668:668) (780:780:780))
        (PORT datad (305:305:305) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (524:524:524) (586:586:586))
        (PORT sload (672:672:672) (745:745:745))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1436:1436:1436) (1659:1659:1659))
        (PORT datac (689:689:689) (796:796:796))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (243:243:243))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (772:772:772) (852:852:852))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (PORT sload (811:811:811) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1226:1226:1226) (1432:1432:1432))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (946:946:946))
        (PORT datab (1612:1612:1612) (1862:1862:1862))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (951:951:951))
        (PORT datad (643:643:643) (744:744:744))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (587:587:587))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (494:494:494))
        (PORT datac (545:545:545) (649:649:649))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (807:807:807) (956:956:956))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (413:413:413))
        (PORT d[1] (202:202:202) (233:233:233))
        (PORT d[2] (516:516:516) (586:586:586))
        (PORT d[3] (501:501:501) (574:574:574))
        (PORT d[4] (363:363:363) (419:419:419))
        (PORT d[5] (365:365:365) (420:420:420))
        (PORT d[6] (656:656:656) (738:738:738))
        (PORT d[7] (316:316:316) (355:355:355))
        (PORT d[9] (489:489:489) (556:556:556))
        (PORT d[10] (476:476:476) (537:537:537))
        (PORT d[11] (502:502:502) (563:563:563))
        (PORT d[12] (377:377:377) (421:421:421))
        (PORT d[13] (375:375:375) (424:424:424))
        (PORT d[14] (522:522:522) (604:604:604))
        (PORT d[15] (375:375:375) (431:431:431))
        (PORT d[16] (325:325:325) (366:366:366))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1002:1002:1002) (970:970:970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (364:364:364) (422:422:422))
        (PORT d[1] (357:357:357) (409:409:409))
        (PORT d[2] (368:368:368) (423:423:423))
        (PORT d[3] (363:363:363) (416:416:416))
        (PORT d[4] (361:361:361) (417:417:417))
        (PORT d[5] (551:551:551) (629:629:629))
        (PORT d[6] (543:543:543) (626:626:626))
        (PORT d[7] (537:537:537) (618:618:618))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (999:999:999) (969:969:969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (657:657:657) (694:694:694))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (999:999:999) (969:969:969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (349:349:349) (393:393:393))
        (PORT d[1] (507:507:507) (567:567:567))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (1002:1002:1002) (970:970:970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1002:1002:1002) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (437:437:437))
        (PORT datab (515:515:515) (610:610:610))
        (PORT datac (462:462:462) (552:552:552))
        (PORT datad (453:453:453) (517:517:517))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (576:576:576))
        (PORT datac (580:580:580) (677:677:677))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (152:152:152) (207:207:207))
        (PORT datad (397:397:397) (480:480:480))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (963:963:963))
        (PORT datab (366:366:366) (426:426:426))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (900:900:900))
        (PORT datab (375:375:375) (441:441:441))
        (PORT datac (391:391:391) (477:477:477))
        (PORT datad (328:328:328) (395:395:395))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (717:717:717))
        (PORT datac (357:357:357) (428:428:428))
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (623:623:623))
        (PORT datab (379:379:379) (463:463:463))
        (PORT datac (730:730:730) (861:861:861))
        (PORT datad (548:548:548) (654:654:654))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (625:625:625))
        (PORT datab (545:545:545) (649:649:649))
        (PORT datac (358:358:358) (435:435:435))
        (PORT datad (885:885:885) (1036:1036:1036))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (840:840:840) (991:991:991))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (403:403:403))
        (PORT datab (571:571:571) (684:684:684))
        (PORT datac (521:521:521) (605:605:605))
        (PORT datad (543:543:543) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (597:597:597))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (436:436:436))
        (PORT datab (665:665:665) (777:777:777))
        (PORT datac (360:360:360) (431:431:431))
        (PORT datad (362:362:362) (417:417:417))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (873:873:873))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (348:348:348) (421:421:421))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (389:389:389))
        (PORT datab (569:569:569) (680:680:680))
        (PORT datac (522:522:522) (607:607:607))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (572:572:572) (684:684:684))
        (PORT datac (520:520:520) (605:605:605))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (722:722:722) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (615:615:615))
        (PORT sload (824:824:824) (916:916:916))
        (PORT ena (653:653:653) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (872:872:872))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (375:375:375))
        (PORT datab (570:570:570) (682:682:682))
        (PORT datac (521:521:521) (606:606:606))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (722:722:722) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (501:501:501))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (733:733:733) (868:868:868))
        (PORT datad (672:672:672) (770:770:770))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (718:718:718))
        (PORT datac (200:200:200) (253:253:253))
        (PORT datad (193:193:193) (238:238:238))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (647:647:647))
        (PORT datab (540:540:540) (629:629:629))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (722:722:722) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (689:689:689))
        (PORT datab (498:498:498) (578:578:578))
        (PORT datac (631:631:631) (738:738:738))
        (PORT datad (747:747:747) (885:885:885))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (913:913:913) (1010:1010:1010))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (1124:1124:1124))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (777:777:777))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (433:433:433))
        (PORT datab (548:548:548) (630:630:630))
        (PORT datac (206:206:206) (263:263:263))
        (PORT datad (694:694:694) (809:809:809))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (813:813:813))
        (PORT datad (489:489:489) (574:574:574))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (608:608:608))
        (PORT datac (456:456:456) (530:530:530))
        (PORT datad (1597:1597:1597) (1839:1839:1839))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (522:522:522))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datad (345:345:345) (393:393:393))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (681:681:681) (759:759:759))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (758:758:758))
        (PORT datac (547:547:547) (658:658:658))
        (PORT datad (1597:1597:1597) (1839:1839:1839))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (422:422:422))
        (PORT datab (370:370:370) (426:426:426))
        (PORT datad (412:412:412) (493:493:493))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (791:791:791) (888:888:888))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1456:1456:1456) (1683:1683:1683))
        (PORT datac (507:507:507) (600:600:600))
        (PORT datad (367:367:367) (443:443:443))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (439:439:439))
        (PORT datab (647:647:647) (740:740:740))
        (PORT datac (647:647:647) (752:752:752))
        (PORT datad (356:356:356) (434:434:434))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (787:787:787))
        (PORT datab (1456:1456:1456) (1683:1683:1683))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (424:424:424))
        (PORT datab (388:388:388) (453:453:453))
        (PORT datad (410:410:410) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (614:614:614))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (829:829:829))
        (PORT datab (1456:1456:1456) (1683:1683:1683))
        (PORT datad (368:368:368) (444:444:444))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (438:438:438))
        (PORT datab (532:532:532) (611:611:611))
        (PORT datac (648:648:648) (752:752:752))
        (PORT datad (349:349:349) (426:426:426))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (777:777:777))
        (PORT datab (1610:1610:1610) (1860:1860:1860))
        (PORT datad (518:518:518) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (446:446:446))
        (PORT datab (673:673:673) (773:773:773))
        (PORT datac (351:351:351) (406:406:406))
        (PORT datad (451:451:451) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1012:1012:1012) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (801:801:801))
        (PORT datab (396:396:396) (473:473:473))
        (PORT datac (833:833:833) (971:971:971))
        (PORT datad (706:706:706) (834:834:834))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (550:550:550) (659:659:659))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (604:604:604))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (336:336:336) (398:398:398))
        (PORT datad (623:623:623) (718:718:718))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (606:606:606))
        (PORT datab (641:641:641) (743:743:743))
        (PORT datac (480:480:480) (555:555:555))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (749:749:749))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (618:618:618) (675:675:675))
        (PORT sload (765:765:765) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (271:271:271))
        (PORT datab (410:410:410) (507:507:507))
        (PORT datad (446:446:446) (522:522:522))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (507:507:507))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (845:845:845))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (793:793:793) (915:915:915))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (754:754:754))
        (PORT datad (647:647:647) (770:770:770))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (531:531:531) (602:602:602))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (749:749:749))
        (PORT datab (470:470:470) (587:587:587))
        (PORT datac (348:348:348) (399:399:399))
        (PORT datad (780:780:780) (888:888:888))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (769:769:769) (868:868:868))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (534:534:534))
        (PORT datab (367:367:367) (446:446:446))
        (PORT datac (188:188:188) (238:238:238))
        (PORT datad (581:581:581) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (156:156:156))
        (PORT datab (588:588:588) (682:682:682))
        (PORT datac (686:686:686) (781:781:781))
        (PORT datad (262:262:262) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (587:587:587))
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (486:486:486) (562:562:562))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (527:527:527) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (835:835:835) (955:955:955))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (PORT sclr (585:585:585) (677:677:677))
        (PORT sload (689:689:689) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[27\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (661:661:661))
        (PORT datab (214:214:214) (254:254:254))
        (PORT datac (522:522:522) (622:622:622))
        (PORT datad (552:552:552) (653:653:653))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (361:361:361))
        (PORT datab (379:379:379) (466:466:466))
        (PORT datad (554:554:554) (663:663:663))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (709:709:709) (815:815:815))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (PORT sclr (585:585:585) (677:677:677))
        (PORT sload (689:689:689) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (821:821:821))
        (PORT datab (378:378:378) (465:465:465))
        (PORT datad (643:643:643) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (699:699:699) (790:790:790))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (PORT sclr (566:566:566) (647:647:647))
        (PORT sload (442:442:442) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1070:1070:1070))
        (PORT datab (378:378:378) (465:465:465))
        (PORT datad (643:643:643) (750:750:750))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (815:815:815) (942:942:942))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (PORT sclr (566:566:566) (647:647:647))
        (PORT sload (442:442:442) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (421:421:421))
        (PORT datab (556:556:556) (659:659:659))
        (PORT datac (526:526:526) (631:631:631))
        (PORT datad (541:541:541) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (540:540:540))
        (PORT datab (377:377:377) (464:464:464))
        (PORT datad (644:644:644) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (556:556:556) (635:635:635))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (PORT sclr (566:566:566) (647:647:647))
        (PORT sload (442:442:442) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1065:1065:1065))
        (PORT datab (377:377:377) (464:464:464))
        (PORT datad (643:643:643) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (672:672:672) (756:756:756))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (PORT sclr (566:566:566) (647:647:647))
        (PORT sload (442:442:442) (504:504:504))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (437:437:437))
        (PORT datab (543:543:543) (645:645:645))
        (PORT datac (527:527:527) (632:632:632))
        (PORT datad (551:551:551) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (686:686:686))
        (PORT datab (556:556:556) (688:688:688))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (801:801:801) (906:906:906))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[21\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (400:400:400))
        (PORT datab (552:552:552) (654:654:654))
        (PORT datac (526:526:526) (631:631:631))
        (PORT datad (545:545:545) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (594:594:594))
        (PORT datab (553:553:553) (684:684:684))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1088:1088:1088))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3763:3763:3763) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (1048:1048:1048))
        (PORT d[1] (3246:3246:3246) (3708:3708:3708))
        (PORT d[2] (3366:3366:3366) (3858:3858:3858))
        (PORT d[3] (1150:1150:1150) (1304:1304:1304))
        (PORT d[4] (2994:2994:2994) (3449:3449:3449))
        (PORT d[5] (1276:1276:1276) (1463:1463:1463))
        (PORT d[6] (3442:3442:3442) (3933:3933:3933))
        (PORT d[7] (2690:2690:2690) (3106:3106:3106))
        (PORT d[8] (2731:2731:2731) (3156:3156:3156))
        (PORT d[9] (2306:2306:2306) (2662:2662:2662))
        (PORT d[10] (1636:1636:1636) (1867:1867:1867))
        (PORT d[11] (2993:2993:2993) (3441:3441:3441))
        (PORT d[12] (3665:3665:3665) (4169:4169:4169))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (3760:3760:3760) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2049:2049:2049))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (3760:3760:3760) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3296:3296:3296))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (3763:3763:3763) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (3763:3763:3763) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2226:2226:2226))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT ena (5302:5302:5302) (4748:4748:4748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2218:2218:2218))
        (PORT d[1] (3134:3134:3134) (3552:3552:3552))
        (PORT d[2] (3672:3672:3672) (4229:4229:4229))
        (PORT d[3] (3825:3825:3825) (4413:4413:4413))
        (PORT d[4] (2483:2483:2483) (2829:2829:2829))
        (PORT d[5] (2203:2203:2203) (2514:2514:2514))
        (PORT d[6] (3188:3188:3188) (3675:3675:3675))
        (PORT d[7] (1461:1461:1461) (1701:1701:1701))
        (PORT d[8] (1959:1959:1959) (2291:2291:2291))
        (PORT d[9] (2136:2136:2136) (2476:2476:2476))
        (PORT d[10] (2318:2318:2318) (2662:2662:2662))
        (PORT d[11] (3053:3053:3053) (3567:3567:3567))
        (PORT d[12] (2272:2272:2272) (2573:2573:2573))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT ena (5299:5299:5299) (4747:4747:4747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2815:2815:2815))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT ena (5299:5299:5299) (4747:4747:4747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2391:2391:2391))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT ena (5302:5302:5302) (4748:4748:4748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT d[0] (5302:5302:5302) (4748:4748:4748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~217\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1222:1222:1222))
        (PORT datab (2067:2067:2067) (2441:2441:2441))
        (PORT datac (740:740:740) (839:839:839))
        (PORT datad (1568:1568:1568) (1780:1780:1780))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2828:2828:2828))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5522:5522:5522) (4941:4941:4941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2161:2161:2161))
        (PORT d[1] (3344:3344:3344) (3792:3792:3792))
        (PORT d[2] (3842:3842:3842) (4427:4427:4427))
        (PORT d[3] (4183:4183:4183) (4816:4816:4816))
        (PORT d[4] (2829:2829:2829) (3218:3218:3218))
        (PORT d[5] (2027:2027:2027) (2311:2311:2311))
        (PORT d[6] (2949:2949:2949) (3404:3404:3404))
        (PORT d[7] (1821:1821:1821) (2110:2110:2110))
        (PORT d[8] (2311:2311:2311) (2691:2691:2691))
        (PORT d[9] (1716:1716:1716) (2001:2001:2001))
        (PORT d[10] (2313:2313:2313) (2666:2666:2666))
        (PORT d[11] (3279:3279:3279) (3823:3823:3823))
        (PORT d[12] (2433:2433:2433) (2759:2759:2759))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5519:5519:5519) (4940:4940:4940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (4205:4205:4205))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5519:5519:5519) (4940:4940:4940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2631:2631:2631))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5522:5522:5522) (4941:4941:4941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (5522:5522:5522) (4941:4941:4941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2808:2808:2808))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (5532:5532:5532) (4950:4950:4950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2365:2365:2365))
        (PORT d[1] (3350:3350:3350) (3799:3799:3799))
        (PORT d[2] (4040:4040:4040) (4648:4648:4648))
        (PORT d[3] (4168:4168:4168) (4794:4794:4794))
        (PORT d[4] (2693:2693:2693) (3086:3086:3086))
        (PORT d[5] (2035:2035:2035) (2321:2321:2321))
        (PORT d[6] (2836:2836:2836) (3276:3276:3276))
        (PORT d[7] (1267:1267:1267) (1480:1480:1480))
        (PORT d[8] (2304:2304:2304) (2678:2678:2678))
        (PORT d[9] (1760:1760:1760) (2046:2046:2046))
        (PORT d[10] (1970:1970:1970) (2270:2270:2270))
        (PORT d[11] (3274:3274:3274) (3812:3812:3812))
        (PORT d[12] (2595:2595:2595) (2942:2942:2942))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (5529:5529:5529) (4949:4949:4949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2439:2439:2439))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (5529:5529:5529) (4949:4949:4949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2817:2817:2817))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (5532:5532:5532) (4950:4950:4950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (5532:5532:5532) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~216\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1272:1272:1272))
        (PORT datab (2068:2068:2068) (2442:2442:2442))
        (PORT datac (1355:1355:1355) (1526:1526:1526))
        (PORT datad (1044:1044:1044) (1195:1195:1195))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~218\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2359:2359:2359) (2735:2735:2735))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3485w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (672:672:672))
        (PORT datab (142:142:142) (186:186:186))
        (PORT datac (466:466:466) (543:543:543))
        (PORT datad (430:430:430) (488:488:488))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2788:2788:2788))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (5316:5316:5316) (4761:4761:4761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2167:2167:2167))
        (PORT d[1] (3172:3172:3172) (3598:3598:3598))
        (PORT d[2] (3850:3850:3850) (4427:4427:4427))
        (PORT d[3] (3992:3992:3992) (4599:4599:4599))
        (PORT d[4] (2799:2799:2799) (3181:3181:3181))
        (PORT d[5] (2127:2127:2127) (2413:2413:2413))
        (PORT d[6] (3358:3358:3358) (3862:3862:3862))
        (PORT d[7] (1106:1106:1106) (1300:1300:1300))
        (PORT d[8] (2128:2128:2128) (2479:2479:2479))
        (PORT d[9] (1760:1760:1760) (2045:2045:2045))
        (PORT d[10] (2433:2433:2433) (2798:2798:2798))
        (PORT d[11] (3098:3098:3098) (3612:3612:3612))
        (PORT d[12] (2426:2426:2426) (2751:2751:2751))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (5313:5313:5313) (4760:4760:4760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2528:2528:2528))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (5313:5313:5313) (4760:4760:4760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2726:2726:2726))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (5316:5316:5316) (4761:4761:4761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (5316:5316:5316) (4761:4761:4761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (3059:3059:3059))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (6308:6308:6308) (5646:5646:5646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2702:2702:2702))
        (PORT d[1] (4005:4005:4005) (4542:4542:4542))
        (PORT d[2] (4037:4037:4037) (4646:4646:4646))
        (PORT d[3] (3748:3748:3748) (4315:4315:4315))
        (PORT d[4] (2880:2880:2880) (3303:3303:3303))
        (PORT d[5] (2906:2906:2906) (3293:3293:3293))
        (PORT d[6] (3384:3384:3384) (3910:3910:3910))
        (PORT d[7] (1487:1487:1487) (1734:1734:1734))
        (PORT d[8] (2339:2339:2339) (2738:2738:2738))
        (PORT d[9] (2294:2294:2294) (2684:2684:2684))
        (PORT d[10] (2702:2702:2702) (3120:3120:3120))
        (PORT d[11] (2837:2837:2837) (3290:3290:3290))
        (PORT d[12] (2785:2785:2785) (3182:3182:3182))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (6305:6305:6305) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3031:3031:3031))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (6305:6305:6305) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2875:2875:2875))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (6308:6308:6308) (5646:5646:5646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (6308:6308:6308) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3475w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (668:668:668))
        (PORT datab (132:132:132) (175:175:175))
        (PORT datac (468:468:468) (544:544:544))
        (PORT datad (437:437:437) (497:497:497))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2822:2822:2822))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5531:5531:5531) (4949:4949:4949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1966:1966:1966))
        (PORT d[1] (3485:3485:3485) (3941:3941:3941))
        (PORT d[2] (3856:3856:3856) (4444:4444:4444))
        (PORT d[3] (4178:4178:4178) (4814:4814:4814))
        (PORT d[4] (2836:2836:2836) (3219:3219:3219))
        (PORT d[5] (2048:2048:2048) (2339:2339:2339))
        (PORT d[6] (2926:2926:2926) (3376:3376:3376))
        (PORT d[7] (1107:1107:1107) (1299:1299:1299))
        (PORT d[8] (2107:2107:2107) (2457:2457:2457))
        (PORT d[9] (1749:1749:1749) (2033:2033:2033))
        (PORT d[10] (2469:2469:2469) (2834:2834:2834))
        (PORT d[11] (3273:3273:3273) (3811:3811:3811))
        (PORT d[12] (2425:2425:2425) (2747:2747:2747))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5528:5528:5528) (4948:4948:4948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3619:3619:3619))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5528:5528:5528) (4948:4948:4948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2619:2619:2619))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5531:5531:5531) (4949:4949:4949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (5531:5531:5531) (4949:4949:4949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~210\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1309:1309:1309))
        (PORT datab (1108:1108:1108) (1281:1281:1281))
        (PORT datac (1715:1715:1715) (2004:2004:2004))
        (PORT datad (765:765:765) (858:858:858))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2571:2571:2571))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (5099:5099:5099) (4570:4570:4570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2537:2537:2537))
        (PORT d[1] (2963:2963:2963) (3352:3352:3352))
        (PORT d[2] (3669:3669:3669) (4227:4227:4227))
        (PORT d[3] (3935:3935:3935) (4520:4520:4520))
        (PORT d[4] (2319:2319:2319) (2641:2641:2641))
        (PORT d[5] (2042:2042:2042) (2331:2331:2331))
        (PORT d[6] (3184:3184:3184) (3665:3665:3665))
        (PORT d[7] (1449:1449:1449) (1682:1682:1682))
        (PORT d[8] (1943:1943:1943) (2271:2271:2271))
        (PORT d[9] (2298:2298:2298) (2656:2656:2656))
        (PORT d[10] (2149:2149:2149) (2472:2472:2472))
        (PORT d[11] (2910:2910:2910) (3396:3396:3396))
        (PORT d[12] (2266:2266:2266) (2561:2561:2561))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5096:5096:5096) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1611:1611:1611))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5096:5096:5096) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2802:2802:2802))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (5099:5099:5099) (4570:4570:4570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (5099:5099:5099) (4570:4570:4570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~211\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1071:1071:1071))
        (PORT datab (1730:1730:1730) (2026:2026:2026))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1131:1131:1131) (1274:1274:1274))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3445w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (668:668:668))
        (PORT datab (134:134:134) (177:177:177))
        (PORT datac (468:468:468) (544:544:544))
        (PORT datad (436:436:436) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2529:2529:2529))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (4675:4675:4675) (4201:4201:4201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1507:1507:1507))
        (PORT d[1] (3320:3320:3320) (3818:3818:3818))
        (PORT d[2] (3573:3573:3573) (4104:4104:4104))
        (PORT d[3] (1678:1678:1678) (1905:1905:1905))
        (PORT d[4] (2969:2969:2969) (3412:3412:3412))
        (PORT d[5] (1452:1452:1452) (1663:1663:1663))
        (PORT d[6] (2433:2433:2433) (2793:2793:2793))
        (PORT d[7] (2140:2140:2140) (2484:2484:2484))
        (PORT d[8] (2193:2193:2193) (2542:2542:2542))
        (PORT d[9] (1792:1792:1792) (2080:2080:2080))
        (PORT d[10] (2624:2624:2624) (3045:3045:3045))
        (PORT d[11] (3175:3175:3175) (3648:3648:3648))
        (PORT d[12] (3092:3092:3092) (3506:3506:3506))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (4672:4672:4672) (4200:4200:4200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1875:1875:1875))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT ena (4672:4672:4672) (4200:4200:4200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2728:2728:2728))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT ena (4675:4675:4675) (4201:4201:4201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (4675:4675:4675) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3425w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (671:671:671))
        (PORT datab (141:141:141) (184:184:184))
        (PORT datac (467:467:467) (543:543:543))
        (PORT datad (432:432:432) (490:490:490))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3259:3259:3259))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6085:6085:6085) (5451:5451:5451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2443:2443:2443))
        (PORT d[1] (3817:3817:3817) (4326:4326:4326))
        (PORT d[2] (3818:3818:3818) (4394:4394:4394))
        (PORT d[3] (3551:3551:3551) (4090:4090:4090))
        (PORT d[4] (3184:3184:3184) (3654:3654:3654))
        (PORT d[5] (2629:2629:2629) (2978:2978:2978))
        (PORT d[6] (3190:3190:3190) (3685:3685:3685))
        (PORT d[7] (1470:1470:1470) (1724:1724:1724))
        (PORT d[8] (2156:2156:2156) (2523:2523:2523))
        (PORT d[9] (2107:2107:2107) (2461:2461:2461))
        (PORT d[10] (2513:2513:2513) (2905:2905:2905))
        (PORT d[11] (2799:2799:2799) (3246:3246:3246))
        (PORT d[12] (2431:2431:2431) (2767:2767:2767))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6082:6082:6082) (5450:5450:5450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2745:2745:2745))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6082:6082:6082) (5450:5450:5450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2676:2676:2676))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6085:6085:6085) (5451:5451:5451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (6085:6085:6085) (5451:5451:5451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3435w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (671:671:671))
        (PORT datab (141:141:141) (185:185:185))
        (PORT datac (467:467:467) (543:543:543))
        (PORT datad (431:431:431) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3563:3563:3563))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (6084:6084:6084) (5459:5459:5459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2470:2470:2470))
        (PORT d[1] (3834:3834:3834) (4346:4346:4346))
        (PORT d[2] (4033:4033:4033) (4638:4638:4638))
        (PORT d[3] (3565:3565:3565) (4108:4108:4108))
        (PORT d[4] (3210:3210:3210) (3691:3691:3691))
        (PORT d[5] (2622:2622:2622) (2971:2971:2971))
        (PORT d[6] (3205:3205:3205) (3713:3713:3713))
        (PORT d[7] (1464:1464:1464) (1718:1718:1718))
        (PORT d[8] (2110:2110:2110) (2474:2474:2474))
        (PORT d[9] (2399:2399:2399) (2794:2794:2794))
        (PORT d[10] (2537:2537:2537) (2935:2935:2935))
        (PORT d[11] (2497:2497:2497) (2908:2908:2908))
        (PORT d[12] (2462:2462:2462) (2808:2808:2808))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6081:6081:6081) (5458:5458:5458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2806:2806:2806))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6081:6081:6081) (5458:5458:5458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2703:2703:2703))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (6084:6084:6084) (5459:5459:5459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (6084:6084:6084) (5459:5459:5459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3408w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (673:673:673))
        (PORT datab (144:144:144) (188:188:188))
        (PORT datac (466:466:466) (542:542:542))
        (PORT datad (427:427:427) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1240:1240:1240))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (5302:5302:5302) (4740:4740:4740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3076:3076:3076))
        (PORT d[1] (2057:2057:2057) (2337:2337:2337))
        (PORT d[2] (3587:3587:3587) (4116:4116:4116))
        (PORT d[3] (2628:2628:2628) (2971:2971:2971))
        (PORT d[4] (2366:2366:2366) (2695:2695:2695))
        (PORT d[5] (1619:1619:1619) (1853:1853:1853))
        (PORT d[6] (1279:1279:1279) (1458:1458:1458))
        (PORT d[7] (2626:2626:2626) (3047:3047:3047))
        (PORT d[8] (2567:2567:2567) (2977:2977:2977))
        (PORT d[9] (1750:1750:1750) (2029:2029:2029))
        (PORT d[10] (1587:1587:1587) (1809:1809:1809))
        (PORT d[11] (1226:1226:1226) (1411:1411:1411))
        (PORT d[12] (2082:2082:2082) (2334:2334:2334))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (5299:5299:5299) (4739:4739:4739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2809:2809:2809))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (5299:5299:5299) (4739:4739:4739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (3160:3160:3160))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (5302:5302:5302) (4740:4740:4740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (5302:5302:5302) (4740:4740:4740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~212\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1481:1481:1481))
        (PORT datab (1108:1108:1108) (1281:1281:1281))
        (PORT datac (1717:1717:1717) (2006:2006:2006))
        (PORT datad (582:582:582) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~213\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1614:1614:1614))
        (PORT datab (1732:1732:1732) (2028:2028:2028))
        (PORT datac (1885:1885:1885) (2134:2134:2134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~214\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2871:2871:2871))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1710:1710:1710) (1980:1980:1980))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (636:636:636) (765:765:765))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (636:636:636) (764:764:764))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (407:407:407) (496:496:496))
        (PORT datad (296:296:296) (353:353:353))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1268:1268:1268))
        (PORT d[1] (1928:1928:1928) (2171:2171:2171))
        (PORT d[2] (1329:1329:1329) (1537:1537:1537))
        (PORT d[3] (1173:1173:1173) (1326:1326:1326))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2474:2474:2474) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1338:1338:1338))
        (PORT d[1] (4291:4291:4291) (4896:4896:4896))
        (PORT d[2] (2813:2813:2813) (3195:3195:3195))
        (PORT d[3] (1953:1953:1953) (2206:2206:2206))
        (PORT d[4] (1625:1625:1625) (1852:1852:1852))
        (PORT d[5] (3948:3948:3948) (4568:4568:4568))
        (PORT d[6] (4324:4324:4324) (4931:4931:4931))
        (PORT d[7] (3038:3038:3038) (3548:3548:3548))
        (PORT d[8] (2922:2922:2922) (3366:3366:3366))
        (PORT d[9] (2667:2667:2667) (3036:3036:3036))
        (PORT d[10] (3346:3346:3346) (3823:3823:3823))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2471:2471:2471) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1411:1411:1411))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (2471:2471:2471) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2427:2427:2427))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (2474:2474:2474) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (2474:2474:2474) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~215\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2870:2870:2870))
        (PORT datab (1738:1738:1738) (2034:2034:2034))
        (PORT datac (1792:1792:1792) (2025:2025:2025))
        (PORT datad (1087:1087:1087) (1253:1253:1253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~219\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1073:1073:1073))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1712:1712:1712) (1982:1982:1982))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (971:971:971) (1123:1123:1123))
        (PORT datad (304:304:304) (357:357:357))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1051:1051:1051))
        (PORT datab (326:326:326) (386:386:386))
        (PORT datac (214:214:214) (261:261:261))
        (PORT datad (288:288:288) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (PORT ena (672:672:672) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (785:785:785) (889:889:889))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (551:551:551))
        (PORT datab (335:335:335) (397:397:397))
        (PORT datad (1095:1095:1095) (1276:1276:1276))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (590:590:590))
        (PORT datab (552:552:552) (682:682:682))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (771:771:771))
        (PORT datab (762:762:762) (874:874:874))
        (PORT datac (494:494:494) (591:591:591))
        (PORT datad (491:491:491) (562:562:562))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (488:488:488) (546:546:546))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (310:310:310))
        (PORT datab (171:171:171) (222:222:222))
        (PORT datad (152:152:152) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (307:307:307))
        (PORT datab (171:171:171) (220:220:220))
        (PORT datad (149:149:149) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (578:578:578))
        (PORT datac (834:834:834) (971:971:971))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (370:370:370) (440:440:440))
        (PORT datac (365:365:365) (427:427:427))
        (PORT datad (311:311:311) (363:363:363))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (PORT ena (660:660:660) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\UART_RXD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (183:183:183) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2298:2298:2298) (2620:2620:2620))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxsync_rxdxx1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT asdata (1744:1744:1744) (1978:1978:1978))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1278:1278:1278))
        (PORT datac (599:599:599) (697:697:697))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|do_start_rx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (261:261:261))
        (PORT datac (594:594:594) (692:692:692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (267:267:267))
        (PORT datab (1587:1587:1587) (1829:1829:1829))
        (PORT datac (159:159:159) (205:205:205))
        (PORT datad (165:165:165) (195:195:195))
        (IOPATH dataa combout (158:158:158) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (272:272:272))
        (PORT datab (1589:1589:1589) (1832:1832:1832))
        (PORT datac (155:155:155) (201:201:201))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH dataa combout (158:158:158) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (262:262:262))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (267:267:267))
        (PORT datab (1584:1584:1584) (1827:1827:1827))
        (PORT datac (161:161:161) (207:207:207))
        (PORT datad (162:162:162) (192:192:192))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (278:278:278))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (218:218:218))
        (PORT datab (1594:1594:1594) (1838:1838:1838))
        (PORT datac (176:176:176) (213:213:213))
        (PORT datad (185:185:185) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (279:279:279))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (236:236:236))
        (PORT datab (1583:1583:1583) (1825:1825:1825))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (180:180:180) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (300:300:300))
        (PORT datab (1420:1420:1420) (1627:1627:1627))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (234:234:234))
        (PORT datab (1585:1585:1585) (1827:1827:1827))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (180:180:180) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (265:265:265))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (271:271:271))
        (PORT datab (1587:1587:1587) (1830:1830:1830))
        (PORT datac (158:158:158) (204:204:204))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (158:158:158) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (191:191:191) (228:228:228))
        (PORT datac (1401:1401:1401) (1601:1601:1601))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (221:221:221))
        (PORT datab (1593:1593:1593) (1837:1837:1837))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (185:185:185) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (268:268:268))
        (PORT datab (1582:1582:1582) (1824:1824:1824))
        (PORT datac (162:162:162) (208:208:208))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (263:263:263))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (273:273:273))
        (PORT datab (1592:1592:1592) (1835:1835:1835))
        (PORT datac (151:151:151) (197:197:197))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (273:273:273))
        (PORT datab (1591:1591:1591) (1834:1834:1834))
        (PORT datac (153:153:153) (198:198:198))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (267:267:267))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (298:298:298) (359:359:359))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (202:202:202) (247:247:247))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (274:274:274))
        (PORT datab (1592:1592:1592) (1836:1836:1836))
        (PORT datac (150:150:150) (195:195:195))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1101:1101:1101) (1267:1267:1267))
        (PORT datac (157:157:157) (219:219:219))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (222:222:222))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (221:221:221))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datac (167:167:167) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (166:166:166) (230:230:230))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (156:156:156) (218:218:218))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datac (167:167:167) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (169:169:169) (232:232:232))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (165:165:165) (228:228:228))
        (PORT datad (198:198:198) (250:250:250))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (170:170:170) (233:233:233))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxrx_in_processxx3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (538:538:538) (607:607:607))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (278:278:278))
        (PORT datab (376:376:376) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (146:146:146))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (421:421:421))
        (PORT datab (347:347:347) (401:401:401))
        (PORT datac (365:365:365) (427:427:427))
        (PORT datad (325:325:325) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (455:455:455) (525:525:525))
        (PORT datac (456:456:456) (525:525:525))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (243:243:243))
        (PORT datab (370:370:370) (440:440:440))
        (PORT datac (365:365:365) (425:425:425))
        (PORT datad (320:320:320) (372:372:372))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|got_new_char\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (290:290:290))
        (PORT datac (446:446:446) (531:531:531))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (278:278:278))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (303:303:303))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (277:277:277))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (294:294:294))
        (PORT datac (446:446:446) (531:531:531))
        (PORT datad (352:352:352) (422:422:422))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (414:414:414))
        (PORT datab (123:123:123) (155:155:155))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (399:399:399))
        (PORT datac (332:332:332) (379:379:379))
        (PORT datad (329:329:329) (391:391:391))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (713:713:713))
        (PORT datab (493:493:493) (583:583:583))
        (PORT datac (823:823:823) (956:956:956))
        (PORT datad (355:355:355) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (449:449:449))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (436:436:436) (499:499:499))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (413:413:413))
        (PORT datad (855:855:855) (1001:1001:1001))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (450:450:450))
        (PORT datab (369:369:369) (439:439:439))
        (PORT datac (542:542:542) (613:613:613))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (921:921:921))
        (PORT datad (853:853:853) (998:998:998))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (874:874:874) (1027:1027:1027))
        (PORT datad (633:633:633) (741:741:741))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (582:582:582))
        (PORT datad (855:855:855) (1000:1000:1000))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (143:143:143) (190:190:190))
        (PORT datad (286:286:286) (326:326:326))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (541:541:541) (611:611:611))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (612:612:612))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (613:613:613))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (545:545:545) (615:615:615))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (618:618:618))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (619:619:619))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (549:549:549) (620:620:620))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (622:622:622))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1128:1128:1128))
        (PORT sload (472:472:472) (516:516:516))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (212:212:212))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (1028:1028:1028))
        (PORT datac (363:363:363) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (465:465:465))
        (PORT datac (402:402:402) (490:490:490))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (514:514:514))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (448:448:448))
        (PORT datac (402:402:402) (490:490:490))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (512:512:512))
        (PORT datac (205:205:205) (261:261:261))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (512:512:512))
        (PORT datac (358:358:358) (437:437:437))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (512:512:512))
        (PORT datac (342:342:342) (411:411:411))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (563:563:563))
        (PORT datad (851:851:851) (995:995:995))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (516:516:516))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (607:607:607) (709:709:709))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (992:992:992))
        (PORT datac (314:314:314) (382:382:382))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT asdata (605:605:605) (662:662:662))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (515:515:515))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (467:467:467) (553:553:553))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (PORT ena (659:659:659) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (580:580:580))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (144:144:144))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (464:464:464))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|WideOr0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (579:579:579))
        (PORT datab (340:340:340) (404:404:404))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (344:344:344) (406:406:406))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (147:147:147))
        (PORT datac (361:361:361) (434:434:434))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datad (180:180:180) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (243:243:243))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (407:407:407))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_reg\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (299:299:299))
        (PORT datab (229:229:229) (291:291:291))
        (PORT datac (124:124:124) (170:170:170))
        (PORT datad (202:202:202) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datac (368:368:368) (448:448:448))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT asdata (769:769:769) (872:872:872))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (260:260:260))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (317:317:317) (381:381:381))
        (PORT datac (333:333:333) (393:393:393))
        (PORT datad (587:587:587) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (765:765:765))
        (PORT datab (683:683:683) (810:810:810))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (983:983:983))
        (PORT datab (557:557:557) (664:664:664))
        (PORT datac (523:523:523) (630:630:630))
        (PORT datad (706:706:706) (804:804:804))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1516:1516:1516))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5302:5302:5302) (4749:4749:4749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2399:2399:2399))
        (PORT d[1] (3303:3303:3303) (3733:3733:3733))
        (PORT d[2] (3680:3680:3680) (4237:4237:4237))
        (PORT d[3] (3625:3625:3625) (4176:4176:4176))
        (PORT d[4] (2468:2468:2468) (2806:2806:2806))
        (PORT d[5] (2209:2209:2209) (2520:2520:2520))
        (PORT d[6] (2322:2322:2322) (2641:2641:2641))
        (PORT d[7] (1588:1588:1588) (1840:1840:1840))
        (PORT d[8] (1971:1971:1971) (2299:2299:2299))
        (PORT d[9] (2122:2122:2122) (2456:2456:2456))
        (PORT d[10] (2317:2317:2317) (2661:2661:2661))
        (PORT d[11] (2887:2887:2887) (3369:3369:3369))
        (PORT d[12] (2227:2227:2227) (2519:2519:2519))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5299:5299:5299) (4748:4748:4748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2988:2988:2988))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5299:5299:5299) (4748:4748:4748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2419:2419:2419))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5302:5302:5302) (4749:4749:4749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (5302:5302:5302) (4749:4749:4749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1575:1575:1575))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (6169:6169:6169) (5508:5508:5508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2164:2164:2164))
        (PORT d[1] (4009:4009:4009) (4552:4552:4552))
        (PORT d[2] (4536:4536:4536) (5215:5215:5215))
        (PORT d[3] (4698:4698:4698) (5396:5396:5396))
        (PORT d[4] (3368:3368:3368) (3827:3827:3827))
        (PORT d[5] (1215:1215:1215) (1374:1374:1374))
        (PORT d[6] (3533:3533:3533) (4064:4064:4064))
        (PORT d[7] (1485:1485:1485) (1738:1738:1738))
        (PORT d[8] (3110:3110:3110) (3595:3595:3595))
        (PORT d[9] (1923:1923:1923) (2235:2235:2235))
        (PORT d[10] (2823:2823:2823) (3237:3237:3237))
        (PORT d[11] (2816:2816:2816) (3267:3267:3267))
        (PORT d[12] (3177:3177:3177) (3615:3615:3615))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (6166:6166:6166) (5507:5507:5507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2733:2733:2733))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (6166:6166:6166) (5507:5507:5507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1249:1249:1249))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT ena (6169:6169:6169) (5508:5508:5508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (6169:6169:6169) (5508:5508:5508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (977:977:977))
        (PORT datab (538:538:538) (649:649:649))
        (PORT datac (1274:1274:1274) (1425:1425:1425))
        (PORT datad (780:780:780) (893:893:893))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2452:2452:2452))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (4979:4979:4979) (4454:4454:4454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2628:2628:2628))
        (PORT d[1] (3322:3322:3322) (3801:3801:3801))
        (PORT d[2] (3818:3818:3818) (4353:4353:4353))
        (PORT d[3] (2503:2503:2503) (2825:2825:2825))
        (PORT d[4] (4316:4316:4316) (4983:4983:4983))
        (PORT d[5] (1957:1957:1957) (2220:2220:2220))
        (PORT d[6] (3012:3012:3012) (3461:3461:3461))
        (PORT d[7] (2089:2089:2089) (2448:2448:2448))
        (PORT d[8] (2615:2615:2615) (3020:3020:3020))
        (PORT d[9] (2374:2374:2374) (2754:2754:2754))
        (PORT d[10] (2787:2787:2787) (3231:3231:3231))
        (PORT d[11] (3739:3739:3739) (4302:4302:4302))
        (PORT d[12] (3048:3048:3048) (3456:3456:3456))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4976:4976:4976) (4453:4453:4453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2258:2258:2258))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4976:4976:4976) (4453:4453:4453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2225:2225:2225))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (4979:4979:4979) (4454:4454:4454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (4979:4979:4979) (4454:4454:4454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1951:1951:1951))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (4894:4894:4894) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2682:2682:2682))
        (PORT d[1] (2393:2393:2393) (2715:2715:2715))
        (PORT d[2] (3582:3582:3582) (4109:4109:4109))
        (PORT d[3] (2118:2118:2118) (2407:2407:2407))
        (PORT d[4] (1983:1983:1983) (2254:2254:2254))
        (PORT d[5] (3544:3544:3544) (4014:4014:4014))
        (PORT d[6] (1649:1649:1649) (1886:1886:1886))
        (PORT d[7] (1603:1603:1603) (1889:1889:1889))
        (PORT d[8] (2213:2213:2213) (2575:2575:2575))
        (PORT d[9] (2239:2239:2239) (2580:2580:2580))
        (PORT d[10] (2911:2911:2911) (3349:3349:3349))
        (PORT d[11] (3136:3136:3136) (3660:3660:3660))
        (PORT d[12] (3696:3696:3696) (4217:4217:4217))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (4891:4891:4891) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3965:3965:3965))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (4891:4891:4891) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2777:2777:2777))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (4894:4894:4894) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (4894:4894:4894) (4383:4383:4383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1343:1343:1343))
        (PORT datab (539:539:539) (650:650:650))
        (PORT datac (845:845:845) (975:975:975))
        (PORT datad (815:815:815) (954:954:954))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (664:664:664))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (2036:2036:2036))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (4977:4977:4977) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2074:2074:2074))
        (PORT d[1] (3172:3172:3172) (3637:3637:3637))
        (PORT d[2] (3454:3454:3454) (3939:3939:3939))
        (PORT d[3] (2180:2180:2180) (2457:2457:2457))
        (PORT d[4] (3953:3953:3953) (4554:4554:4554))
        (PORT d[5] (1972:1972:1972) (2238:2238:2238))
        (PORT d[6] (2821:2821:2821) (3242:3242:3242))
        (PORT d[7] (1748:1748:1748) (2061:2061:2061))
        (PORT d[8] (2249:2249:2249) (2605:2605:2605))
        (PORT d[9] (2005:2005:2005) (2326:2326:2326))
        (PORT d[10] (2932:2932:2932) (3387:3387:3387))
        (PORT d[11] (3256:3256:3256) (3750:3750:3750))
        (PORT d[12] (3036:3036:3036) (3439:3439:3439))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (4974:4974:4974) (4454:4454:4454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3090:3090:3090))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (PORT ena (4974:4974:4974) (4454:4454:4454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2425:2425:2425))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (4977:4977:4977) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (4977:4977:4977) (4455:4455:4455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1898:1898:1898))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (5466:5466:5466) (4899:4899:4899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2545:2545:2545))
        (PORT d[1] (3164:3164:3164) (3590:3590:3590))
        (PORT d[2] (3652:3652:3652) (4207:4207:4207))
        (PORT d[3] (3796:3796:3796) (4370:4370:4370))
        (PORT d[4] (2646:2646:2646) (3011:3011:3011))
        (PORT d[5] (2033:2033:2033) (2321:2321:2321))
        (PORT d[6] (2981:2981:2981) (3440:3440:3440))
        (PORT d[7] (1648:1648:1648) (1914:1914:1914))
        (PORT d[8] (2133:2133:2133) (2490:2490:2490))
        (PORT d[9] (2308:2308:2308) (2665:2665:2665))
        (PORT d[10] (2141:2141:2141) (2463:2463:2463))
        (PORT d[11] (3103:3103:3103) (3623:3623:3623))
        (PORT d[12] (2263:2263:2263) (2570:2570:2570))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (5463:5463:5463) (4898:4898:4898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3340:3340:3340))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (5463:5463:5463) (4898:4898:4898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2536:2536:2536))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (5466:5466:5466) (4899:4899:4899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (5466:5466:5466) (4899:4899:4899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1738:1738:1738))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (4900:4900:4900) (4386:4386:4386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2477:2477:2477))
        (PORT d[1] (2758:2758:2758) (3132:3132:3132))
        (PORT d[2] (3602:3602:3602) (4136:4136:4136))
        (PORT d[3] (2122:2122:2122) (2412:2412:2412))
        (PORT d[4] (2946:2946:2946) (3387:3387:3387))
        (PORT d[5] (3354:3354:3354) (3798:3798:3798))
        (PORT d[6] (1851:1851:1851) (2116:2116:2116))
        (PORT d[7] (1947:1947:1947) (2281:2281:2281))
        (PORT d[8] (1937:1937:1937) (2260:2260:2260))
        (PORT d[9] (2047:2047:2047) (2360:2360:2360))
        (PORT d[10] (2744:2744:2744) (3160:3160:3160))
        (PORT d[11] (2935:2935:2935) (3426:3426:3426))
        (PORT d[12] (3360:3360:3360) (3838:3838:3838))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (4897:4897:4897) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2306:2306:2306))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (4897:4897:4897) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2570:2570:2570))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (4900:4900:4900) (4386:4386:4386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (4900:4900:4900) (4386:4386:4386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1458:1458:1458))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (5738:5738:5738) (5130:5130:5130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2390:2390:2390))
        (PORT d[1] (3634:3634:3634) (4116:4116:4116))
        (PORT d[2] (4030:4030:4030) (4641:4641:4641))
        (PORT d[3] (4359:4359:4359) (5019:5019:5019))
        (PORT d[4] (3007:3007:3007) (3421:3421:3421))
        (PORT d[5] (2205:2205:2205) (2512:2512:2512))
        (PORT d[6] (2997:2997:2997) (3457:3457:3457))
        (PORT d[7] (1286:1286:1286) (1501:1501:1501))
        (PORT d[8] (2589:2589:2589) (3001:3001:3001))
        (PORT d[9] (1767:1767:1767) (2058:2058:2058))
        (PORT d[10] (2484:2484:2484) (2859:2859:2859))
        (PORT d[11] (3450:3450:3450) (4018:4018:4018))
        (PORT d[12] (2788:2788:2788) (3167:3167:3167))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (5735:5735:5735) (5129:5129:5129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3069:3069:3069))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (5735:5735:5735) (5129:5129:5129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2822:2822:2822))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (5738:5738:5738) (5130:5130:5130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (5738:5738:5738) (5130:5130:5130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (976:976:976))
        (PORT datab (538:538:538) (648:648:648))
        (PORT datac (1224:1224:1224) (1438:1438:1438))
        (PORT datad (994:994:994) (1136:1136:1136))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (985:985:985))
        (PORT datab (1560:1560:1560) (1810:1810:1810))
        (PORT datac (1136:1136:1136) (1275:1275:1275))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1722:1722:1722))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3980:3980:3980) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1095:1095:1095))
        (PORT d[1] (3505:3505:3505) (4023:4023:4023))
        (PORT d[2] (3750:3750:3750) (4308:4308:4308))
        (PORT d[3] (1340:1340:1340) (1517:1517:1517))
        (PORT d[4] (2951:2951:2951) (3393:3393:3393))
        (PORT d[5] (1112:1112:1112) (1282:1282:1282))
        (PORT d[6] (3114:3114:3114) (3560:3560:3560))
        (PORT d[7] (2518:2518:2518) (2917:2917:2917))
        (PORT d[8] (2366:2366:2366) (2741:2741:2741))
        (PORT d[9] (1614:1614:1614) (1873:1873:1873))
        (PORT d[10] (1247:1247:1247) (1415:1415:1415))
        (PORT d[11] (2977:2977:2977) (3422:3422:3422))
        (PORT d[12] (3461:3461:3461) (3933:3933:3933))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3977:3977:3977) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2617:2617:2617))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3977:3977:3977) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2939:2939:2939))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3980:3980:3980) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (3980:3980:3980) (3581:3581:3581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1757:1757:1757))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (4869:4869:4869) (4362:4362:4362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2458:2458:2458))
        (PORT d[1] (2736:2736:2736) (3105:3105:3105))
        (PORT d[2] (3584:3584:3584) (4114:4114:4114))
        (PORT d[3] (2110:2110:2110) (2397:2397:2397))
        (PORT d[4] (2930:2930:2930) (3366:3366:3366))
        (PORT d[5] (3372:3372:3372) (3821:3821:3821))
        (PORT d[6] (1840:1840:1840) (2106:2106:2106))
        (PORT d[7] (2098:2098:2098) (2447:2447:2447))
        (PORT d[8] (1915:1915:1915) (2236:2236:2236))
        (PORT d[9] (2068:2068:2068) (2389:2389:2389))
        (PORT d[10] (2745:2745:2745) (3161:3161:3161))
        (PORT d[11] (2948:2948:2948) (3443:3443:3443))
        (PORT d[12] (3710:3710:3710) (4243:4243:4243))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (4866:4866:4866) (4361:4361:4361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2751:2751:2751))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (4866:4866:4866) (4361:4361:4361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2405:2405:2405))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (4869:4869:4869) (4362:4362:4362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (4869:4869:4869) (4362:4362:4362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2166:2166:2166))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (5104:5104:5104) (4564:4564:4564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2891:2891:2891))
        (PORT d[1] (2876:2876:2876) (3258:3258:3258))
        (PORT d[2] (3590:3590:3590) (4123:4123:4123))
        (PORT d[3] (2466:2466:2466) (2800:2800:2800))
        (PORT d[4] (2186:2186:2186) (2490:2490:2490))
        (PORT d[5] (1621:1621:1621) (1863:1863:1863))
        (PORT d[6] (1287:1287:1287) (1468:1468:1468))
        (PORT d[7] (2449:2449:2449) (2845:2845:2845))
        (PORT d[8] (2546:2546:2546) (2952:2952:2952))
        (PORT d[9] (1555:1555:1555) (1806:1806:1806))
        (PORT d[10] (1424:1424:1424) (1627:1627:1627))
        (PORT d[11] (1234:1234:1234) (1420:1420:1420))
        (PORT d[12] (2095:2095:2095) (2359:2359:2359))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (5101:5101:5101) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2007:2007:2007))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (5101:5101:5101) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2999:2999:2999))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (5104:5104:5104) (4564:4564:4564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (5104:5104:5104) (4564:4564:4564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1754:1754:1754))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (4699:4699:4699) (4222:4222:4222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1517:1517:1517))
        (PORT d[1] (3319:3319:3319) (3803:3803:3803))
        (PORT d[2] (3578:3578:3578) (4112:4112:4112))
        (PORT d[3] (2038:2038:2038) (2311:2311:2311))
        (PORT d[4] (2991:2991:2991) (3443:3443:3443))
        (PORT d[5] (1482:1482:1482) (1705:1705:1705))
        (PORT d[6] (2761:2761:2761) (3160:3160:3160))
        (PORT d[7] (1967:1967:1967) (2288:2288:2288))
        (PORT d[8] (2029:2029:2029) (2359:2359:2359))
        (PORT d[9] (1964:1964:1964) (2274:2274:2274))
        (PORT d[10] (2618:2618:2618) (3025:3025:3025))
        (PORT d[11] (3161:3161:3161) (3630:3630:3630))
        (PORT d[12] (3083:3083:3083) (3500:3500:3500))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (4696:4696:4696) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3908:3908:3908))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (4696:4696:4696) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2545:2545:2545))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (4699:4699:4699) (4222:4222:4222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (4699:4699:4699) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (979:979:979))
        (PORT datab (539:539:539) (649:649:649))
        (PORT datac (795:795:795) (908:908:908))
        (PORT datad (1363:1363:1363) (1586:1586:1586))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (972:972:972))
        (PORT datab (1026:1026:1026) (1156:1156:1156))
        (PORT datac (1084:1084:1084) (1229:1229:1229))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (2284:2284:2284))
        (PORT datab (561:561:561) (668:668:668))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1943:1943:1943) (2258:2258:2258))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (513:513:513) (601:601:601))
        (PORT datac (599:599:599) (691:691:691))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (666:666:666) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (909:909:909) (1018:1018:1018))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (563:563:563))
        (PORT datab (619:619:619) (721:721:721))
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (564:564:564))
        (PORT datab (551:551:551) (681:681:681))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1105:1105:1105) (1247:1247:1247))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (774:774:774))
        (PORT datab (328:328:328) (388:388:388))
        (PORT datad (569:569:569) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (846:846:846))
        (PORT datab (465:465:465) (535:535:535))
        (PORT datad (304:304:304) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1067:1067:1067))
        (PORT datab (473:473:473) (540:540:540))
        (PORT datad (311:311:311) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (507:507:507) (562:562:562))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (749:749:749) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (725:725:725))
        (PORT datab (496:496:496) (587:587:587))
        (PORT datac (363:363:363) (434:434:434))
        (PORT datad (376:376:376) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (338:338:338))
        (PORT datab (913:913:913) (1072:1072:1072))
        (PORT datad (446:446:446) (503:503:503))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (450:450:450))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (475:475:475))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (688:688:688))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (621:621:621) (695:695:695))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (174:174:174))
        (PORT datab (658:658:658) (782:782:782))
        (PORT datac (455:455:455) (519:519:519))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (430:430:430))
        (PORT datab (639:639:639) (727:727:727))
        (PORT datac (615:615:615) (722:722:722))
        (PORT datad (366:366:366) (446:446:446))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (374:374:374))
        (PORT datab (652:652:652) (770:770:770))
        (PORT datad (284:284:284) (318:318:318))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (572:572:572))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (744:744:744) (830:830:830))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (374:374:374))
        (PORT datab (730:730:730) (848:848:848))
        (PORT datad (301:301:301) (338:338:338))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (739:739:739) (813:813:813))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1041:1041:1041))
        (PORT datab (448:448:448) (526:526:526))
        (PORT datac (617:617:617) (704:704:704))
        (PORT datad (652:652:652) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (998:998:998))
        (PORT datab (457:457:457) (532:532:532))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (538:538:538))
        (PORT datab (677:677:677) (800:800:800))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (642:642:642))
        (PORT datab (432:432:432) (504:504:504))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (570:570:570))
        (PORT datab (314:314:314) (383:383:383))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (636:636:636))
        (PORT datab (326:326:326) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (396:396:396))
        (PORT datab (493:493:493) (603:603:603))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (495:495:495) (606:606:606))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1092:1092:1092))
        (PORT datab (877:877:877) (1024:1024:1024))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (562:562:562))
        (PORT datab (803:803:803) (964:964:964))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (895:895:895))
        (PORT datab (483:483:483) (567:567:567))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (429:429:429))
        (PORT datab (714:714:714) (861:861:861))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1206:1206:1206))
        (PORT datab (612:612:612) (736:736:736))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1050:1050:1050))
        (PORT datab (794:794:794) (926:926:926))
        (PORT datad (444:444:444) (508:508:508))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (479:479:479) (522:522:522))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (297:297:297))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (276:276:276))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (622:622:622))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (530:530:530))
        (PORT datab (570:570:570) (681:681:681))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (424:424:424))
        (PORT datab (663:663:663) (790:790:790))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (532:532:532))
        (PORT datab (539:539:539) (656:656:656))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datab (471:471:471) (565:565:565))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (528:528:528))
        (PORT datab (487:487:487) (600:600:600))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (592:592:592))
        (PORT datab (471:471:471) (554:554:554))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (599:599:599))
        (PORT datab (357:357:357) (432:432:432))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1095:1095:1095))
        (PORT datab (507:507:507) (601:601:601))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (693:693:693))
        (PORT datab (1055:1055:1055) (1241:1241:1241))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (890:890:890))
        (PORT datab (520:520:520) (615:615:615))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1311:1311:1311))
        (PORT datab (353:353:353) (423:423:423))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (738:738:738))
        (PORT datab (343:343:343) (408:408:408))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (931:931:931))
        (PORT datab (481:481:481) (573:573:573))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (669:669:669))
        (PORT datab (705:705:705) (797:797:797))
        (PORT datad (882:882:882) (1019:1019:1019))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (452:452:452) (490:490:490))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (381:381:381))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (596:596:596) (662:662:662))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (621:621:621))
        (PORT datab (481:481:481) (578:578:578))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (582:582:582))
        (PORT datab (528:528:528) (653:653:653))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (691:691:691))
        (PORT datab (502:502:502) (619:619:619))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (660:660:660))
        (PORT datab (802:802:802) (964:964:964))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (752:752:752))
        (PORT datab (837:837:837) (981:981:981))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (653:653:653))
        (PORT datab (370:370:370) (453:453:453))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (612:612:612))
        (PORT datab (510:510:510) (603:603:603))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (652:652:652))
        (PORT datab (620:620:620) (732:732:732))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (966:966:966))
        (PORT datab (706:706:706) (811:811:811))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1027:1027:1027))
        (PORT datab (466:466:466) (574:574:574))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (773:773:773))
        (PORT datab (498:498:498) (597:597:597))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (925:925:925))
        (PORT datab (328:328:328) (382:382:382))
        (PORT datad (269:269:269) (303:303:303))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (513:513:513) (560:560:560))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (937:937:937))
        (PORT datab (339:339:339) (396:396:396))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (445:445:445))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (387:387:387))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (585:585:585))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (612:612:612) (676:676:676))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (562:562:562))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (631:631:631) (700:700:700))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (749:749:749) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (630:630:630))
        (PORT datab (575:575:575) (686:686:686))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1060:1060:1060))
        (PORT datac (335:335:335) (396:396:396))
        (PORT datad (580:580:580) (678:678:678))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (652:652:652) (763:763:763))
        (PORT datac (110:110:110) (140:140:140))
        (PORT datad (619:619:619) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (491:491:491))
        (PORT datab (135:135:135) (165:165:165))
        (PORT datac (612:612:612) (716:716:716))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (483:483:483) (521:521:521))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (749:749:749) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (456:456:456))
        (PORT datab (558:558:558) (670:670:670))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (481:481:481))
        (PORT datab (829:829:829) (960:960:960))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (631:631:631))
        (PORT datab (613:613:613) (717:717:717))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (710:710:710))
        (PORT datab (602:602:602) (700:700:700))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (620:620:620))
        (PORT datab (718:718:718) (834:834:834))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (638:638:638) (751:751:751))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (729:729:729))
        (PORT datab (559:559:559) (668:668:668))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (928:928:928))
        (PORT datab (510:510:510) (604:604:604))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (755:755:755))
        (PORT datab (625:625:625) (736:736:736))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (728:728:728))
        (PORT datab (506:506:506) (603:603:603))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (716:716:716))
        (PORT datab (506:506:506) (621:621:621))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (612:612:612))
        (PORT datab (623:623:623) (725:725:725))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (478:478:478) (572:572:572))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (610:610:610))
        (PORT datab (363:363:363) (442:442:442))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (642:642:642))
        (PORT datab (835:835:835) (984:984:984))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (581:581:581))
        (PORT datab (616:616:616) (720:720:720))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1063:1063:1063))
        (PORT datab (368:368:368) (446:446:446))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (714:714:714))
        (PORT datab (390:390:390) (473:473:473))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (782:782:782))
        (PORT datab (621:621:621) (724:724:724))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1147:1147:1147))
        (PORT datab (520:520:520) (624:624:624))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (605:605:605))
        (PORT datab (794:794:794) (942:942:942))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (708:708:708))
        (PORT datab (499:499:499) (597:597:597))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (644:644:644))
        (PORT datab (848:848:848) (975:975:975))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (619:619:619))
        (PORT datab (868:868:868) (1018:1018:1018))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (899:899:899))
        (PORT datab (347:347:347) (401:401:401))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (447:447:447))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (791:791:791) (927:927:927))
        (PORT datac (398:398:398) (495:495:495))
        (PORT datad (342:342:342) (397:397:397))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (582:582:582))
        (PORT datab (145:145:145) (184:184:184))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (559:559:559) (663:663:663))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (793:793:793))
        (PORT datab (380:380:380) (467:467:467))
        (PORT datad (553:553:553) (661:661:661))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (736:736:736))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (PORT sclr (585:585:585) (677:677:677))
        (PORT sload (689:689:689) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (448:448:448))
        (PORT datab (586:586:586) (671:671:671))
        (PORT datac (707:707:707) (818:818:818))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (329:329:329) (380:380:380))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (785:785:785) (920:920:920))
        (PORT datac (408:408:408) (507:507:507))
        (PORT datad (316:316:316) (364:364:364))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (809:809:809))
        (PORT datab (146:146:146) (185:185:185))
        (PORT datac (480:480:480) (565:565:565))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[29\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (660:660:660))
        (PORT datab (214:214:214) (255:255:255))
        (PORT datac (530:530:530) (631:631:631))
        (PORT datad (546:546:546) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (449:449:449))
        (PORT datab (203:203:203) (244:244:244))
        (PORT datac (568:568:568) (638:638:638))
        (PORT datad (488:488:488) (569:569:569))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1112:1112:1112))
        (PORT datab (642:642:642) (757:757:757))
        (PORT datac (330:330:330) (387:387:387))
        (PORT datad (463:463:463) (533:533:533))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[29\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (641:641:641))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (698:698:698) (829:829:829))
        (PORT datad (829:829:829) (949:949:949))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datab (468:468:468) (547:547:547))
        (PORT datac (296:296:296) (345:345:345))
        (PORT datad (301:301:301) (349:349:349))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (464:464:464))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1186:1186:1186))
        (PORT d[1] (957:957:957) (1097:1097:1097))
        (PORT d[2] (1212:1212:1212) (1374:1374:1374))
        (PORT d[3] (2102:2102:2102) (2422:2422:2422))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6310:6310:6310) (5624:5624:5624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2862:2862:2862))
        (PORT d[1] (1226:1226:1226) (1411:1411:1411))
        (PORT d[2] (2148:2148:2148) (2450:2450:2450))
        (PORT d[3] (998:998:998) (1159:1159:1159))
        (PORT d[4] (1087:1087:1087) (1240:1240:1240))
        (PORT d[5] (3340:3340:3340) (3854:3854:3854))
        (PORT d[6] (1095:1095:1095) (1244:1244:1244))
        (PORT d[7] (3680:3680:3680) (4260:4260:4260))
        (PORT d[8] (1140:1140:1140) (1315:1315:1315))
        (PORT d[9] (1153:1153:1153) (1329:1329:1329))
        (PORT d[10] (1991:1991:1991) (2272:2272:2272))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (6307:6307:6307) (5623:5623:5623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (947:947:947))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (6307:6307:6307) (5623:5623:5623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2113:2113:2113))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6310:6310:6310) (5624:5624:5624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (6310:6310:6310) (5624:5624:5624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1385:1385:1385))
        (PORT datab (1983:1983:1983) (2315:2315:2315))
        (PORT datac (1910:1910:1910) (2219:2219:2219))
        (PORT datad (1824:1824:1824) (2098:2098:2098))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1480:1480:1480))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (7685:7685:7685) (6833:6833:6833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2502:2502:2502))
        (PORT d[1] (3443:3443:3443) (3926:3926:3926))
        (PORT d[2] (3179:3179:3179) (3637:3637:3637))
        (PORT d[3] (3822:3822:3822) (4408:4408:4408))
        (PORT d[4] (3453:3453:3453) (3943:3943:3943))
        (PORT d[5] (2365:2365:2365) (2714:2714:2714))
        (PORT d[6] (3179:3179:3179) (3622:3622:3622))
        (PORT d[7] (2683:2683:2683) (3092:3092:3092))
        (PORT d[8] (2614:2614:2614) (3042:3042:3042))
        (PORT d[9] (3176:3176:3176) (3621:3621:3621))
        (PORT d[10] (3152:3152:3152) (3617:3617:3617))
        (PORT d[11] (1826:1826:1826) (2112:2112:2112))
        (PORT d[12] (1927:1927:1927) (2231:2231:2231))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (7682:7682:7682) (6832:6832:6832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2459:2459:2459))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (7682:7682:7682) (6832:6832:6832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (3303:3303:3303))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (7685:7685:7685) (6833:6833:6833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (7685:7685:7685) (6833:6833:6833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1829:1829:1829))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT ena (2483:2483:2483) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2919:2919:2919))
        (PORT d[1] (2856:2856:2856) (3269:3269:3269))
        (PORT d[2] (2570:2570:2570) (2913:2913:2913))
        (PORT d[3] (2937:2937:2937) (3376:3376:3376))
        (PORT d[4] (2825:2825:2825) (3228:3228:3228))
        (PORT d[5] (2612:2612:2612) (3024:3024:3024))
        (PORT d[6] (2769:2769:2769) (3136:3136:3136))
        (PORT d[7] (2209:2209:2209) (2570:2570:2570))
        (PORT d[8] (2123:2123:2123) (2483:2483:2483))
        (PORT d[9] (2806:2806:2806) (3177:3177:3177))
        (PORT d[10] (2599:2599:2599) (2951:2951:2951))
        (PORT d[11] (2681:2681:2681) (3135:3135:3135))
        (PORT d[12] (2072:2072:2072) (2385:2385:2385))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (2480:2480:2480) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2971:2971:2971))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT ena (2480:2480:2480) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2873:2873:2873))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT ena (2483:2483:2483) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT d[0] (2483:2483:2483) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (846:846:846))
        (PORT datab (1004:1004:1004) (1142:1142:1142))
        (PORT datac (1909:1909:1909) (2218:2218:2218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1674:1674:1674))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2503:2503:2503) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (3178:3178:3178))
        (PORT d[1] (2699:2699:2699) (3091:3091:3091))
        (PORT d[2] (2698:2698:2698) (3050:3050:3050))
        (PORT d[3] (2655:2655:2655) (3072:3072:3072))
        (PORT d[4] (2811:2811:2811) (3211:3211:3211))
        (PORT d[5] (2604:2604:2604) (3013:3013:3013))
        (PORT d[6] (2661:2661:2661) (3022:3022:3022))
        (PORT d[7] (2222:2222:2222) (2584:2584:2584))
        (PORT d[8] (2123:2123:2123) (2484:2484:2484))
        (PORT d[9] (2375:2375:2375) (2700:2700:2700))
        (PORT d[10] (2426:2426:2426) (2750:2750:2750))
        (PORT d[11] (2820:2820:2820) (3284:3284:3284))
        (PORT d[12] (2076:2076:2076) (2386:2386:2386))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2500:2500:2500) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2903:2903:2903))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2500:2500:2500) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2880:2880:2880))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (2503:2503:2503) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (2503:2503:2503) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1904:1904:1904))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (4145:4145:4145) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (3207:3207:3207))
        (PORT d[1] (2136:2136:2136) (2450:2450:2450))
        (PORT d[2] (2954:2954:2954) (3359:3359:3359))
        (PORT d[3] (1903:1903:1903) (2208:2208:2208))
        (PORT d[4] (3138:3138:3138) (3584:3584:3584))
        (PORT d[5] (2384:2384:2384) (2760:2760:2760))
        (PORT d[6] (1963:1963:1963) (2222:2222:2222))
        (PORT d[7] (2779:2779:2779) (3225:3225:3225))
        (PORT d[8] (1909:1909:1909) (2232:2232:2232))
        (PORT d[9] (2645:2645:2645) (3022:3022:3022))
        (PORT d[10] (2755:2755:2755) (3123:3123:3123))
        (PORT d[11] (3245:3245:3245) (3782:3782:3782))
        (PORT d[12] (1891:1891:1891) (2190:2190:2190))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (4142:4142:4142) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2850:2850:2850))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (4142:4142:4142) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (3166:3166:3166))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (4145:4145:4145) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (4145:4145:4145) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (2252:2252:2252))
        (PORT datab (1851:1851:1851) (2133:2133:2133))
        (PORT datac (994:994:994) (1120:1120:1120))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (1842:1842:1842) (2122:2122:2122))
        (PORT datac (1966:1966:1966) (2298:2298:2298))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1871:1871:1871))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (8525:8525:8525) (7570:7570:7570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2856:2856:2856))
        (PORT d[1] (3654:3654:3654) (4196:4196:4196))
        (PORT d[2] (2900:2900:2900) (3308:3308:3308))
        (PORT d[3] (3233:3233:3233) (3731:3731:3731))
        (PORT d[4] (3193:3193:3193) (3640:3640:3640))
        (PORT d[5] (2447:2447:2447) (2796:2796:2796))
        (PORT d[6] (3300:3300:3300) (3737:3737:3737))
        (PORT d[7] (1823:1823:1823) (2124:2124:2124))
        (PORT d[8] (2303:2303:2303) (2678:2678:2678))
        (PORT d[9] (2928:2928:2928) (3325:3325:3325))
        (PORT d[10] (3314:3314:3314) (3782:3782:3782))
        (PORT d[11] (2466:2466:2466) (2871:2871:2871))
        (PORT d[12] (2116:2116:2116) (2450:2450:2450))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (8522:8522:8522) (7569:7569:7569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1814:1814:1814))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (8522:8522:8522) (7569:7569:7569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3449:3449:3449))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT ena (8525:8525:8525) (7570:7570:7570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (8525:8525:8525) (7570:7570:7570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1773:1773:1773))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (8797:8797:8797) (7800:7800:7800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2920:2920:2920))
        (PORT d[1] (4204:4204:4204) (4834:4834:4834))
        (PORT d[2] (2975:2975:2975) (3402:3402:3402))
        (PORT d[3] (3417:3417:3417) (3945:3945:3945))
        (PORT d[4] (3789:3789:3789) (4306:4306:4306))
        (PORT d[5] (2687:2687:2687) (3089:3089:3089))
        (PORT d[6] (3762:3762:3762) (4303:4303:4303))
        (PORT d[7] (2059:2059:2059) (2400:2400:2400))
        (PORT d[8] (2285:2285:2285) (2661:2661:2661))
        (PORT d[9] (3371:3371:3371) (3816:3816:3816))
        (PORT d[10] (3331:3331:3331) (3818:3818:3818))
        (PORT d[11] (2484:2484:2484) (2879:2879:2879))
        (PORT d[12] (2334:2334:2334) (2716:2716:2716))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (8794:8794:8794) (7799:7799:7799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3577:3577:3577))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (8794:8794:8794) (7799:7799:7799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3502:3502:3502))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (8797:8797:8797) (7800:7800:7800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (8797:8797:8797) (7800:7800:7800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1870:1870:1870))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2307:2307:2307) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (3370:3370:3370))
        (PORT d[1] (2501:2501:2501) (2862:2862:2862))
        (PORT d[2] (2251:2251:2251) (2559:2559:2559))
        (PORT d[3] (2456:2456:2456) (2840:2840:2840))
        (PORT d[4] (2478:2478:2478) (2833:2833:2833))
        (PORT d[5] (2649:2649:2649) (3075:3075:3075))
        (PORT d[6] (2758:2758:2758) (3123:3123:3123))
        (PORT d[7] (2403:2403:2403) (2791:2791:2791))
        (PORT d[8] (1943:1943:1943) (2279:2279:2279))
        (PORT d[9] (2076:2076:2076) (2356:2356:2356))
        (PORT d[10] (2233:2233:2233) (2530:2530:2530))
        (PORT d[11] (2892:2892:2892) (3380:3380:3380))
        (PORT d[12] (1907:1907:1907) (2205:2205:2205))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2304:2304:2304) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2912:2912:2912))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (2304:2304:2304) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2693:2693:2693))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (2307:2307:2307) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2307:2307:2307) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (2251:2251:2251))
        (PORT datab (1850:1850:1850) (2131:2131:2131))
        (PORT datac (1719:1719:1719) (1932:1932:1932))
        (PORT datad (829:829:829) (938:938:938))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1514:1514:1514))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2223:2223:2223) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2777:2777:2777))
        (PORT d[1] (2678:2678:2678) (3060:3060:3060))
        (PORT d[2] (2458:2458:2458) (2799:2799:2799))
        (PORT d[3] (2270:2270:2270) (2632:2632:2632))
        (PORT d[4] (2662:2662:2662) (3046:3046:3046))
        (PORT d[5] (2818:2818:2818) (3261:3261:3261))
        (PORT d[6] (2639:2639:2639) (2991:2991:2991))
        (PORT d[7] (2739:2739:2739) (3178:3178:3178))
        (PORT d[8] (1945:1945:1945) (2273:2273:2273))
        (PORT d[9] (2271:2271:2271) (2587:2587:2587))
        (PORT d[10] (2403:2403:2403) (2721:2721:2721))
        (PORT d[11] (3049:3049:3049) (3555:3555:3555))
        (PORT d[12] (2092:2092:2092) (2413:2413:2413))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2220:2220:2220) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2712:2712:2712))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2220:2220:2220) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2468:2468:2468))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2223:2223:2223) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2223:2223:2223) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (2248:2248:2248))
        (PORT datab (1236:1236:1236) (1425:1425:1425))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (796:796:796) (906:906:906))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1829:1829:1829))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (2292:2292:2292) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2789:2789:2789))
        (PORT d[1] (2687:2687:2687) (3079:3079:3079))
        (PORT d[2] (2727:2727:2727) (3086:3086:3086))
        (PORT d[3] (2482:2482:2482) (2877:2877:2877))
        (PORT d[4] (2652:2652:2652) (3034:3034:3034))
        (PORT d[5] (2642:2642:2642) (3067:3067:3067))
        (PORT d[6] (2627:2627:2627) (2979:2979:2979))
        (PORT d[7] (2390:2390:2390) (2777:2777:2777))
        (PORT d[8] (2140:2140:2140) (2508:2508:2508))
        (PORT d[9] (2982:2982:2982) (3376:3376:3376))
        (PORT d[10] (2402:2402:2402) (2722:2722:2722))
        (PORT d[11] (2872:2872:2872) (3353:3353:3353))
        (PORT d[12] (2229:2229:2229) (2563:2563:2563))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT ena (2289:2289:2289) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (4366:4366:4366))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
        (PORT ena (2289:2289:2289) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2688:2688:2688))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT ena (2292:2292:2292) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (2292:2292:2292) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1707:1707:1707))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4334:4334:4334) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2989:2989:2989))
        (PORT d[1] (2314:2314:2314) (2650:2650:2650))
        (PORT d[2] (2630:2630:2630) (2993:2993:2993))
        (PORT d[3] (2078:2078:2078) (2403:2403:2403))
        (PORT d[4] (2948:2948:2948) (3366:3366:3366))
        (PORT d[5] (2415:2415:2415) (2791:2791:2791))
        (PORT d[6] (2120:2120:2120) (2398:2398:2398))
        (PORT d[7] (2791:2791:2791) (3243:3243:3243))
        (PORT d[8] (1910:1910:1910) (2230:2230:2230))
        (PORT d[9] (2464:2464:2464) (2811:2811:2811))
        (PORT d[10] (2590:2590:2590) (2938:2938:2938))
        (PORT d[11] (3219:3219:3219) (3749:3749:3749))
        (PORT d[12] (2275:2275:2275) (2624:2624:2624))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (4331:4331:4331) (3876:3876:3876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2404:2404:2404))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (4331:4331:4331) (3876:3876:3876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2969:2969:2969))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (4334:4334:4334) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (4334:4334:4334) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2126:2126:2126))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (8622:8622:8622) (7646:7646:7646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2673:2673:2673))
        (PORT d[1] (4232:4232:4232) (4871:4871:4871))
        (PORT d[2] (3346:3346:3346) (3826:3826:3826))
        (PORT d[3] (3794:3794:3794) (4374:4374:4374))
        (PORT d[4] (4184:4184:4184) (4763:4763:4763))
        (PORT d[5] (3039:3039:3039) (3491:3491:3491))
        (PORT d[6] (4127:4127:4127) (4724:4724:4724))
        (PORT d[7] (2681:2681:2681) (3100:3100:3100))
        (PORT d[8] (2806:2806:2806) (3258:3258:3258))
        (PORT d[9] (3738:3738:3738) (4239:4239:4239))
        (PORT d[10] (3955:3955:3955) (4516:4516:4516))
        (PORT d[11] (2862:2862:2862) (3317:3317:3317))
        (PORT d[12] (2701:2701:2701) (3136:3136:3136))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (8619:8619:8619) (7645:7645:7645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (3034:3034:3034))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (8619:8619:8619) (7645:7645:7645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3920:3920:3920))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (8622:8622:8622) (7646:7646:7646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (8622:8622:8622) (7646:7646:7646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1665:1665:1665))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (2191:2191:2191) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (3003:3003:3003))
        (PORT d[1] (2656:2656:2656) (3031:3031:3031))
        (PORT d[2] (2436:2436:2436) (2769:2769:2769))
        (PORT d[3] (2284:2284:2284) (2643:2643:2643))
        (PORT d[4] (2632:2632:2632) (3006:3006:3006))
        (PORT d[5] (2594:2594:2594) (3005:3005:3005))
        (PORT d[6] (2290:2290:2290) (2589:2589:2589))
        (PORT d[7] (2577:2577:2577) (2991:2991:2991))
        (PORT d[8] (1952:1952:1952) (2286:2286:2286))
        (PORT d[9] (2274:2274:2274) (2593:2593:2593))
        (PORT d[10] (2382:2382:2382) (2693:2693:2693))
        (PORT d[11] (1802:1802:1802) (2082:2082:2082))
        (PORT d[12] (2091:2091:2091) (2412:2412:2412))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2188:2188:2188) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1786:1786:1786))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (2188:2188:2188) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2484:2484:2484))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (2191:2191:2191) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT d[0] (2191:2191:2191) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (2244:2244:2244))
        (PORT datab (1843:1843:1843) (2123:2123:2123))
        (PORT datac (999:999:999) (1165:1165:1165))
        (PORT datad (666:666:666) (751:751:751))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1128:1128:1128))
        (PORT datab (656:656:656) (748:748:748))
        (PORT datac (1911:1911:1911) (2220:2220:2220))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (2296:2296:2296))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1963:1963:1963) (2295:2295:2295))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1952:1952:1952) (2271:2271:2271))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (454:454:454))
        (PORT datab (1281:1281:1281) (1469:1469:1469))
        (PORT datad (362:362:362) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (278:278:278))
        (PORT datab (492:492:492) (573:573:573))
        (PORT datac (445:445:445) (530:530:530))
        (PORT datad (424:424:424) (510:510:510))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (264:264:264))
        (PORT datab (145:145:145) (185:185:185))
        (PORT datac (484:484:484) (567:567:567))
        (PORT datad (560:560:560) (663:663:663))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (718:718:718) (772:772:772))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (865:865:865) (988:988:988))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (407:407:407) (496:496:496))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~285\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1223:1223:1223))
        (PORT datab (2186:2186:2186) (2517:2517:2517))
        (PORT datac (1360:1360:1360) (1607:1607:1607))
        (PORT datad (728:728:728) (822:822:822))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2103:2103:2103))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (5102:5102:5102) (4564:4564:4564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2692:2692:2692))
        (PORT d[1] (2739:2739:2739) (3107:3107:3107))
        (PORT d[2] (3590:3590:3590) (4119:4119:4119))
        (PORT d[3] (2563:2563:2563) (2895:2895:2895))
        (PORT d[4] (2152:2152:2152) (2447:2447:2447))
        (PORT d[5] (3857:3857:3857) (4364:4364:4364))
        (PORT d[6] (1479:1479:1479) (1690:1690:1690))
        (PORT d[7] (2285:2285:2285) (2661:2661:2661))
        (PORT d[8] (2228:2228:2228) (2592:2592:2592))
        (PORT d[9] (1712:1712:1712) (1980:1980:1980))
        (PORT d[10] (1218:1218:1218) (1381:1381:1381))
        (PORT d[11] (3119:3119:3119) (3636:3636:3636))
        (PORT d[12] (3703:3703:3703) (4224:4224:4224))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (5099:5099:5099) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2761:2761:2761))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (5099:5099:5099) (4563:4563:4563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2228:2228:2228))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (5102:5102:5102) (4564:4564:4564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (5102:5102:5102) (4564:4564:4564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1718:1718:1718))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (4866:4866:4866) (4360:4360:4360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2504:2504:2504))
        (PORT d[1] (2412:2412:2412) (2737:2737:2737))
        (PORT d[2] (3442:3442:3442) (3954:3954:3954))
        (PORT d[3] (2385:2385:2385) (2698:2698:2698))
        (PORT d[4] (1961:1961:1961) (2228:2228:2228))
        (PORT d[5] (3507:3507:3507) (3971:3971:3971))
        (PORT d[6] (1659:1659:1659) (1894:1894:1894))
        (PORT d[7] (2118:2118:2118) (2473:2473:2473))
        (PORT d[8] (1896:1896:1896) (2217:2217:2217))
        (PORT d[9] (2219:2219:2219) (2555:2555:2555))
        (PORT d[10] (2924:2924:2924) (3367:3367:3367))
        (PORT d[11] (2957:2957:2957) (3453:3453:3453))
        (PORT d[12] (3533:3533:3533) (4033:4033:4033))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (4863:4863:4863) (4359:4359:4359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (4139:4139:4139))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (4863:4863:4863) (4359:4359:4359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2046:2046:2046))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (4866:4866:4866) (4360:4360:4360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (4866:4866:4866) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~286\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1089:1089:1089))
        (PORT datab (697:697:697) (828:828:828))
        (PORT datac (757:757:757) (886:886:886))
        (PORT datad (877:877:877) (1006:1006:1006))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1942:1942:1942))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (4895:4895:4895) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2691:2691:2691))
        (PORT d[1] (2571:2571:2571) (2913:2913:2913))
        (PORT d[2] (3599:3599:3599) (4131:4131:4131))
        (PORT d[3] (2573:2573:2573) (2910:2910:2910))
        (PORT d[4] (1995:1995:1995) (2270:2270:2270))
        (PORT d[5] (3677:3677:3677) (4161:4161:4161))
        (PORT d[6] (1477:1477:1477) (1685:1685:1685))
        (PORT d[7] (2278:2278:2278) (2653:2653:2653))
        (PORT d[8] (2362:2362:2362) (2742:2742:2742))
        (PORT d[9] (2237:2237:2237) (2579:2579:2579))
        (PORT d[10] (1211:1211:1211) (1375:1375:1375))
        (PORT d[11] (3136:3136:3136) (3661:3661:3661))
        (PORT d[12] (3702:3702:3702) (4224:4224:4224))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (4892:4892:4892) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2612:2612:2612))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (4892:4892:4892) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2247:2247:2247))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (4895:4895:4895) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (4895:4895:4895) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (707:707:707))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (3363:3363:3363) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (563:563:563) (662:662:662))
        (PORT d[1] (513:513:513) (588:588:588))
        (PORT d[2] (2038:2038:2038) (2320:2320:2320))
        (PORT d[3] (654:654:654) (743:743:743))
        (PORT d[4] (535:535:535) (616:616:616))
        (PORT d[5] (538:538:538) (619:619:619))
        (PORT d[6] (522:522:522) (595:595:595))
        (PORT d[7] (387:387:387) (441:441:441))
        (PORT d[8] (776:776:776) (889:889:889))
        (PORT d[9] (1387:1387:1387) (1602:1602:1602))
        (PORT d[10] (2134:2134:2134) (2424:2424:2424))
        (PORT d[11] (1218:1218:1218) (1400:1400:1400))
        (PORT d[12] (1548:1548:1548) (1770:1770:1770))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (3360:3360:3360) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (849:849:849))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (3360:3360:3360) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (692:692:692))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (3363:3363:3363) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (3363:3363:3363) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~287\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1182:1182:1182))
        (PORT datac (412:412:412) (463:463:463))
        (PORT datad (622:622:622) (725:725:725))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (698:698:698) (830:830:830))
        (PORT datac (1875:1875:1875) (2186:2186:2186))
        (PORT datad (274:274:274) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1620:1620:1620))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4325:4325:4325) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1482:1482:1482))
        (PORT d[1] (3323:3323:3323) (3819:3819:3819))
        (PORT d[2] (3395:3395:3395) (3906:3906:3906))
        (PORT d[3] (1523:1523:1523) (1732:1732:1732))
        (PORT d[4] (2976:2976:2976) (3425:3425:3425))
        (PORT d[5] (1288:1288:1288) (1479:1479:1479))
        (PORT d[6] (2921:2921:2921) (3340:3340:3340))
        (PORT d[7] (2154:2154:2154) (2504:2504:2504))
        (PORT d[8] (2194:2194:2194) (2543:2543:2543))
        (PORT d[9] (1921:1921:1921) (2224:2224:2224))
        (PORT d[10] (2759:2759:2759) (3201:3201:3201))
        (PORT d[11] (3349:3349:3349) (3851:3851:3851))
        (PORT d[12] (3103:3103:3103) (3520:3520:3520))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (4322:4322:4322) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2409:2409:2409))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (4322:4322:4322) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1668:1668:1668))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (4325:4325:4325) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (4325:4325:4325) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (958:958:958))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (5713:5713:5713) (5098:5098:5098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1566:1566:1566))
        (PORT d[1] (1415:1415:1415) (1607:1607:1607))
        (PORT d[2] (2502:2502:2502) (2848:2848:2848))
        (PORT d[3] (967:967:967) (1113:1113:1113))
        (PORT d[4] (956:956:956) (1095:1095:1095))
        (PORT d[5] (1262:1262:1262) (1454:1454:1454))
        (PORT d[6] (734:734:734) (837:837:837))
        (PORT d[7] (572:572:572) (644:644:644))
        (PORT d[8] (926:926:926) (1060:1060:1060))
        (PORT d[9] (2298:2298:2298) (2659:2659:2659))
        (PORT d[10] (2136:2136:2136) (2441:2441:2441))
        (PORT d[11] (665:665:665) (766:766:766))
        (PORT d[12] (958:958:958) (1102:1102:1102))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (5710:5710:5710) (5097:5097:5097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1154:1154:1154))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (5710:5710:5710) (5097:5097:5097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2692:2692:2692))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (5713:5713:5713) (5098:5098:5098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (5713:5713:5713) (5098:5098:5098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1446:1446:1446))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4178:4178:4178) (3757:3757:3757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1304:1304:1304))
        (PORT d[1] (3332:3332:3332) (3828:3828:3828))
        (PORT d[2] (3581:3581:3581) (4122:4122:4122))
        (PORT d[3] (1513:1513:1513) (1713:1713:1713))
        (PORT d[4] (2992:2992:2992) (3444:3444:3444))
        (PORT d[5] (1639:1639:1639) (1880:1880:1880))
        (PORT d[6] (2932:2932:2932) (3354:3354:3354))
        (PORT d[7] (2334:2334:2334) (2709:2709:2709))
        (PORT d[8] (2200:2200:2200) (2555:2555:2555))
        (PORT d[9] (2099:2099:2099) (2436:2436:2436))
        (PORT d[10] (2580:2580:2580) (3000:3000:3000))
        (PORT d[11] (3178:3178:3178) (3661:3661:3661))
        (PORT d[12] (3277:3277:3277) (3720:3720:3720))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4175:4175:4175) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3985:3985:3985))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4175:4175:4175) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1667:1667:1667))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4178:4178:4178) (3757:3757:3757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (4178:4178:4178) (3757:3757:3757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1365:1365:1365))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6309:6309:6309) (5623:5623:5623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2879:2879:2879))
        (PORT d[1] (1208:1208:1208) (1387:1387:1387))
        (PORT d[2] (2307:2307:2307) (2623:2623:2623))
        (PORT d[3] (979:979:979) (1137:1137:1137))
        (PORT d[4] (2157:2157:2157) (2479:2479:2479))
        (PORT d[5] (3341:3341:3341) (3855:3855:3855))
        (PORT d[6] (1081:1081:1081) (1230:1230:1230))
        (PORT d[7] (3868:3868:3868) (4482:4482:4482))
        (PORT d[8] (945:945:945) (1087:1087:1087))
        (PORT d[9] (1151:1151:1151) (1325:1325:1325))
        (PORT d[10] (1986:1986:1986) (2261:2261:2261))
        (PORT d[11] (2204:2204:2204) (2549:2549:2549))
        (PORT d[12] (1543:1543:1543) (1772:1772:1772))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (6306:6306:6306) (5622:5622:5622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (3111:3111:3111))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (6306:6306:6306) (5622:5622:5622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2272:2272:2272))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6309:6309:6309) (5623:5623:5623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (6309:6309:6309) (5623:5623:5623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~280\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1583:1583:1583))
        (PORT datab (699:699:699) (830:830:830))
        (PORT datac (764:764:764) (894:894:894))
        (PORT datad (802:802:802) (906:906:906))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~281\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1629:1629:1629))
        (PORT datab (782:782:782) (920:920:920))
        (PORT datac (332:332:332) (374:374:374))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1415:1415:1415))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (4158:4158:4158) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1467:1467:1467))
        (PORT d[1] (3333:3333:3333) (3829:3829:3829))
        (PORT d[2] (3594:3594:3594) (4138:4138:4138))
        (PORT d[3] (1493:1493:1493) (1692:1692:1692))
        (PORT d[4] (3002:3002:3002) (3458:3458:3458))
        (PORT d[5] (1287:1287:1287) (1483:1483:1483))
        (PORT d[6] (3082:3082:3082) (3523:3523:3523))
        (PORT d[7] (2328:2328:2328) (2698:2698:2698))
        (PORT d[8] (2353:2353:2353) (2722:2722:2722))
        (PORT d[9] (1955:1955:1955) (2267:2267:2267))
        (PORT d[10] (1375:1375:1375) (1553:1553:1553))
        (PORT d[11] (3011:3011:3011) (3471:3471:3471))
        (PORT d[12] (3308:3308:3308) (3762:3762:3762))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (4155:4155:4155) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3439:3439:3439))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (4155:4155:4155) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1659:1659:1659))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (4158:4158:4158) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (4158:4158:4158) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1619:1619:1619))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (4978:4978:4978) (4453:4453:4453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2438:2438:2438))
        (PORT d[1] (3172:3172:3172) (3637:3637:3637))
        (PORT d[2] (3818:3818:3818) (4352:4352:4352))
        (PORT d[3] (2202:2202:2202) (2490:2490:2490))
        (PORT d[4] (4139:4139:4139) (4777:4777:4777))
        (PORT d[5] (1946:1946:1946) (2205:2205:2205))
        (PORT d[6] (2846:2846:2846) (3273:3273:3273))
        (PORT d[7] (2091:2091:2091) (2449:2449:2449))
        (PORT d[8] (2610:2610:2610) (3017:3017:3017))
        (PORT d[9] (2373:2373:2373) (2753:2753:2753))
        (PORT d[10] (2780:2780:2780) (3223:3223:3223))
        (PORT d[11] (3722:3722:3722) (4281:4281:4281))
        (PORT d[12] (3187:3187:3187) (3610:3610:3610))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (4975:4975:4975) (4452:4452:4452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2621:2621:2621))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (4975:4975:4975) (4452:4452:4452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1534:1534:1534))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (4978:4978:4978) (4453:4453:4453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT d[0] (4978:4978:4978) (4453:4453:4453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1257:1257:1257))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (4154:4154:4154) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1294:1294:1294))
        (PORT d[1] (3520:3520:3520) (4045:4045:4045))
        (PORT d[2] (3580:3580:3580) (4117:4117:4117))
        (PORT d[3] (1498:1498:1498) (1700:1700:1700))
        (PORT d[4] (2974:2974:2974) (3421:3421:3421))
        (PORT d[5] (1270:1270:1270) (1456:1456:1456))
        (PORT d[6] (3108:3108:3108) (3557:3557:3557))
        (PORT d[7] (2342:2342:2342) (2718:2718:2718))
        (PORT d[8] (2372:2372:2372) (2747:2747:2747))
        (PORT d[9] (1943:1943:1943) (2249:2249:2249))
        (PORT d[10] (1555:1555:1555) (1761:1761:1761))
        (PORT d[11] (2992:2992:2992) (3436:3436:3436))
        (PORT d[12] (3443:3443:3443) (3914:3914:3914))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (4151:4151:4151) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2919:2919:2919))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (4151:4151:4151) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1631:1631:1631))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (4154:4154:4154) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (4154:4154:4154) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2300:2300:2300))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (5292:5292:5292) (4737:4737:4737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2892:2892:2892))
        (PORT d[1] (2887:2887:2887) (3273:3273:3273))
        (PORT d[2] (3586:3586:3586) (4116:4116:4116))
        (PORT d[3] (2473:2473:2473) (2808:2808:2808))
        (PORT d[4] (2342:2342:2342) (2666:2666:2666))
        (PORT d[5] (1619:1619:1619) (1857:1857:1857))
        (PORT d[6] (1289:1289:1289) (1473:1473:1473))
        (PORT d[7] (2470:2470:2470) (2878:2878:2878))
        (PORT d[8] (2395:2395:2395) (2782:2782:2782))
        (PORT d[9] (1726:1726:1726) (2000:2000:2000))
        (PORT d[10] (1435:1435:1435) (1641:1641:1641))
        (PORT d[11] (1204:1204:1204) (1380:1380:1380))
        (PORT d[12] (2098:2098:2098) (2360:2360:2360))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (5289:5289:5289) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2947:2947:2947))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (5289:5289:5289) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2421:2421:2421))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (5292:5292:5292) (4737:4737:4737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (5292:5292:5292) (4737:4737:4737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~282\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1037:1037:1037))
        (PORT datab (699:699:699) (830:830:830))
        (PORT datac (766:766:766) (896:896:896))
        (PORT datad (852:852:852) (970:970:970))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~283\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1541:1541:1541))
        (PORT datab (1931:1931:1931) (2236:2236:2236))
        (PORT datac (755:755:755) (884:884:884))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~284\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1893:1893:1893) (2205:2205:2205))
        (PORT datac (1957:1957:1957) (2269:2269:2269))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (659:659:659))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1958:1958:1958) (2270:2270:2270))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (377:377:377))
        (PORT datab (458:458:458) (529:529:529))
        (PORT datad (724:724:724) (847:847:847))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (277:277:277))
        (PORT datab (624:624:624) (720:720:720))
        (PORT datac (444:444:444) (529:529:529))
        (PORT datad (423:423:423) (509:509:509))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[28\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (707:707:707))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (695:695:695) (826:826:826))
        (PORT datad (480:480:480) (570:570:570))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (396:396:396))
        (PORT datab (467:467:467) (546:546:546))
        (PORT datac (322:322:322) (373:373:373))
        (PORT datad (223:223:223) (272:272:272))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (400:400:400))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (286:286:286) (327:327:327))
        (PORT datad (320:320:320) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1110:1110:1110))
        (PORT datab (643:643:643) (759:759:759))
        (PORT datac (482:482:482) (554:554:554))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (668:668:668))
        (PORT datab (212:212:212) (266:266:266))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (663:663:663) (755:755:755))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (660:660:660))
        (PORT datab (473:473:473) (535:535:535))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (549:549:549) (649:649:649))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (736:736:736))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (649:649:649))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (714:714:714))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (647:647:647))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1022:1022:1022) (1149:1149:1149))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (649:649:649))
        (PORT datab (363:363:363) (439:439:439))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (921:921:921) (1040:1040:1040))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (509:509:509))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (370:370:370) (445:445:445))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (744:744:744) (836:836:836))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (516:516:516))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (602:602:602))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (514:514:514))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (714:714:714))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (203:203:203))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datad (405:405:405) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (723:723:723) (822:822:822))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (519:519:519))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (796:796:796) (896:896:896))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (398:398:398) (476:476:476))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (725:725:725) (805:805:805))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (280:280:280))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (396:396:396) (473:473:473))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (753:753:753) (837:837:837))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (505:505:505))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (718:718:718))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (510:510:510))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (718:718:718))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (207:207:207))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (403:403:403) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (548:548:548))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (518:518:518))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (442:442:442))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (227:227:227) (285:285:285))
        (PORT datad (408:408:408) (487:487:487))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (639:639:639) (718:718:718))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (516:516:516))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (895:895:895) (1019:1019:1019))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (338:338:338) (406:406:406))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (605:605:605))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (508:508:508))
        (PORT datab (489:489:489) (578:578:578))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (649:649:649) (736:736:736))
        (PORT clrn (1148:1148:1148) (1156:1156:1156))
        (PORT sload (832:832:832) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (394:394:394) (479:479:479))
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (486:486:486) (550:550:550))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (1213:1213:1213) (1378:1378:1378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (396:396:396) (481:481:481))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (370:370:370) (421:421:421))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (1213:1213:1213) (1378:1378:1378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (395:395:395) (481:481:481))
        (PORT datad (203:203:203) (252:252:252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (480:480:480) (534:534:534))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (1213:1213:1213) (1378:1378:1378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (249:249:249))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (373:373:373) (449:449:449))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (697:697:697))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (170:170:170) (222:222:222))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (605:605:605))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (245:245:245))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (507:507:507) (559:559:559))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (169:169:169) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (721:721:721))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (543:543:543))
        (PORT datab (732:732:732) (867:867:867))
        (PORT datad (653:653:653) (768:768:768))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1102:1102:1102))
        (PORT datab (678:678:678) (800:800:800))
        (PORT datad (442:442:442) (509:509:509))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (169:169:169) (219:219:219))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (752:752:752) (841:841:841))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (248:248:248))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (722:722:722))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (249:249:249))
        (PORT datab (493:493:493) (577:577:577))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (924:924:924) (1042:1042:1042))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sload (953:953:953) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (582:582:582))
        (PORT datab (511:511:511) (600:600:600))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (747:747:747) (830:830:830))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (647:647:647))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (757:757:757))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (839:839:839) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[27\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (741:741:741))
        (PORT datab (713:713:713) (849:849:849))
        (PORT datac (495:495:495) (581:581:581))
        (PORT datad (715:715:715) (845:845:845))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (329:329:329) (379:379:379))
        (PORT datac (457:457:457) (526:526:526))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (410:410:410))
        (PORT datab (454:454:454) (546:546:546))
        (PORT datac (478:478:478) (544:544:544))
        (PORT datad (438:438:438) (521:521:521))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (758:758:758))
        (PORT datac (926:926:926) (1087:1087:1087))
        (PORT datad (449:449:449) (515:515:515))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (743:743:743))
        (PORT datab (472:472:472) (590:590:590))
        (PORT datac (301:301:301) (343:343:343))
        (PORT datad (776:776:776) (883:883:883))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (758:758:758) (854:854:854))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (377:377:377))
        (PORT datab (1222:1222:1222) (1437:1437:1437))
        (PORT datad (724:724:724) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (277:277:277))
        (PORT datab (437:437:437) (536:536:536))
        (PORT datac (442:442:442) (527:527:527))
        (PORT datad (325:325:325) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (227:227:227) (281:281:281))
        (PORT datac (541:541:541) (641:641:641))
        (PORT datad (663:663:663) (755:755:755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[26\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (PORT datab (557:557:557) (660:660:660))
        (PORT datac (526:526:526) (630:630:630))
        (PORT datad (540:540:540) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1149:1149:1149))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (697:697:697) (828:828:828))
        (PORT datad (485:485:485) (574:574:574))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (428:428:428))
        (PORT datab (194:194:194) (234:234:234))
        (PORT datac (457:457:457) (526:526:526))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (388:388:388))
        (PORT datab (416:416:416) (477:477:477))
        (PORT datac (260:260:260) (297:297:297))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (918:918:918))
        (PORT datac (411:411:411) (510:510:510))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (367:367:367))
        (PORT datab (365:365:365) (430:430:430))
        (PORT datad (1555:1555:1555) (1749:1749:1749))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (277:277:277))
        (PORT datab (587:587:587) (693:693:693))
        (PORT datac (441:441:441) (526:526:526))
        (PORT datad (421:421:421) (507:507:507))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (809:809:809))
        (PORT datab (148:148:148) (187:187:187))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (375:375:375) (455:455:455))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (650:650:650))
        (PORT datab (628:628:628) (723:723:723))
        (PORT datad (764:764:764) (855:855:855))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (633:633:633) (761:761:761))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3356:3356:3356))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (7341:7341:7341) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2314:2314:2314))
        (PORT d[1] (4993:4993:4993) (5737:5737:5737))
        (PORT d[2] (4451:4451:4451) (5086:5086:5086))
        (PORT d[3] (4739:4739:4739) (5460:5460:5460))
        (PORT d[4] (5134:5134:5134) (5847:5847:5847))
        (PORT d[5] (3932:3932:3932) (4506:4506:4506))
        (PORT d[6] (5186:5186:5186) (5929:5929:5929))
        (PORT d[7] (1895:1895:1895) (2216:2216:2216))
        (PORT d[8] (3726:3726:3726) (4308:4308:4308))
        (PORT d[9] (4633:4633:4633) (5274:5274:5274))
        (PORT d[10] (4733:4733:4733) (5407:5407:5407))
        (PORT d[11] (2460:2460:2460) (2858:2858:2858))
        (PORT d[12] (3606:3606:3606) (4179:4179:4179))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7338:7338:7338) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2604:2604:2604))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7338:7338:7338) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3709:3709:3709))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (7341:7341:7341) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (7341:7341:7341) (6540:6540:6540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1075:1075:1075))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3955:3955:3955) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1086:1086:1086))
        (PORT d[1] (3073:3073:3073) (3525:3525:3525))
        (PORT d[2] (3757:3757:3757) (4316:4316:4316))
        (PORT d[3] (2746:2746:2746) (3131:3131:3131))
        (PORT d[4] (2956:2956:2956) (3405:3405:3405))
        (PORT d[5] (1087:1087:1087) (1244:1244:1244))
        (PORT d[6] (3289:3289:3289) (3763:3763:3763))
        (PORT d[7] (2526:2526:2526) (2926:2926:2926))
        (PORT d[8] (2543:2543:2543) (2944:2944:2944))
        (PORT d[9] (2124:2124:2124) (2455:2455:2455))
        (PORT d[10] (1422:1422:1422) (1612:1612:1612))
        (PORT d[11] (3049:3049:3049) (3494:3494:3494))
        (PORT d[12] (3628:3628:3628) (4126:4126:4126))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3952:3952:3952) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3136:3136:3136))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3952:3952:3952) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2757:2757:2757))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3955:3955:3955) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (3955:3955:3955) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~237\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1409:1409:1409))
        (PORT datab (1215:1215:1215) (1409:1409:1409))
        (PORT datac (1403:1403:1403) (1649:1649:1649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2612:2612:2612))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (6063:6063:6063) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3232:3232:3232))
        (PORT d[1] (3389:3389:3389) (3897:3897:3897))
        (PORT d[2] (4216:4216:4216) (4812:4812:4812))
        (PORT d[3] (3351:3351:3351) (3790:3790:3790))
        (PORT d[4] (4074:4074:4074) (4688:4688:4688))
        (PORT d[5] (3495:3495:3495) (3937:3937:3937))
        (PORT d[6] (3784:3784:3784) (4348:4348:4348))
        (PORT d[7] (2089:2089:2089) (2450:2450:2450))
        (PORT d[8] (2260:2260:2260) (2619:2619:2619))
        (PORT d[9] (2022:2022:2022) (2357:2357:2357))
        (PORT d[10] (3554:3554:3554) (4100:4100:4100))
        (PORT d[11] (3253:3253:3253) (3752:3752:3752))
        (PORT d[12] (4566:4566:4566) (5141:5141:5141))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6060:6060:6060) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2629:2629:2629))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6060:6060:6060) (5392:5392:5392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3963:3963:3963))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (6063:6063:6063) (5393:5393:5393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (6063:6063:6063) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2557:2557:2557))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT ena (6228:6228:6228) (5546:5546:5546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3694:3694:3694))
        (PORT d[1] (4733:4733:4733) (5418:5418:5418))
        (PORT d[2] (3338:3338:3338) (3800:3800:3800))
        (PORT d[3] (4218:4218:4218) (4775:4775:4775))
        (PORT d[4] (3018:3018:3018) (3484:3484:3484))
        (PORT d[5] (3782:3782:3782) (4379:4379:4379))
        (PORT d[6] (4779:4779:4779) (5480:5480:5480))
        (PORT d[7] (2996:2996:2996) (3391:3391:3391))
        (PORT d[8] (2054:2054:2054) (2391:2391:2391))
        (PORT d[9] (3204:3204:3204) (3668:3668:3668))
        (PORT d[10] (4818:4818:4818) (5510:5510:5510))
        (PORT d[11] (3561:3561:3561) (4094:4094:4094))
        (PORT d[12] (3962:3962:3962) (4534:4534:4534))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (PORT ena (6225:6225:6225) (5545:5545:5545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3188:3188:3188))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (PORT ena (6225:6225:6225) (5545:5545:5545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1310:1310:1310))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT ena (6228:6228:6228) (5546:5546:5546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT d[0] (6228:6228:6228) (5546:5546:5546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~236\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1678:1678:1678))
        (PORT datab (1667:1667:1667) (1921:1921:1921))
        (PORT datac (2403:2403:2403) (2731:2731:2731))
        (PORT datad (362:362:362) (415:415:415))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~238\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2758:2758:2758))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1877:1877:1877) (2191:2191:2191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datad (635:635:635) (763:763:763))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (757:757:757))
        (PORT d[1] (664:664:664) (757:757:757))
        (PORT d[2] (566:566:566) (634:634:634))
        (PORT d[3] (607:607:607) (686:686:686))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3365:3365:3365) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (221:221:221) (264:264:264))
        (PORT d[1] (673:673:673) (773:773:773))
        (PORT d[2] (2040:2040:2040) (2330:2330:2330))
        (PORT d[3] (654:654:654) (748:748:748))
        (PORT d[4] (549:549:549) (634:634:634))
        (PORT d[5] (375:375:375) (435:435:435))
        (PORT d[6] (363:363:363) (418:418:418))
        (PORT d[7] (382:382:382) (437:437:437))
        (PORT d[8] (656:656:656) (757:757:757))
        (PORT d[9] (1407:1407:1407) (1629:1629:1629))
        (PORT d[10] (2000:2000:2000) (2283:2283:2283))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (3362:3362:3362) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (862:862:862))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (3362:3362:3362) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (510:510:510) (572:572:572))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (3365:3365:3365) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (3365:3365:3365) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~235\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (711:711:711))
        (PORT datab (1943:1943:1943) (2260:2260:2260))
        (PORT datac (740:740:740) (857:857:857))
        (PORT datad (353:353:353) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2302:2302:2302))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (5166:5166:5166) (4623:4623:4623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2413:2413:2413))
        (PORT d[1] (3150:3150:3150) (3612:3612:3612))
        (PORT d[2] (3574:3574:3574) (4067:4067:4067))
        (PORT d[3] (2349:2349:2349) (2645:2645:2645))
        (PORT d[4] (3762:3762:3762) (4333:4333:4333))
        (PORT d[5] (2103:2103:2103) (2379:2379:2379))
        (PORT d[6] (2994:2994:2994) (3434:3434:3434))
        (PORT d[7] (1777:1777:1777) (2098:2098:2098))
        (PORT d[8] (2043:2043:2043) (2369:2369:2369))
        (PORT d[9] (2133:2133:2133) (2472:2472:2472))
        (PORT d[10] (2936:2936:2936) (3399:3399:3399))
        (PORT d[11] (3209:3209:3209) (3702:3702:3702))
        (PORT d[12] (3198:3198:3198) (3620:3620:3620))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (5163:5163:5163) (4622:4622:4622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1695:1695:1695))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (5163:5163:5163) (4622:4622:4622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2287:2287:2287))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (5166:5166:5166) (4623:4623:4623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (5166:5166:5166) (4623:4623:4623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2786:2786:2786))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (5209:5209:5209) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2625:2625:2625))
        (PORT d[1] (3215:3215:3215) (3693:3693:3693))
        (PORT d[2] (3696:3696:3696) (4232:4232:4232))
        (PORT d[3] (2672:2672:2672) (3018:3018:3018))
        (PORT d[4] (3530:3530:3530) (4068:4068:4068))
        (PORT d[5] (2773:2773:2773) (3108:3108:3108))
        (PORT d[6] (3218:3218:3218) (3703:3703:3703))
        (PORT d[7] (2139:2139:2139) (2512:2512:2512))
        (PORT d[8] (2572:2572:2572) (2976:2976:2976))
        (PORT d[9] (2339:2339:2339) (2724:2724:2724))
        (PORT d[10] (3001:3001:3001) (3468:3468:3468))
        (PORT d[11] (3452:3452:3452) (3984:3984:3984))
        (PORT d[12] (3850:3850:3850) (4326:4326:4326))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (5206:5206:5206) (4653:4653:4653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1788:1788:1788))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (5206:5206:5206) (4653:4653:4653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (3128:3128:3128))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (5209:5209:5209) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (5209:5209:5209) (4654:4654:4654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (3149:3149:3149))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (7340:7340:7340) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3772:3772:3772))
        (PORT d[1] (5175:5175:5175) (5953:5953:5953))
        (PORT d[2] (4452:4452:4452) (5087:5087:5087))
        (PORT d[3] (4723:4723:4723) (5442:5442:5442))
        (PORT d[4] (5299:5299:5299) (6034:6034:6034))
        (PORT d[5] (3946:3946:3946) (4526:4526:4526))
        (PORT d[6] (5193:5193:5193) (5937:5937:5937))
        (PORT d[7] (1893:1893:1893) (2212:2212:2212))
        (PORT d[8] (3746:3746:3746) (4336:4336:4336))
        (PORT d[9] (2326:2326:2326) (2701:2701:2701))
        (PORT d[10] (4727:4727:4727) (5402:5402:5402))
        (PORT d[11] (2794:2794:2794) (3249:3249:3249))
        (PORT d[12] (3762:3762:3762) (4351:4351:4351))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (7337:7337:7337) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3402:3402:3402))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (7337:7337:7337) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (4089:4089:4089))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (7340:7340:7340) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (7340:7340:7340) (6540:6540:6540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3086:3086:3086))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (5463:5463:5463) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2420:2420:2420))
        (PORT d[1] (3276:3276:3276) (3712:3712:3712))
        (PORT d[2] (3755:3755:3755) (4320:4320:4320))
        (PORT d[3] (3605:3605:3605) (4153:4153:4153))
        (PORT d[4] (2616:2616:2616) (2973:2973:2973))
        (PORT d[5] (2350:2350:2350) (2675:2675:2675))
        (PORT d[6] (3165:3165:3165) (3640:3640:3640))
        (PORT d[7] (1386:1386:1386) (1609:1609:1609))
        (PORT d[8] (1950:1950:1950) (2276:2276:2276))
        (PORT d[9] (1946:1946:1946) (2257:2257:2257))
        (PORT d[10] (2167:2167:2167) (2494:2494:2494))
        (PORT d[11] (2862:2862:2862) (3325:3325:3325))
        (PORT d[12] (2245:2245:2245) (2539:2539:2539))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (5460:5460:5460) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3855:3855:3855))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (5460:5460:5460) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2810:2810:2810))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (5463:5463:5463) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (5463:5463:5463) (4895:4895:4895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~230\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1460:1460:1460))
        (PORT datab (1610:1610:1610) (1889:1889:1889))
        (PORT datac (729:729:729) (839:839:839))
        (PORT datad (1186:1186:1186) (1368:1368:1368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~231\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1613:1613:1613))
        (PORT datab (2807:2807:2807) (3205:3205:3205))
        (PORT datac (1588:1588:1588) (1859:1859:1859))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3524:3524:3524))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (7134:7134:7134) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1776:1776:1776))
        (PORT d[1] (4726:4726:4726) (5361:5361:5361))
        (PORT d[2] (4632:4632:4632) (5293:5293:5293))
        (PORT d[3] (4904:4904:4904) (5642:5642:5642))
        (PORT d[4] (5314:5314:5314) (6057:6057:6057))
        (PORT d[5] (4092:4092:4092) (4684:4684:4684))
        (PORT d[6] (5367:5367:5367) (6137:6137:6137))
        (PORT d[7] (2080:2080:2080) (2425:2425:2425))
        (PORT d[8] (3927:3927:3927) (4539:4539:4539))
        (PORT d[9] (2317:2317:2317) (2695:2695:2695))
        (PORT d[10] (4903:4903:4903) (5597:5597:5597))
        (PORT d[11] (2816:2816:2816) (3271:3271:3271))
        (PORT d[12] (3776:3776:3776) (4368:4368:4368))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (7131:7131:7131) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3651:3651:3651))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (PORT ena (7131:7131:7131) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3895:3895:3895))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT ena (7134:7134:7134) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
        (PORT d[0] (7134:7134:7134) (6361:6361:6361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3263:3263:3263))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (5311:5311:5311) (4758:4758:4758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2419:2419:2419))
        (PORT d[1] (3302:3302:3302) (3746:3746:3746))
        (PORT d[2] (4051:4051:4051) (4643:4643:4643))
        (PORT d[3] (3782:3782:3782) (4356:4356:4356))
        (PORT d[4] (2502:2502:2502) (2850:2850:2850))
        (PORT d[5] (2217:2217:2217) (2529:2529:2529))
        (PORT d[6] (3155:3155:3155) (3630:3630:3630))
        (PORT d[7] (1264:1264:1264) (1472:1472:1472))
        (PORT d[8] (1963:1963:1963) (2291:2291:2291))
        (PORT d[9] (2111:2111:2111) (2444:2444:2444))
        (PORT d[10] (2287:2287:2287) (2626:2626:2626))
        (PORT d[11] (2851:2851:2851) (3317:3317:3317))
        (PORT d[12] (2245:2245:2245) (2538:2538:2538))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (5308:5308:5308) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2541:2541:2541))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT ena (5308:5308:5308) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2663:2663:2663))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT ena (5311:5311:5311) (4758:4758:4758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (5311:5311:5311) (4758:4758:4758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (3074:3074:3074))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (6394:6394:6394) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2351:2351:2351))
        (PORT d[1] (4183:4183:4183) (4742:4742:4742))
        (PORT d[2] (4510:4510:4510) (5162:5162:5162))
        (PORT d[3] (4912:4912:4912) (5654:5654:5654))
        (PORT d[4] (3199:3199:3199) (3666:3666:3666))
        (PORT d[5] (1313:1313:1313) (1498:1498:1498))
        (PORT d[6] (4643:4643:4643) (5296:5296:5296))
        (PORT d[7] (2356:2356:2356) (2724:2724:2724))
        (PORT d[8] (2596:2596:2596) (2999:2999:2999))
        (PORT d[9] (1320:1320:1320) (1512:1512:1512))
        (PORT d[10] (2340:2340:2340) (2679:2679:2679))
        (PORT d[11] (2431:2431:2431) (2819:2819:2819))
        (PORT d[12] (3250:3250:3250) (3759:3759:3759))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (6391:6391:6391) (5704:5704:5704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3026:3026:3026))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (6391:6391:6391) (5704:5704:5704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1546:1546:1546))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (6394:6394:6394) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (6394:6394:6394) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3290:3290:3290))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (5310:5310:5310) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2412:2412:2412))
        (PORT d[1] (3301:3301:3301) (3738:3738:3738))
        (PORT d[2] (3679:3679:3679) (4236:4236:4236))
        (PORT d[3] (3774:3774:3774) (4334:4334:4334))
        (PORT d[4] (2505:2505:2505) (2855:2855:2855))
        (PORT d[5] (2216:2216:2216) (2529:2529:2529))
        (PORT d[6] (3008:3008:3008) (3469:3469:3469))
        (PORT d[7] (1438:1438:1438) (1671:1671:1671))
        (PORT d[8] (1983:1983:1983) (2318:2318:2318))
        (PORT d[9] (2127:2127:2127) (2467:2467:2467))
        (PORT d[10] (2300:2300:2300) (2640:2640:2640))
        (PORT d[11] (2721:2721:2721) (3169:3169:3169))
        (PORT d[12] (2120:2120:2120) (2400:2400:2400))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5307:5307:5307) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2930:2930:2930))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (5307:5307:5307) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2643:2643:2643))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (5310:5310:5310) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (5310:5310:5310) (4757:4757:4757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~232\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (792:792:792))
        (PORT datab (1201:1201:1201) (1392:1392:1392))
        (PORT datac (1590:1590:1590) (1862:1862:1862))
        (PORT datad (1151:1151:1151) (1293:1293:1293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~233\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1402:1402:1402))
        (PORT datab (1198:1198:1198) (1358:1358:1358))
        (PORT datac (1590:1590:1590) (1862:1862:1862))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~234\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1974:1974:1974) (2282:2282:2282))
        (PORT datac (2103:2103:2103) (2429:2429:2429))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~239\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2304:2304:2304))
        (PORT datab (995:995:995) (1150:1150:1150))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (1125:1125:1125) (1275:1275:1275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (732:732:732))
        (PORT datab (790:790:790) (904:904:904))
        (PORT datac (457:457:457) (568:568:568))
        (PORT datad (363:363:363) (422:422:422))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (668:668:668) (763:763:763))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (949:949:949))
        (PORT datab (1023:1023:1023) (1197:1197:1197))
        (PORT datad (587:587:587) (668:668:668))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (386:386:386))
        (PORT datab (374:374:374) (436:436:436))
        (PORT datac (701:701:701) (793:793:793))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (PORT ena (796:796:796) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (430:430:430))
        (PORT datab (380:380:380) (470:470:470))
        (PORT datac (766:766:766) (853:853:853))
        (PORT datad (322:322:322) (380:380:380))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (935:935:935))
        (PORT datab (297:297:297) (350:350:350))
        (PORT datad (427:427:427) (487:487:487))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (546:546:546))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (983:983:983))
        (PORT datab (385:385:385) (471:471:471))
        (PORT datac (357:357:357) (420:420:420))
        (PORT datad (146:146:146) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1674:1674:1674))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (7970:7970:7970) (7082:7082:7082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (3059:3059:3059))
        (PORT d[1] (4643:4643:4643) (5344:5344:5344))
        (PORT d[2] (4214:4214:4214) (4804:4804:4804))
        (PORT d[3] (4325:4325:4325) (4978:4978:4978))
        (PORT d[4] (4734:4734:4734) (5392:5392:5392))
        (PORT d[5] (3402:3402:3402) (3909:3909:3909))
        (PORT d[6] (4640:4640:4640) (5301:5301:5301))
        (PORT d[7] (3194:3194:3194) (3681:3681:3681))
        (PORT d[8] (3201:3201:3201) (3710:3710:3710))
        (PORT d[9] (4258:4258:4258) (4837:4837:4837))
        (PORT d[10] (4365:4365:4365) (4987:4987:4987))
        (PORT d[11] (2099:2099:2099) (2442:2442:2442))
        (PORT d[12] (3219:3219:3219) (3722:3722:3722))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (7967:7967:7967) (7081:7081:7081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2568:2568:2568))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (7967:7967:7967) (7081:7081:7081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4521:4521:4521))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (7970:7970:7970) (7082:7082:7082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (7970:7970:7970) (7082:7082:7082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1855:1855:1855))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (7562:7562:7562) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2188:2188:2188))
        (PORT d[1] (4812:4812:4812) (5532:5532:5532))
        (PORT d[2] (4256:4256:4256) (4861:4861:4861))
        (PORT d[3] (4542:4542:4542) (5229:5229:5229))
        (PORT d[4] (4939:4939:4939) (5630:5630:5630))
        (PORT d[5] (3749:3749:3749) (4301:4301:4301))
        (PORT d[6] (4814:4814:4814) (5501:5501:5501))
        (PORT d[7] (1701:1701:1701) (1993:1993:1993))
        (PORT d[8] (3557:3557:3557) (4117:4117:4117))
        (PORT d[9] (4454:4454:4454) (5072:5072:5072))
        (PORT d[10] (4547:4547:4547) (5194:5194:5194))
        (PORT d[11] (2277:2277:2277) (2647:2647:2647))
        (PORT d[12] (3417:3417:3417) (3957:3957:3957))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (7559:7559:7559) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2043:2043:2043))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (7559:7559:7559) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4710:4710:4710))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (7562:7562:7562) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (7562:7562:7562) (6730:6730:6730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1195:1195:1195))
        (PORT datab (1153:1153:1153) (1265:1265:1265))
        (PORT datac (1566:1566:1566) (1797:1797:1797))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1861:1861:1861))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (7763:7763:7763) (6903:6903:6903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3363:3363:3363))
        (PORT d[1] (4802:4802:4802) (5523:5523:5523))
        (PORT d[2] (4387:4387:4387) (5000:5000:5000))
        (PORT d[3] (4503:4503:4503) (5180:5180:5180))
        (PORT d[4] (4930:4930:4930) (5621:5621:5621))
        (PORT d[5] (3576:3576:3576) (4108:4108:4108))
        (PORT d[6] (4806:4806:4806) (5490:5490:5490))
        (PORT d[7] (1497:1497:1497) (1755:1755:1755))
        (PORT d[8] (3387:3387:3387) (3927:3927:3927))
        (PORT d[9] (4437:4437:4437) (5043:5043:5043))
        (PORT d[10] (4540:4540:4540) (5186:5186:5186))
        (PORT d[11] (2281:2281:2281) (2649:2649:2649))
        (PORT d[12] (3400:3400:3400) (3929:3929:3929))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (7760:7760:7760) (6902:6902:6902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2337:2337:2337))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (7760:7760:7760) (6902:6902:6902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4714:4714:4714))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (7763:7763:7763) (6903:6903:6903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (7763:7763:7763) (6903:6903:6903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1415:1415:1415))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (3328:3328:3328) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2498:2498:2498))
        (PORT d[1] (1419:1419:1419) (1630:1630:1630))
        (PORT d[2] (1619:1619:1619) (1847:1847:1847))
        (PORT d[3] (1351:1351:1351) (1572:1572:1572))
        (PORT d[4] (1944:1944:1944) (2232:2232:2232))
        (PORT d[5] (2982:2982:2982) (3452:3452:3452))
        (PORT d[6] (2290:2290:2290) (2596:2596:2596))
        (PORT d[7] (3479:3479:3479) (4024:4024:4024))
        (PORT d[8] (1900:1900:1900) (2210:2210:2210))
        (PORT d[9] (3195:3195:3195) (3651:3651:3651))
        (PORT d[10] (1621:1621:1621) (1847:1847:1847))
        (PORT d[11] (1837:1837:1837) (2135:2135:2135))
        (PORT d[12] (1158:1158:1158) (1325:1325:1325))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3325:3325:3325) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1762:1762:1762))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3325:3325:3325) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1897:1897:1897))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (3328:3328:3328) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (3328:3328:3328) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1587:1587:1587) (1825:1825:1825))
        (PORT datac (1312:1312:1312) (1447:1447:1447))
        (PORT datad (568:568:568) (639:639:639))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (2003:2003:2003))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1515:1515:1515) (1743:1743:1743))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1458:1458:1458))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (7771:7771:7771) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (3217:3217:3217))
        (PORT d[1] (4805:4805:4805) (5530:5530:5530))
        (PORT d[2] (4073:4073:4073) (4651:4651:4651))
        (PORT d[3] (4362:4362:4362) (5029:5029:5029))
        (PORT d[4] (4920:4920:4920) (5600:5600:5600))
        (PORT d[5] (3583:3583:3583) (4113:4113:4113))
        (PORT d[6] (4820:4820:4820) (5507:5507:5507))
        (PORT d[7] (1683:1683:1683) (1969:1969:1969))
        (PORT d[8] (3384:3384:3384) (3919:3919:3919))
        (PORT d[9] (4430:4430:4430) (5035:5035:5035))
        (PORT d[10] (4372:4372:4372) (4999:4999:4999))
        (PORT d[11] (2276:2276:2276) (2647:2647:2647))
        (PORT d[12] (3393:3393:3393) (3921:3921:3921))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (7768:7768:7768) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3889:3889:3889))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (7768:7768:7768) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4688:4688:4688))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (7771:7771:7771) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (7771:7771:7771) (6910:6910:6910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1660:1660:1660))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6619:6619:6619) (5900:5900:5900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2140:2140:2140))
        (PORT d[1] (4349:4349:4349) (4959:4959:4959))
        (PORT d[2] (4153:4153:4153) (4757:4757:4757))
        (PORT d[3] (4739:4739:4739) (5456:5456:5456))
        (PORT d[4] (3005:3005:3005) (3434:3434:3434))
        (PORT d[5] (1844:1844:1844) (2105:2105:2105))
        (PORT d[6] (4472:4472:4472) (5098:5098:5098))
        (PORT d[7] (2173:2173:2173) (2517:2517:2517))
        (PORT d[8] (2255:2255:2255) (2613:2613:2613))
        (PORT d[9] (4087:4087:4087) (4663:4663:4663))
        (PORT d[10] (4271:4271:4271) (4908:4908:4908))
        (PORT d[11] (2255:2255:2255) (2620:2620:2620))
        (PORT d[12] (3032:3032:3032) (3508:3508:3508))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (6616:6616:6616) (5899:5899:5899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2625:2625:2625))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (6616:6616:6616) (5899:5899:5899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4527:4527:4527))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6619:6619:6619) (5900:5900:5900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (6619:6619:6619) (5900:5900:5900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1702:1702:1702))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (7978:7978:7978) (7089:7089:7089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (3022:3022:3022))
        (PORT d[1] (4625:4625:4625) (5321:5321:5321))
        (PORT d[2] (3889:3889:3889) (4440:4440:4440))
        (PORT d[3] (4181:4181:4181) (4823:4823:4823))
        (PORT d[4] (4725:4725:4725) (5373:5373:5373))
        (PORT d[5] (3409:3409:3409) (3916:3916:3916))
        (PORT d[6] (4812:4812:4812) (5506:5506:5506))
        (PORT d[7] (3181:3181:3181) (3663:3663:3663))
        (PORT d[8] (3200:3200:3200) (3709:3709:3709))
        (PORT d[9] (4251:4251:4251) (4829:4829:4829))
        (PORT d[10] (4196:4196:4196) (4800:4800:4800))
        (PORT d[11] (2245:2245:2245) (2613:2613:2613))
        (PORT d[12] (3212:3212:3212) (3715:3715:3715))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7975:7975:7975) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2795:2795:2795))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7975:7975:7975) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4471:4471:4471))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (7978:7978:7978) (7089:7089:7089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (7978:7978:7978) (7089:7089:7089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (737:737:737))
        (PORT datab (1583:1583:1583) (1821:1821:1821))
        (PORT datac (1019:1019:1019) (1171:1171:1171))
        (PORT datad (1515:1515:1515) (1742:1742:1742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2027:2027:2027))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT ena (7561:7561:7561) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2190:2190:2190))
        (PORT d[1] (4999:4999:4999) (5758:5758:5758))
        (PORT d[2] (4257:4257:4257) (4862:4862:4862))
        (PORT d[3] (4548:4548:4548) (5242:5242:5242))
        (PORT d[4] (5126:5126:5126) (5848:5848:5848))
        (PORT d[5] (3763:3763:3763) (4321:4321:4321))
        (PORT d[6] (5166:5166:5166) (5912:5912:5912))
        (PORT d[7] (1699:1699:1699) (1988:1988:1988))
        (PORT d[8] (3568:3568:3568) (4131:4131:4131))
        (PORT d[9] (4616:4616:4616) (5252:5252:5252))
        (PORT d[10] (4547:4547:4547) (5198:5198:5198))
        (PORT d[11] (2610:2610:2610) (3037:3037:3037))
        (PORT d[12] (3579:3579:3579) (4138:4138:4138))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (7558:7558:7558) (6728:6728:6728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2284:2284:2284))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (7558:7558:7558) (6728:6728:6728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4877:4877:4877))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT ena (7561:7561:7561) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (7561:7561:7561) (6729:6729:6729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1488:1488:1488))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1562:1562:1562) (1792:1792:1792))
        (PORT datad (1043:1043:1043) (1181:1181:1181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1649:1649:1649))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6822:6822:6822) (6077:6077:6077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1971:1971:1971))
        (PORT d[1] (4338:4338:4338) (4944:4944:4944))
        (PORT d[2] (4153:4153:4153) (4759:4759:4759))
        (PORT d[3] (4732:4732:4732) (5448:5448:5448))
        (PORT d[4] (2840:2840:2840) (3259:3259:3259))
        (PORT d[5] (1689:1689:1689) (1925:1925:1925))
        (PORT d[6] (3396:3396:3396) (3873:3873:3873))
        (PORT d[7] (2147:2147:2147) (2481:2481:2481))
        (PORT d[8] (2274:2274:2274) (2636:2636:2636))
        (PORT d[9] (4073:4073:4073) (4643:4643:4643))
        (PORT d[10] (4264:4264:4264) (4900:4900:4900))
        (PORT d[11] (2235:2235:2235) (2595:2595:2595))
        (PORT d[12] (2879:2879:2879) (3338:3338:3338))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (6819:6819:6819) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1280:1280:1280))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (6819:6819:6819) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (4300:4300:4300))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6822:6822:6822) (6077:6077:6077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (6822:6822:6822) (6077:6077:6077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1677:1677:1677))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (7774:7774:7774) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3042:3042:3042))
        (PORT d[1] (4627:4627:4627) (5313:5313:5313))
        (PORT d[2] (4055:4055:4055) (4628:4628:4628))
        (PORT d[3] (4337:4337:4337) (4992:4992:4992))
        (PORT d[4] (4752:4752:4752) (5415:5415:5415))
        (PORT d[5] (3563:3563:3563) (4087:4087:4087))
        (PORT d[6] (4653:4653:4653) (5322:5322:5322))
        (PORT d[7] (1306:1306:1306) (1533:1533:1533))
        (PORT d[8] (3351:3351:3351) (3879:3879:3879))
        (PORT d[9] (4281:4281:4281) (4870:4870:4870))
        (PORT d[10] (4384:4384:4384) (5013:5013:5013))
        (PORT d[11] (2100:2100:2100) (2443:2443:2443))
        (PORT d[12] (3243:3243:3243) (3756:3756:3756))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (7771:7771:7771) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3574:3574:3574))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (7771:7771:7771) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4517:4517:4517))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (7774:7774:7774) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (7774:7774:7774) (6910:6910:6910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1673:1673:1673))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (7772:7772:7772) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (3218:3218:3218))
        (PORT d[1] (4629:4629:4629) (5321:5321:5321))
        (PORT d[2] (4072:4072:4072) (4650:4650:4650))
        (PORT d[3] (4365:4365:4365) (5028:5028:5028))
        (PORT d[4] (4742:4742:4742) (5400:5400:5400))
        (PORT d[5] (3569:3569:3569) (4094:4094:4094))
        (PORT d[6] (4642:4642:4642) (5308:5308:5308))
        (PORT d[7] (1494:1494:1494) (1745:1745:1745))
        (PORT d[8] (3365:3365:3365) (3896:3896:3896))
        (PORT d[9] (4275:4275:4275) (4864:4864:4864))
        (PORT d[10] (4372:4372:4372) (4995:4995:4995))
        (PORT d[11] (2097:2097:2097) (2445:2445:2445))
        (PORT d[12] (3235:3235:3235) (3750:3750:3750))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (7769:7769:7769) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3012:3012:3012))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (7769:7769:7769) (6909:6909:6909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4518:4518:4518))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (7772:7772:7772) (6910:6910:6910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (7772:7772:7772) (6910:6910:6910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1560:1560:1560))
        (PORT datab (1586:1586:1586) (1824:1824:1824))
        (PORT datac (848:848:848) (966:966:966))
        (PORT datad (1512:1512:1512) (1739:1739:1739))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1452:1452:1452))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6835:6835:6835) (6089:6089:6089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2129:2129:2129))
        (PORT d[1] (4349:4349:4349) (4963:4963:4963))
        (PORT d[2] (4129:4129:4129) (4729:4729:4729))
        (PORT d[3] (4557:4557:4557) (5249:5249:5249))
        (PORT d[4] (2841:2841:2841) (3253:3253:3253))
        (PORT d[5] (1718:1718:1718) (1966:1966:1966))
        (PORT d[6] (4282:4282:4282) (4880:4880:4880))
        (PORT d[7] (1986:1986:1986) (2299:2299:2299))
        (PORT d[8] (2271:2271:2271) (2632:2632:2632))
        (PORT d[9] (4052:4052:4052) (4617:4617:4617))
        (PORT d[10] (4245:4245:4245) (4880:4880:4880))
        (PORT d[11] (2212:2212:2212) (2567:2567:2567))
        (PORT d[12] (2889:2889:2889) (3348:3348:3348))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6832:6832:6832) (6088:6088:6088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1770:1770:1770))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6832:6832:6832) (6088:6088:6088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (4312:4312:4312))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6835:6835:6835) (6089:6089:6089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (6835:6835:6835) (6089:6089:6089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (760:760:760))
        (PORT datab (1582:1582:1582) (1820:1820:1820))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (606:606:606) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (2000:2000:2000))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1707:1707:1707) (1988:1988:1988))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (823:823:823))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1701:1701:1701))
        (PORT d[1] (1228:1228:1228) (1433:1433:1433))
        (PORT d[2] (1299:1299:1299) (1516:1516:1516))
        (PORT d[3] (1085:1085:1085) (1261:1261:1261))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3524:3524:3524) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3821:3821:3821))
        (PORT d[1] (1595:1595:1595) (1826:1826:1826))
        (PORT d[2] (1599:1599:1599) (1822:1822:1822))
        (PORT d[3] (1364:1364:1364) (1582:1582:1582))
        (PORT d[4] (1450:1450:1450) (1661:1661:1661))
        (PORT d[5] (2958:2958:2958) (3417:3417:3417))
        (PORT d[6] (2114:2114:2114) (2398:2398:2398))
        (PORT d[7] (3333:3333:3333) (3861:3861:3861))
        (PORT d[8] (1708:1708:1708) (1992:1992:1992))
        (PORT d[9] (3198:3198:3198) (3659:3659:3659))
        (PORT d[10] (1586:1586:1586) (1802:1802:1802))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3521:3521:3521) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1158:1158:1158))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3521:3521:3521) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1719:1719:1719))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3524:3524:3524) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (3524:3524:3524) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (2007:2007:2007))
        (PORT datab (1585:1585:1585) (1823:1823:1823))
        (PORT datac (749:749:749) (852:852:852))
        (PORT datad (1513:1513:1513) (1741:1741:1741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1704:1704:1704) (1985:1985:1985))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (374:374:374))
        (PORT datab (1036:1036:1036) (1166:1166:1166))
        (PORT datad (719:719:719) (840:840:840))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (278:278:278))
        (PORT datab (336:336:336) (391:391:391))
        (PORT datac (447:447:447) (532:532:532))
        (PORT datad (426:426:426) (512:512:512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (426:426:426))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (457:457:457) (526:526:526))
        (PORT datad (291:291:291) (337:337:337))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (224:224:224))
        (PORT datab (477:477:477) (565:565:565))
        (PORT datac (613:613:613) (717:717:717))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[25\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (779:779:779))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (694:694:694) (825:825:825))
        (PORT datad (603:603:603) (699:699:699))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (457:457:457) (526:526:526))
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (629:629:629))
        (PORT datab (549:549:549) (652:652:652))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1106:1106:1106) (1249:1249:1249))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT sload (801:801:801) (934:934:934))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (802:802:802))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2535:2535:2535))
        (PORT datab (1864:1864:1864) (2159:2159:2159))
        (PORT datac (2016:2016:2016) (2320:2320:2320))
        (PORT datad (1165:1165:1165) (1321:1321:1321))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1915:1915:1915))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6928:6928:6928) (6183:6183:6183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2008:2008:2008))
        (PORT d[1] (4551:4551:4551) (5167:5167:5167))
        (PORT d[2] (4736:4736:4736) (5448:5448:5448))
        (PORT d[3] (3900:3900:3900) (4478:4478:4478))
        (PORT d[4] (3319:3319:3319) (3815:3815:3815))
        (PORT d[5] (3456:3456:3456) (3916:3916:3916))
        (PORT d[6] (3949:3949:3949) (4555:4555:4555))
        (PORT d[7] (2063:2063:2063) (2398:2398:2398))
        (PORT d[8] (2551:2551:2551) (2978:2978:2978))
        (PORT d[9] (2140:2140:2140) (2495:2495:2495))
        (PORT d[10] (3591:3591:3591) (4129:4129:4129))
        (PORT d[11] (3000:3000:3000) (3478:3478:3478))
        (PORT d[12] (3322:3322:3322) (3787:3787:3787))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6925:6925:6925) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4564:4564:4564))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6925:6925:6925) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (5309:5309:5309))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6928:6928:6928) (6183:6183:6183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (6928:6928:6928) (6183:6183:6183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3320:3320:3320))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (7265:7265:7265) (6464:6464:6464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2250:2250:2250))
        (PORT d[1] (3804:3804:3804) (4337:4337:4337))
        (PORT d[2] (3564:3564:3564) (4079:4079:4079))
        (PORT d[3] (4182:4182:4182) (4820:4820:4820))
        (PORT d[4] (3835:3835:3835) (4380:4380:4380))
        (PORT d[5] (2714:2714:2714) (3116:3116:3116))
        (PORT d[6] (3879:3879:3879) (4420:4420:4420))
        (PORT d[7] (3044:3044:3044) (3498:3498:3498))
        (PORT d[8] (3184:3184:3184) (3700:3700:3700))
        (PORT d[9] (3538:3538:3538) (4038:4038:4038))
        (PORT d[10] (3669:3669:3669) (4213:4213:4213))
        (PORT d[11] (1688:1688:1688) (1966:1966:1966))
        (PORT d[12] (2316:2316:2316) (2688:2688:2688))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (7262:7262:7262) (6463:6463:6463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (3134:3134:3134))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (7262:7262:7262) (6463:6463:6463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3698:3698:3698))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (7265:7265:7265) (6464:6464:6464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (7265:7265:7265) (6464:6464:6464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1025:1025:1025))
        (PORT datab (1449:1449:1449) (1707:1707:1707))
        (PORT datac (1343:1343:1343) (1519:1519:1519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1493:1493:1493))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3516:3516:3516) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2478:2478:2478))
        (PORT d[1] (1593:1593:1593) (1831:1831:1831))
        (PORT d[2] (1642:1642:1642) (1876:1876:1876))
        (PORT d[3] (1343:1343:1343) (1556:1556:1556))
        (PORT d[4] (1777:1777:1777) (2040:2040:2040))
        (PORT d[5] (2978:2978:2978) (3443:3443:3443))
        (PORT d[6] (1433:1433:1433) (1626:1626:1626))
        (PORT d[7] (3465:3465:3465) (4007:4007:4007))
        (PORT d[8] (1701:1701:1701) (1983:1983:1983))
        (PORT d[9] (3209:3209:3209) (3673:3673:3673))
        (PORT d[10] (1607:1607:1607) (1826:1826:1826))
        (PORT d[11] (1845:1845:1845) (2145:2145:2145))
        (PORT d[12] (2067:2067:2067) (2390:2390:2390))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3513:3513:3513) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1331:1331:1331))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3513:3513:3513) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1740:1740:1740))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (3516:3516:3516) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (3516:3516:3516) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1309:1309:1309))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (6385:6385:6385) (5697:5697:5697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2359:2359:2359))
        (PORT d[1] (4183:4183:4183) (4741:4741:4741))
        (PORT d[2] (4512:4512:4512) (5162:5162:5162))
        (PORT d[3] (4902:4902:4902) (5642:5642:5642))
        (PORT d[4] (3200:3200:3200) (3667:3667:3667))
        (PORT d[5] (1461:1461:1461) (1667:1667:1667))
        (PORT d[6] (4635:4635:4635) (5284:5284:5284))
        (PORT d[7] (2346:2346:2346) (2713:2713:2713))
        (PORT d[8] (2608:2608:2608) (3011:3011:3011))
        (PORT d[9] (2096:2096:2096) (2426:2426:2426))
        (PORT d[10] (3150:3150:3150) (3602:3602:3602))
        (PORT d[11] (2630:2630:2630) (3057:3057:3057))
        (PORT d[12] (1288:1288:1288) (1457:1457:1457))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (6382:6382:6382) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (3020:3020:3020))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (6382:6382:6382) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4690:4690:4690))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (6385:6385:6385) (5697:5697:5697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (6385:6385:6385) (5697:5697:5697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1641:1641:1641))
        (PORT datab (1203:1203:1203) (1395:1395:1395))
        (PORT datac (1428:1428:1428) (1681:1681:1681))
        (PORT datad (494:494:494) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1204:1204:1204) (1397:1397:1397))
        (PORT datac (2209:2209:2209) (2552:2552:2552))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3454:3454:3454))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (8616:8616:8616) (7644:7644:7644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3111:3111:3111))
        (PORT d[1] (4096:4096:4096) (4725:4725:4725))
        (PORT d[2] (3348:3348:3348) (3827:3827:3827))
        (PORT d[3] (3642:3642:3642) (4209:4209:4209))
        (PORT d[4] (4157:4157:4157) (4722:4722:4722))
        (PORT d[5] (2880:2880:2880) (3313:3313:3313))
        (PORT d[6] (4284:4284:4284) (4906:4906:4906))
        (PORT d[7] (2510:2510:2510) (2908:2908:2908))
        (PORT d[8] (2656:2656:2656) (3087:3087:3087))
        (PORT d[9] (3707:3707:3707) (4198:4198:4198))
        (PORT d[10] (3668:3668:3668) (4199:4199:4199))
        (PORT d[11] (2857:2857:2857) (3314:3314:3314))
        (PORT d[12] (2670:2670:2670) (3095:3095:3095))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (8613:8613:8613) (7643:7643:7643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2448:2448:2448))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (8613:8613:8613) (7643:7643:7643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3897:3897:3897))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (8616:8616:8616) (7644:7644:7644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (8616:8616:8616) (7644:7644:7644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (3201:3201:3201))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7684:7684:7684) (6832:6832:6832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2512:2512:2512))
        (PORT d[1] (3454:3454:3454) (3940:3940:3940))
        (PORT d[2] (3349:3349:3349) (3832:3832:3832))
        (PORT d[3] (3829:3829:3829) (4416:4416:4416))
        (PORT d[4] (3443:3443:3443) (3928:3928:3928))
        (PORT d[5] (2366:2366:2366) (2715:2715:2715))
        (PORT d[6] (3530:3530:3530) (4026:4026:4026))
        (PORT d[7] (2697:2697:2697) (3112:3112:3112))
        (PORT d[8] (2809:2809:2809) (3272:3272:3272))
        (PORT d[9] (3172:3172:3172) (3619:3619:3619))
        (PORT d[10] (3159:3159:3159) (3624:3624:3624))
        (PORT d[11] (2415:2415:2415) (2819:2819:2819))
        (PORT d[12] (1941:1941:1941) (2252:2252:2252))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7681:7681:7681) (6831:6831:6831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3901:3901:3901))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7681:7681:7681) (6831:6831:6831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3289:3289:3289))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7684:7684:7684) (6832:6832:6832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (7684:7684:7684) (6832:6832:6832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2979:2979:2979))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7895:7895:7895) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2905:2905:2905))
        (PORT d[1] (3263:3263:3263) (3722:3722:3722))
        (PORT d[2] (3156:3156:3156) (3610:3610:3610))
        (PORT d[3] (3649:3649:3649) (4212:4212:4212))
        (PORT d[4] (3262:3262:3262) (3722:3722:3722))
        (PORT d[5] (2194:2194:2194) (2526:2526:2526))
        (PORT d[6] (3354:3354:3354) (3827:3827:3827))
        (PORT d[7] (2517:2517:2517) (2909:2909:2909))
        (PORT d[8] (2431:2431:2431) (2836:2836:2836))
        (PORT d[9] (2988:2988:2988) (3409:3409:3409))
        (PORT d[10] (2962:2962:2962) (3398:3398:3398))
        (PORT d[11] (2246:2246:2246) (2623:2623:2623))
        (PORT d[12] (1903:1903:1903) (2203:2203:2203))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7892:7892:7892) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2260:2260:2260))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7892:7892:7892) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3093:3093:3093))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7895:7895:7895) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (7895:7895:7895) (7017:7017:7017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3195:3195:3195))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7676:7676:7676) (6824:6824:6824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2651:2651:2651))
        (PORT d[1] (3629:3629:3629) (4140:4140:4140))
        (PORT d[2] (3353:3353:3353) (3835:3835:3835))
        (PORT d[3] (3830:3830:3830) (4417:4417:4417))
        (PORT d[4] (3611:3611:3611) (4120:4120:4120))
        (PORT d[5] (2344:2344:2344) (2692:2692:2692))
        (PORT d[6] (3548:3548:3548) (4047:4047:4047))
        (PORT d[7] (2848:2848:2848) (3277:3277:3277))
        (PORT d[8] (2817:2817:2817) (3282:3282:3282))
        (PORT d[9] (3326:3326:3326) (3791:3791:3791))
        (PORT d[10] (3160:3160:3160) (3625:3625:3625))
        (PORT d[11] (1681:1681:1681) (1953:1953:1953))
        (PORT d[12] (2131:2131:2131) (2476:2476:2476))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7673:7673:7673) (6823:6823:6823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2800:2800:2800))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7673:7673:7673) (6823:6823:6823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3525:3525:3525))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7676:7676:7676) (6824:6824:6824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (7676:7676:7676) (6824:6824:6824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2525:2525:2525))
        (PORT datab (517:517:517) (592:592:592))
        (PORT datac (2010:2010:2010) (2313:2313:2313))
        (PORT datad (494:494:494) (555:555:555))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (2522:2522:2522))
        (PORT datab (693:693:693) (809:809:809))
        (PORT datac (505:505:505) (571:571:571))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (3209:3209:3209))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2498:2498:2498) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2656:2656:2656))
        (PORT d[1] (3624:3624:3624) (4132:4132:4132))
        (PORT d[2] (3372:3372:3372) (3860:3860:3860))
        (PORT d[3] (3989:3989:3989) (4598:4598:4598))
        (PORT d[4] (3635:3635:3635) (4150:4150:4150))
        (PORT d[5] (2358:2358:2358) (2712:2712:2712))
        (PORT d[6] (3548:3548:3548) (4048:4048:4048))
        (PORT d[7] (2861:2861:2861) (3292:3292:3292))
        (PORT d[8] (2808:2808:2808) (3269:3269:3269))
        (PORT d[9] (3343:3343:3343) (3812:3812:3812))
        (PORT d[10] (3146:3146:3146) (3608:3608:3608))
        (PORT d[11] (1662:1662:1662) (1927:1927:1927))
        (PORT d[12] (2137:2137:2137) (2480:2480:2480))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2495:2495:2495) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1544:1544:1544))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2495:2495:2495) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3508:3508:3508))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2498:2498:2498) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2498:2498:2498) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2783:2783:2783))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7896:7896:7896) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2905:2905:2905))
        (PORT d[1] (3264:3264:3264) (3721:3721:3721))
        (PORT d[2] (2986:2986:2986) (3417:3417:3417))
        (PORT d[3] (3642:3642:3642) (4203:4203:4203))
        (PORT d[4] (3262:3262:3262) (3723:3723:3723))
        (PORT d[5] (2556:2556:2556) (2934:2934:2934))
        (PORT d[6] (3341:3341:3341) (3814:3814:3814))
        (PORT d[7] (1328:1328:1328) (1558:1558:1558))
        (PORT d[8] (2444:2444:2444) (2853:2853:2853))
        (PORT d[9] (2995:2995:2995) (3414:3414:3414))
        (PORT d[10] (2961:2961:2961) (3401:3401:3401))
        (PORT d[11] (3197:3197:3197) (3704:3704:3704))
        (PORT d[12] (1890:1890:1890) (2185:2185:2185))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7893:7893:7893) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3271:3271:3271))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7893:7893:7893) (7016:7016:7016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (3112:3112:3112))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7896:7896:7896) (7017:7017:7017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (7896:7896:7896) (7017:7017:7017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3641:3641:3641))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (8822:8822:8822) (7821:7821:7821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3088:3088:3088))
        (PORT d[1] (3901:3901:3901) (4489:4489:4489))
        (PORT d[2] (3177:3177:3177) (3635:3635:3635))
        (PORT d[3] (3600:3600:3600) (4156:4156:4156))
        (PORT d[4] (3992:3992:3992) (4543:4543:4543))
        (PORT d[5] (2852:2852:2852) (3276:3276:3276))
        (PORT d[6] (3943:3943:3943) (4510:4510:4510))
        (PORT d[7] (2246:2246:2246) (2614:2614:2614))
        (PORT d[8] (2624:2624:2624) (3049:3049:3049))
        (PORT d[9] (3560:3560:3560) (4035:4035:4035))
        (PORT d[10] (3633:3633:3633) (4160:4160:4160))
        (PORT d[11] (2678:2678:2678) (3106:3106:3106))
        (PORT d[12] (2520:2520:2520) (2930:2930:2930))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (8819:8819:8819) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3599:3599:3599))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (8819:8819:8819) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3731:3731:3731))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (8822:8822:8822) (7821:7821:7821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT d[0] (8822:8822:8822) (7821:7821:7821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2993:2993:2993))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (7887:7887:7887) (7009:7009:7009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2520:2520:2520))
        (PORT d[1] (3422:3422:3422) (3901:3901:3901))
        (PORT d[2] (3160:3160:3160) (3614:3614:3614))
        (PORT d[3] (3650:3650:3650) (4212:4212:4212))
        (PORT d[4] (3420:3420:3420) (3902:3902:3902))
        (PORT d[5] (2575:2575:2575) (2958:2958:2958))
        (PORT d[6] (3371:3371:3371) (3849:3849:3849))
        (PORT d[7] (1303:1303:1303) (1523:1523:1523))
        (PORT d[8] (2618:2618:2618) (3052:3052:3052))
        (PORT d[9] (3145:3145:3145) (3580:3580:3580))
        (PORT d[10] (2971:2971:2971) (3408:3408:3408))
        (PORT d[11] (3190:3190:3190) (3694:3694:3694))
        (PORT d[12] (1904:1904:1904) (2205:2205:2205))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (7884:7884:7884) (7008:7008:7008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2804:2804:2804))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT ena (7884:7884:7884) (7008:7008:7008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3297:3297:3297))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT ena (7887:7887:7887) (7009:7009:7009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (7887:7887:7887) (7009:7009:7009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1185:1185:1185))
        (PORT datab (2034:2034:2034) (2339:2339:2339))
        (PORT datac (2141:2141:2141) (2508:2508:2508))
        (PORT datad (334:334:334) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (763:763:763))
        (PORT datab (532:532:532) (608:608:608))
        (PORT datac (2139:2139:2139) (2504:2504:2504))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1870:1870:1870) (2166:2166:2166))
        (PORT datac (2165:2165:2165) (2519:2519:2519))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (1633:1633:1633) (1851:1851:1851))
        (PORT datac (2170:2170:2170) (2525:2525:2525))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (430:430:430))
        (PORT datab (2205:2205:2205) (2470:2470:2470))
        (PORT datad (378:378:378) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (278:278:278))
        (PORT datab (450:450:450) (520:520:520))
        (PORT datac (447:447:447) (533:533:533))
        (PORT datad (427:427:427) (513:513:513))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (711:711:711))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (699:699:699) (830:830:830))
        (PORT datad (367:367:367) (443:443:443))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (429:429:429))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datac (456:456:456) (525:525:525))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (305:305:305) (353:353:353))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (432:432:432))
        (PORT datac (406:406:406) (504:504:504))
        (PORT datad (766:766:766) (894:894:894))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (810:810:810))
        (PORT datab (145:145:145) (183:183:183))
        (PORT datac (365:365:365) (438:438:438))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[23\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (417:417:417))
        (PORT datab (545:545:545) (647:647:647))
        (PORT datac (527:527:527) (632:632:632))
        (PORT datad (550:550:550) (650:650:650))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (821:821:821))
        (PORT datab (690:690:690) (816:816:816))
        (PORT datac (844:844:844) (972:972:972))
        (PORT datad (367:367:367) (443:443:443))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (430:430:430))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (456:456:456) (525:525:525))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (567:567:567))
        (PORT datab (332:332:332) (389:389:389))
        (PORT datac (451:451:451) (535:535:535))
        (PORT datad (319:319:319) (366:366:366))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (736:736:736))
        (PORT datab (601:601:601) (699:699:699))
        (PORT datad (360:360:360) (434:434:434))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (827:827:827))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1951:1951:1951))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6920:6920:6920) (6176:6176:6176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2215:2215:2215))
        (PORT d[1] (4544:4544:4544) (5153:5153:5153))
        (PORT d[2] (4729:4729:4729) (5439:5439:5439))
        (PORT d[3] (3733:3733:3733) (4291:4291:4291))
        (PORT d[4] (3298:3298:3298) (3790:3790:3790))
        (PORT d[5] (3284:3284:3284) (3722:3722:3722))
        (PORT d[6] (3795:3795:3795) (4383:4383:4383))
        (PORT d[7] (2037:2037:2037) (2367:2367:2367))
        (PORT d[8] (2531:2531:2531) (2951:2951:2951))
        (PORT d[9] (1980:1980:1980) (2311:2311:2311))
        (PORT d[10] (3231:3231:3231) (3717:3717:3717))
        (PORT d[11] (3019:3019:3019) (3501:3501:3501))
        (PORT d[12] (3130:3130:3130) (3565:3565:3565))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (6917:6917:6917) (6175:6175:6175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2556:2556:2556))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (6917:6917:6917) (6175:6175:6175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (4035:4035:4035))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6920:6920:6920) (6176:6176:6176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (6920:6920:6920) (6176:6176:6176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1781:1781:1781))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (6098:6098:6098) (5464:5464:5464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2478:2478:2478))
        (PORT d[1] (3690:3690:3690) (4183:4183:4183))
        (PORT d[2] (4038:4038:4038) (4643:4643:4643))
        (PORT d[3] (3572:3572:3572) (4115:4115:4115))
        (PORT d[4] (3379:3379:3379) (3880:3880:3880))
        (PORT d[5] (2435:2435:2435) (2754:2754:2754))
        (PORT d[6] (3218:3218:3218) (3722:3722:3722))
        (PORT d[7] (1317:1317:1317) (1553:1553:1553))
        (PORT d[8] (2353:2353:2353) (2754:2754:2754))
        (PORT d[9] (2545:2545:2545) (2958:2958:2958))
        (PORT d[10] (2536:2536:2536) (2931:2931:2931))
        (PORT d[11] (2832:2832:2832) (3287:3287:3287))
        (PORT d[12] (2616:2616:2616) (2986:2986:2986))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (6095:6095:6095) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3587:3587:3587))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (6095:6095:6095) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3282:3282:3282))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (6098:6098:6098) (5464:5464:5464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (6098:6098:6098) (5464:5464:5464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1872:1872:1872))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6721:6721:6721) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2230:2230:2230))
        (PORT d[1] (4562:4562:4562) (5181:5181:5181))
        (PORT d[2] (4556:4556:4556) (5244:5244:5244))
        (PORT d[3] (3732:3732:3732) (4291:4291:4291))
        (PORT d[4] (3144:3144:3144) (3617:3617:3617))
        (PORT d[5] (3278:3278:3278) (3715:3715:3715))
        (PORT d[6] (3787:3787:3787) (4374:4374:4374))
        (PORT d[7] (1879:1879:1879) (2187:2187:2187))
        (PORT d[8] (2357:2357:2357) (2749:2749:2749))
        (PORT d[9] (1975:1975:1975) (2308:2308:2308))
        (PORT d[10] (3402:3402:3402) (3915:3915:3915))
        (PORT d[11] (2306:2306:2306) (2682:2682:2682))
        (PORT d[12] (3143:3143:3143) (3583:3583:3583))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (6718:6718:6718) (6001:6001:6001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2773:2773:2773))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (6718:6718:6718) (6001:6001:6001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3854:3854:3854))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6721:6721:6721) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT d[0] (6721:6721:6721) (6002:6002:6002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1530:1530:1530))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (6153:6153:6153) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1986:1986:1986))
        (PORT d[1] (4022:4022:4022) (4566:4566:4566))
        (PORT d[2] (4398:4398:4398) (5059:5059:5059))
        (PORT d[3] (4510:4510:4510) (5178:5178:5178))
        (PORT d[4] (3351:3351:3351) (3806:3806:3806))
        (PORT d[5] (1231:1231:1231) (1391:1391:1391))
        (PORT d[6] (3508:3508:3508) (4030:4030:4030))
        (PORT d[7] (1464:1464:1464) (1709:1709:1709))
        (PORT d[8] (2966:2966:2966) (3434:3434:3434))
        (PORT d[9] (1754:1754:1754) (2043:2043:2043))
        (PORT d[10] (2828:2828:2828) (3247:3247:3247))
        (PORT d[11] (2821:2821:2821) (3269:3269:3269))
        (PORT d[12] (2962:2962:2962) (3359:3359:3359))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (6150:6150:6150) (5494:5494:5494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3284:3284:3284))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (6150:6150:6150) (5494:5494:5494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1467:1467:1467))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (6153:6153:6153) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (6153:6153:6153) (5495:5495:5495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1371:1371:1371))
        (PORT datab (1197:1197:1197) (1388:1388:1388))
        (PORT datac (1433:1433:1433) (1686:1686:1686))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1336:1336:1336))
        (PORT datab (1691:1691:1691) (1933:1933:1933))
        (PORT datac (1429:1429:1429) (1682:1682:1682))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1438:1438:1438))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (5094:5094:5094) (4560:4560:4560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2252:2252:2252))
        (PORT d[1] (2880:2880:2880) (3265:3265:3265))
        (PORT d[2] (3566:3566:3566) (4093:4093:4093))
        (PORT d[3] (2434:2434:2434) (2759:2759:2759))
        (PORT d[4] (2174:2174:2174) (2473:2473:2473))
        (PORT d[5] (1293:1293:1293) (1482:1482:1482))
        (PORT d[6] (1457:1457:1457) (1664:1664:1664))
        (PORT d[7] (2461:2461:2461) (2863:2863:2863))
        (PORT d[8] (2382:2382:2382) (2764:2764:2764))
        (PORT d[9] (2403:2403:2403) (2764:2764:2764))
        (PORT d[10] (1411:1411:1411) (1609:1609:1609))
        (PORT d[11] (1221:1221:1221) (1399:1399:1399))
        (PORT d[12] (2076:2076:2076) (2332:2332:2332))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (5091:5091:5091) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1875:1875:1875))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (5091:5091:5091) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3985:3985:3985))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (5094:5094:5094) (4560:4560:4560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (5094:5094:5094) (4560:4560:4560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1469:1469:1469))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (4884:4884:4884) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2523:2523:2523))
        (PORT d[1] (2412:2412:2412) (2737:2737:2737))
        (PORT d[2] (3570:3570:3570) (4096:4096:4096))
        (PORT d[3] (2112:2112:2112) (2400:2400:2400))
        (PORT d[4] (1985:1985:1985) (2258:2258:2258))
        (PORT d[5] (3556:3556:3556) (4032:4032:4032))
        (PORT d[6] (1660:1660:1660) (1897:1897:1897))
        (PORT d[7] (2116:2116:2116) (2473:2473:2473))
        (PORT d[8] (1929:1929:1929) (2257:2257:2257))
        (PORT d[9] (2239:2239:2239) (2579:2579:2579))
        (PORT d[10] (2925:2925:2925) (3368:3368:3368))
        (PORT d[11] (3129:3129:3129) (3654:3654:3654))
        (PORT d[12] (3529:3529:3529) (4031:4031:4031))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (4881:4881:4881) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1905:1905:1905))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (4881:4881:4881) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3816:3816:3816))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (4884:4884:4884) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (4884:4884:4884) (4374:4374:4374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1627:1627:1627))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (5040:5040:5040) (4516:4516:4516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2593:2593:2593))
        (PORT d[1] (2889:2889:2889) (3272:3272:3272))
        (PORT d[2] (3793:3793:3793) (4356:4356:4356))
        (PORT d[3] (2258:2258:2258) (2556:2556:2556))
        (PORT d[4] (3263:3263:3263) (3747:3747:3747))
        (PORT d[5] (3277:3277:3277) (3698:3698:3698))
        (PORT d[6] (1999:1999:1999) (2281:2281:2281))
        (PORT d[7] (2066:2066:2066) (2407:2407:2407))
        (PORT d[8] (1927:1927:1927) (2251:2251:2251))
        (PORT d[9] (1895:1895:1895) (2185:2185:2185))
        (PORT d[10] (2556:2556:2556) (2946:2946:2946))
        (PORT d[11] (2939:2939:2939) (3426:3426:3426))
        (PORT d[12] (3338:3338:3338) (3812:3812:3812))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (5037:5037:5037) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (4148:4148:4148))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (5037:5037:5037) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3181:3181:3181))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (5040:5040:5040) (4516:4516:4516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (5040:5040:5040) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1577:1577:1577))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (6307:6307:6307) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2695:2695:2695))
        (PORT d[1] (4015:4015:4015) (4550:4550:4550))
        (PORT d[2] (4203:4203:4203) (4844:4844:4844))
        (PORT d[3] (3185:3185:3185) (3669:3669:3669))
        (PORT d[4] (2763:2763:2763) (3182:3182:3182))
        (PORT d[5] (2909:2909:2909) (3295:3295:3295))
        (PORT d[6] (3408:3408:3408) (3940:3940:3940))
        (PORT d[7] (1487:1487:1487) (1734:1734:1734))
        (PORT d[8] (2533:2533:2533) (2963:2963:2963))
        (PORT d[9] (2085:2085:2085) (2438:2438:2438))
        (PORT d[10] (2710:2710:2710) (3127:3127:3127))
        (PORT d[11] (3017:3017:3017) (3495:3495:3495))
        (PORT d[12] (2786:2786:2786) (3181:3181:3181))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (6304:6304:6304) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3212:3212:3212))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (6304:6304:6304) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3475:3475:3475))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (6307:6307:6307) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (6307:6307:6307) (5644:5644:5644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1610:1610:1610))
        (PORT datab (1198:1198:1198) (1390:1390:1390))
        (PORT datac (1432:1432:1432) (1685:1685:1685))
        (PORT datad (1638:1638:1638) (1883:1883:1883))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1172:1172:1172))
        (PORT datab (1444:1444:1444) (1702:1702:1702))
        (PORT datac (1170:1170:1170) (1328:1328:1328))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2437:2437:2437))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2210:2210:2210) (2553:2553:2553))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1541:1541:1541))
        (PORT d[1] (1140:1140:1140) (1285:1285:1285))
        (PORT d[2] (821:821:821) (942:942:942))
        (PORT d[3] (636:636:636) (729:729:729))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5713:5713:5713) (5096:5096:5096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1572:1572:1572))
        (PORT d[1] (1706:1706:1706) (1944:1944:1944))
        (PORT d[2] (3746:3746:3746) (4299:4299:4299))
        (PORT d[3] (793:793:793) (919:919:919))
        (PORT d[4] (2903:2903:2903) (3308:3308:3308))
        (PORT d[5] (746:746:746) (854:854:854))
        (PORT d[6] (903:903:903) (1033:1033:1033))
        (PORT d[7] (1590:1590:1590) (1866:1866:1866))
        (PORT d[8] (1084:1084:1084) (1237:1237:1237))
        (PORT d[9] (2133:2133:2133) (2477:2477:2477))
        (PORT d[10] (1979:1979:1979) (2266:2266:2266))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5710:5710:5710) (5095:5095:5095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1280:1280:1280))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5710:5710:5710) (5095:5095:5095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1166:1166:1166))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5713:5713:5713) (5096:5096:5096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (5713:5713:5713) (5096:5096:5096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (578:578:578))
        (PORT datab (2229:2229:2229) (2572:2572:2572))
        (PORT datac (1432:1432:1432) (1686:1686:1686))
        (PORT datad (1183:1183:1183) (1366:1366:1366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1767:1767:1767))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6299:6299:6299) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2509:2509:2509))
        (PORT d[1] (3969:3969:3969) (4497:4497:4497))
        (PORT d[2] (4191:4191:4191) (4832:4832:4832))
        (PORT d[3] (3730:3730:3730) (4293:4293:4293))
        (PORT d[4] (3396:3396:3396) (3900:3900:3900))
        (PORT d[5] (2724:2724:2724) (3078:3078:3078))
        (PORT d[6] (3226:3226:3226) (3731:3731:3731))
        (PORT d[7] (1496:1496:1496) (1753:1753:1753))
        (PORT d[8] (2180:2180:2180) (2553:2553:2553))
        (PORT d[9] (2563:2563:2563) (2980:2980:2980))
        (PORT d[10] (2693:2693:2693) (3108:3108:3108))
        (PORT d[11] (2955:2955:2955) (3417:3417:3417))
        (PORT d[12] (2607:2607:2607) (2973:2973:2973))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (6296:6296:6296) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2549:2549:2549))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT ena (6296:6296:6296) (5637:5637:5637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3463:3463:3463))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6299:6299:6299) (5638:5638:5638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (6299:6299:6299) (5638:5638:5638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1705:1705:1705))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (5290:5290:5290) (4739:4739:4739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2536:2536:2536))
        (PORT d[1] (3141:3141:3141) (3559:3559:3559))
        (PORT d[2] (3602:3602:3602) (4148:4148:4148))
        (PORT d[3] (3811:3811:3811) (4392:4392:4392))
        (PORT d[4] (2674:2674:2674) (3033:3033:3033))
        (PORT d[5] (2042:2042:2042) (2330:2330:2330))
        (PORT d[6] (3185:3185:3185) (3666:3666:3666))
        (PORT d[7] (1630:1630:1630) (1892:1892:1892))
        (PORT d[8] (2107:2107:2107) (2455:2455:2455))
        (PORT d[9] (2314:2314:2314) (2677:2677:2677))
        (PORT d[10] (2280:2280:2280) (2621:2621:2621))
        (PORT d[11] (2911:2911:2911) (3397:3397:3397))
        (PORT d[12] (2279:2279:2279) (2582:2582:2582))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (5287:5287:5287) (4738:4738:4738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (4220:4220:4220))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (5287:5287:5287) (4738:4738:4738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2270:2270:2270))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (5290:5290:5290) (4739:4739:4739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT d[0] (5290:5290:5290) (4739:4739:4739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1919:1919:1919))
        (PORT datab (1200:1200:1200) (1392:1392:1392))
        (PORT datac (1431:1431:1431) (1684:1684:1684))
        (PORT datad (1156:1156:1156) (1310:1310:1310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1479:1479:1479))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4892:4892:4892) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2501:2501:2501))
        (PORT d[1] (2730:2730:2730) (3094:3094:3094))
        (PORT d[2] (3603:3603:3603) (4137:4137:4137))
        (PORT d[3] (2219:2219:2219) (2514:2514:2514))
        (PORT d[4] (3082:3082:3082) (3540:3540:3540))
        (PORT d[5] (3339:3339:3339) (3782:3782:3782))
        (PORT d[6] (1849:1849:1849) (2112:2112:2112))
        (PORT d[7] (1933:1933:1933) (2260:2260:2260))
        (PORT d[8] (1950:1950:1950) (2279:2279:2279))
        (PORT d[9] (1931:1931:1931) (2230:2230:2230))
        (PORT d[10] (2736:2736:2736) (3150:3150:3150))
        (PORT d[11] (2904:2904:2904) (3391:3391:3391))
        (PORT d[12] (3359:3359:3359) (3837:3837:3837))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4889:4889:4889) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2782:2782:2782))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4889:4889:4889) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3363:3363:3363))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4892:4892:4892) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (4892:4892:4892) (4382:4382:4382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1802:1802:1802))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (6927:6927:6927) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2207:2207:2207))
        (PORT d[1] (4727:4727:4727) (5362:5362:5362))
        (PORT d[2] (4722:4722:4722) (5426:5426:5426))
        (PORT d[3] (3761:3761:3761) (4327:4327:4327))
        (PORT d[4] (3462:3462:3462) (3978:3978:3978))
        (PORT d[5] (3454:3454:3454) (3917:3917:3917))
        (PORT d[6] (3796:3796:3796) (4384:4384:4384))
        (PORT d[7] (2075:2075:2075) (2416:2416:2416))
        (PORT d[8] (2550:2550:2550) (2977:2977:2977))
        (PORT d[9] (1971:1971:1971) (2298:2298:2298))
        (PORT d[10] (3434:3434:3434) (3956:3956:3956))
        (PORT d[11] (3020:3020:3020) (3506:3506:3506))
        (PORT d[12] (3296:3296:3296) (3754:3754:3754))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (6924:6924:6924) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2976:2976:2976))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (6924:6924:6924) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (4041:4041:4041))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (6927:6927:6927) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (6927:6927:6927) (6182:6182:6182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1701:1701:1701))
        (PORT datab (1205:1205:1205) (1398:1398:1398))
        (PORT datac (1428:1428:1428) (1680:1680:1680))
        (PORT datad (1045:1045:1045) (1140:1140:1140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (2209:2209:2209) (2552:2552:2552))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2437:2437:2437))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (581:581:581))
        (PORT datab (530:530:530) (615:615:615))
        (PORT datad (788:788:788) (923:923:923))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (843:843:843))
        (PORT datab (548:548:548) (660:660:660))
        (PORT datad (233:233:233) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[23\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (462:462:462))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (757:757:757) (890:890:890))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (659:659:659))
        (PORT datab (558:558:558) (662:662:662))
        (PORT datac (188:188:188) (219:219:219))
        (PORT datad (539:539:539) (638:638:638))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (997:997:997))
        (PORT datab (687:687:687) (811:811:811))
        (PORT datac (354:354:354) (430:430:430))
        (PORT datad (441:441:441) (510:510:510))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (311:311:311))
        (PORT datab (778:778:778) (900:900:900))
        (PORT datad (600:600:600) (692:692:692))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (505:505:505) (569:569:569))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1195:1195:1195))
        (PORT datab (687:687:687) (810:810:810))
        (PORT datac (353:353:353) (429:429:429))
        (PORT datad (586:586:586) (682:682:682))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (688:688:688) (812:812:812))
        (PORT datac (355:355:355) (432:432:432))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (311:311:311))
        (PORT datab (514:514:514) (601:601:601))
        (PORT datad (776:776:776) (913:913:913))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (375:375:375) (418:418:418))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (616:616:616))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (533:533:533) (637:637:637))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (899:899:899))
        (PORT datad (452:452:452) (515:515:515))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT ena (748:748:748) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (852:852:852))
        (PORT datab (407:407:407) (492:492:492))
        (PORT datac (711:711:711) (829:829:829))
        (PORT datad (366:366:366) (435:435:435))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (466:466:466) (545:545:545))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (PORT datab (602:602:602) (713:713:713))
        (PORT datac (477:477:477) (554:554:554))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (532:532:532))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (765:765:765) (893:893:893))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (613:613:613))
        (PORT datab (146:146:146) (185:185:185))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (560:560:560) (664:664:664))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[21\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (651:651:651))
        (PORT datac (551:551:551) (654:654:654))
        (PORT datad (580:580:580) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (404:404:404) (493:493:493))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~225\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2871:2871:2871))
        (PORT datab (1106:1106:1106) (1279:1279:1279))
        (PORT datac (1722:1722:1722) (2011:2011:2011))
        (PORT datad (712:712:712) (801:801:801))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2513:2513:2513))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (5315:5315:5315) (4761:4761:4761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2546:2546:2546))
        (PORT d[1] (3302:3302:3302) (3733:3733:3733))
        (PORT d[2] (3666:3666:3666) (4224:4224:4224))
        (PORT d[3] (3976:3976:3976) (4578:4578:4578))
        (PORT d[4] (2652:2652:2652) (3011:3011:3011))
        (PORT d[5] (2020:2020:2020) (2304:2304:2304))
        (PORT d[6] (3358:3358:3358) (3861:3861:3861))
        (PORT d[7] (1638:1638:1638) (1902:1902:1902))
        (PORT d[8] (2127:2127:2127) (2479:2479:2479))
        (PORT d[9] (2322:2322:2322) (2685:2685:2685))
        (PORT d[10] (2277:2277:2277) (2620:2620:2620))
        (PORT d[11] (3097:3097:3097) (3611:3611:3611))
        (PORT d[12] (2251:2251:2251) (2551:2551:2551))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (5312:5312:5312) (4760:4760:4760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2357:2357:2357))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (5312:5312:5312) (4760:4760:4760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2431:2431:2431))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (5315:5315:5315) (4761:4761:4761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (5315:5315:5315) (4761:4761:4761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1451:1451:1451))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (3327:3327:3327) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2682:2682:2682))
        (PORT d[1] (1416:1416:1416) (1626:1626:1626))
        (PORT d[2] (1795:1795:1795) (2050:2050:2050))
        (PORT d[3] (1335:1335:1335) (1547:1547:1547))
        (PORT d[4] (1969:1969:1969) (2264:2264:2264))
        (PORT d[5] (3137:3137:3137) (3620:3620:3620))
        (PORT d[6] (2290:2290:2290) (2597:2597:2597))
        (PORT d[7] (3497:3497:3497) (4048:4048:4048))
        (PORT d[8] (1890:1890:1890) (2198:2198:2198))
        (PORT d[9] (1105:1105:1105) (1266:1266:1266))
        (PORT d[10] (1770:1770:1770) (2012:2012:2012))
        (PORT d[11] (2023:2023:2023) (2347:2347:2347))
        (PORT d[12] (1313:1313:1313) (1503:1503:1503))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (3324:3324:3324) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2902:2902:2902))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
        (PORT ena (3324:3324:3324) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (4065:4065:4065))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT ena (3327:3327:3327) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (3327:3327:3327) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1520:1520:1520))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7040:7040:7040) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1963:1963:1963))
        (PORT d[1] (4166:4166:4166) (4753:4753:4753))
        (PORT d[2] (3929:3929:3929) (4497:4497:4497))
        (PORT d[3] (4370:4370:4370) (5034:5034:5034))
        (PORT d[4] (4181:4181:4181) (4771:4771:4771))
        (PORT d[5] (2886:2886:2886) (3304:3304:3304))
        (PORT d[6] (4091:4091:4091) (4659:4659:4659))
        (PORT d[7] (1092:1092:1092) (1277:1277:1277))
        (PORT d[8] (1677:1677:1677) (1960:1960:1960))
        (PORT d[9] (3870:3870:3870) (4411:4411:4411))
        (PORT d[10] (3895:3895:3895) (4477:4477:4477))
        (PORT d[11] (2054:2054:2054) (2392:2392:2392))
        (PORT d[12] (2707:2707:2707) (3141:3141:3141))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7037:7037:7037) (6265:6265:6265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2772:2772:2772))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7037:7037:7037) (6265:6265:6265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2141:2141:2141))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7040:7040:7040) (6266:6266:6266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (7040:7040:7040) (6266:6266:6266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~220\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1689:1689:1689))
        (PORT datab (1498:1498:1498) (1729:1729:1729))
        (PORT datac (832:832:832) (949:949:949))
        (PORT datad (1174:1174:1174) (1343:1343:1343))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2332:2332:2332))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (5058:5058:5058) (4531:4531:4531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2462:2462:2462))
        (PORT d[1] (2903:2903:2903) (3290:3290:3290))
        (PORT d[2] (3793:3793:3793) (4356:4356:4356))
        (PORT d[3] (2262:2262:2262) (2561:2561:2561))
        (PORT d[4] (2950:2950:2950) (3393:3393:3393))
        (PORT d[5] (2866:2866:2866) (3247:3247:3247))
        (PORT d[6] (2004:2004:2004) (2285:2285:2285))
        (PORT d[7] (1767:1767:1767) (2067:2067:2067))
        (PORT d[8] (1931:1931:1931) (2255:2255:2255))
        (PORT d[9] (1744:1744:1744) (2019:2019:2019))
        (PORT d[10] (2362:2362:2362) (2727:2727:2727))
        (PORT d[11] (2957:2957:2957) (3450:3450:3450))
        (PORT d[12] (3264:3264:3264) (3726:3726:3726))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (5055:5055:5055) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1883:1883:1883))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (5055:5055:5055) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (3059:3059:3059))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (5058:5058:5058) (4531:4531:4531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (5058:5058:5058) (4531:4531:4531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~221\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (884:884:884))
        (PORT datab (1645:1645:1645) (1897:1897:1897))
        (PORT datac (1725:1725:1725) (2015:2015:2015))
        (PORT datad (1245:1245:1245) (1452:1452:1452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2224:2224:2224))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT ena (4893:4893:4893) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2458:2458:2458))
        (PORT d[1] (2765:2765:2765) (3140:3140:3140))
        (PORT d[2] (3775:3775:3775) (4334:4334:4334))
        (PORT d[3] (2125:2125:2125) (2405:2405:2405))
        (PORT d[4] (2944:2944:2944) (3385:3385:3385))
        (PORT d[5] (3166:3166:3166) (3583:3583:3583))
        (PORT d[6] (1863:1863:1863) (2133:2133:2133))
        (PORT d[7] (1925:1925:1925) (2251:2251:2251))
        (PORT d[8] (1930:1930:1930) (2252:2252:2252))
        (PORT d[9] (1902:1902:1902) (2192:2192:2192))
        (PORT d[10] (2722:2722:2722) (3133:3133:3133))
        (PORT d[11] (2928:2928:2928) (3414:3414:3414))
        (PORT d[12] (3351:3351:3351) (3828:3828:3828))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (4890:4890:4890) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2951:2951:2951))
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (PORT ena (4890:4890:4890) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3416:3416:3416))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT ena (4893:4893:4893) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1397:1397:1397))
        (PORT d[0] (4893:4893:4893) (4382:4382:4382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2854:2854:2854))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6097:6097:6097) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2486:2486:2486))
        (PORT d[1] (4012:4012:4012) (4561:4561:4561))
        (PORT d[2] (3866:3866:3866) (4454:4454:4454))
        (PORT d[3] (3572:3572:3572) (4114:4114:4114))
        (PORT d[4] (3199:3199:3199) (3661:3661:3661))
        (PORT d[5] (2599:2599:2599) (2944:2944:2944))
        (PORT d[6] (3297:3297:3297) (3801:3801:3801))
        (PORT d[7] (1453:1453:1453) (1705:1705:1705))
        (PORT d[8] (2159:2159:2159) (2529:2529:2529))
        (PORT d[9] (2102:2102:2102) (2458:2458:2458))
        (PORT d[10] (2693:2693:2693) (3113:3113:3113))
        (PORT d[11] (2656:2656:2656) (3087:3087:3087))
        (PORT d[12] (2597:2597:2597) (2961:2961:2961))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6094:6094:6094) (5462:5462:5462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3396:3396:3396))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6094:6094:6094) (5462:5462:5462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3415:3415:3415))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6097:6097:6097) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (6097:6097:6097) (5463:5463:5463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2735:2735:2735))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (5953:5953:5953) (5319:5319:5319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2585:2585:2585))
        (PORT d[1] (3839:3839:3839) (4358:4358:4358))
        (PORT d[2] (4358:4358:4358) (5015:5015:5015))
        (PORT d[3] (4531:4531:4531) (5212:5212:5212))
        (PORT d[4] (3191:3191:3191) (3629:3629:3629))
        (PORT d[5] (1458:1458:1458) (1653:1653:1653))
        (PORT d[6] (3328:3328:3328) (3834:3834:3834))
        (PORT d[7] (1421:1421:1421) (1655:1655:1655))
        (PORT d[8] (2933:2933:2933) (3395:3395:3395))
        (PORT d[9] (1690:1690:1690) (1974:1974:1974))
        (PORT d[10] (2655:2655:2655) (3051:3051:3051))
        (PORT d[11] (3635:3635:3635) (4222:4222:4222))
        (PORT d[12] (2980:2980:2980) (3387:3387:3387))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (5950:5950:5950) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3090:3090:3090))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT ena (5950:5950:5950) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1653:1653:1653))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (5953:5953:5953) (5319:5319:5319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (5953:5953:5953) (5319:5319:5319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1471:1471:1471))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (5509:5509:5509) (4920:4920:4920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3276:3276:3276))
        (PORT d[1] (1881:1881:1881) (2140:2140:2140))
        (PORT d[2] (3573:3573:3573) (4105:4105:4105))
        (PORT d[3] (2813:2813:2813) (3180:3180:3180))
        (PORT d[4] (2557:2557:2557) (2915:2915:2915))
        (PORT d[5] (1772:1772:1772) (2024:2024:2024))
        (PORT d[6] (1090:1090:1090) (1243:1243:1243))
        (PORT d[7] (1409:1409:1409) (1660:1660:1660))
        (PORT d[8] (2743:2743:2743) (3175:3175:3175))
        (PORT d[9] (1935:1935:1935) (2243:2243:2243))
        (PORT d[10] (1772:1772:1772) (2020:2020:2020))
        (PORT d[11] (1039:1039:1039) (1198:1198:1198))
        (PORT d[12] (2408:2408:2408) (2707:2707:2707))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (5506:5506:5506) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1552:1552:1552))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT ena (5506:5506:5506) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1190:1190:1190))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (5509:5509:5509) (4920:4920:4920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (5509:5509:5509) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~222\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (568:568:568))
        (PORT datab (1730:1730:1730) (2025:2025:2025))
        (PORT datac (421:421:421) (479:479:479))
        (PORT datad (1090:1090:1090) (1256:1256:1256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~223\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1370:1370:1370))
        (PORT datab (1190:1190:1190) (1374:1374:1374))
        (PORT datac (1716:1716:1716) (2005:2005:2005))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~224\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (2004:2004:2004))
        (PORT datab (2467:2467:2467) (2832:2832:2832))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2646:2646:2646))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (5889:5889:5889) (5281:5281:5281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2595:2595:2595))
        (PORT d[1] (3540:3540:3540) (4021:4021:4021))
        (PORT d[2] (3851:3851:3851) (4435:4435:4435))
        (PORT d[3] (3378:3378:3378) (3892:3892:3892))
        (PORT d[4] (3026:3026:3026) (3475:3475:3475))
        (PORT d[5] (2629:2629:2629) (2979:2979:2979))
        (PORT d[6] (3211:3211:3211) (3710:3710:3710))
        (PORT d[7] (1484:1484:1484) (1743:1743:1743))
        (PORT d[8] (2166:2166:2166) (2533:2533:2533))
        (PORT d[9] (2105:2105:2105) (2460:2460:2460))
        (PORT d[10] (2376:2376:2376) (2740:2740:2740))
        (PORT d[11] (2531:2531:2531) (2951:2951:2951))
        (PORT d[12] (2139:2139:2139) (2437:2437:2437))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (5886:5886:5886) (5280:5280:5280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3088:3088:3088))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (5886:5886:5886) (5280:5280:5280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (3087:3087:3087))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (5889:5889:5889) (5281:5281:5281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (5889:5889:5889) (5281:5281:5281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1648:1648:1648))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (5302:5302:5302) (4741:4741:4741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3091:3091:3091))
        (PORT d[1] (2044:2044:2044) (2323:2323:2323))
        (PORT d[2] (3416:3416:3416) (3921:3921:3921))
        (PORT d[3] (2639:2639:2639) (2996:2996:2996))
        (PORT d[4] (2364:2364:2364) (2691:2691:2691))
        (PORT d[5] (1761:1761:1761) (2018:2018:2018))
        (PORT d[6] (1268:1268:1268) (1448:1448:1448))
        (PORT d[7] (2642:2642:2642) (3070:3070:3070))
        (PORT d[8] (2568:2568:2568) (2978:2978:2978))
        (PORT d[9] (1761:1761:1761) (2045:2045:2045))
        (PORT d[10] (1575:1575:1575) (1791:1791:1791))
        (PORT d[11] (1050:1050:1050) (1206:1206:1206))
        (PORT d[12] (2235:2235:2235) (2507:2507:2507))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT ena (5299:5299:5299) (4740:4740:4740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2083:2083:2083))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (PORT ena (5299:5299:5299) (4740:4740:4740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1195:1195:1195))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT ena (5302:5302:5302) (4741:4741:4741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (5302:5302:5302) (4741:4741:4741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~227\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1885:1885:1885))
        (PORT datac (1723:1723:1723) (2013:2013:2013))
        (PORT datad (558:558:558) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3039:3039:3039))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6307:6307:6307) (5646:5646:5646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2684:2684:2684))
        (PORT d[1] (4162:4162:4162) (4713:4713:4713))
        (PORT d[2] (4193:4193:4193) (4832:4832:4832))
        (PORT d[3] (3743:3743:3743) (4309:4309:4309))
        (PORT d[4] (3396:3396:3396) (3901:3901:3901))
        (PORT d[5] (2765:2765:2765) (3133:3133:3133))
        (PORT d[6] (3217:3217:3217) (3718:3718:3718))
        (PORT d[7] (1507:1507:1507) (1767:1767:1767))
        (PORT d[8] (2171:2171:2171) (2541:2541:2541))
        (PORT d[9] (2306:2306:2306) (2702:2702:2702))
        (PORT d[10] (2714:2714:2714) (3134:3134:3134))
        (PORT d[11] (2687:2687:2687) (3126:3126:3126))
        (PORT d[12] (2785:2785:2785) (3181:3181:3181))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (6304:6304:6304) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2562:2562:2562))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT ena (6304:6304:6304) (5645:5645:5645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3469:3469:3469))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (6307:6307:6307) (5646:5646:5646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT d[0] (6307:6307:6307) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2030:2030:2030))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4685:4685:4685) (4199:4199:4199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2503:2503:2503))
        (PORT d[1] (2585:2585:2585) (2938:2938:2938))
        (PORT d[2] (3570:3570:3570) (4097:4097:4097))
        (PORT d[3] (1943:1943:1943) (2212:2212:2212))
        (PORT d[4] (1793:1793:1793) (2037:2037:2037))
        (PORT d[5] (3360:3360:3360) (3802:3802:3802))
        (PORT d[6] (1670:1670:1670) (1908:1908:1908))
        (PORT d[7] (2104:2104:2104) (2454:2454:2454))
        (PORT d[8] (1919:1919:1919) (2243:2243:2243))
        (PORT d[9] (2069:2069:2069) (2390:2390:2390))
        (PORT d[10] (1389:1389:1389) (1578:1578:1578))
        (PORT d[11] (2957:2957:2957) (3452:3452:3452))
        (PORT d[12] (3532:3532:3532) (4032:4032:4032))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4682:4682:4682) (4198:4198:4198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3961:3961:3961))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (4682:4682:4682) (4198:4198:4198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3582:3582:3582))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (4685:4685:4685) (4199:4199:4199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (4685:4685:4685) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~226\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1316:1316:1316))
        (PORT datab (1107:1107:1107) (1280:1280:1280))
        (PORT datac (1719:1719:1719) (2009:2009:2009))
        (PORT datad (1057:1057:1057) (1189:1189:1189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~228\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2870:2870:2870))
        (PORT datab (1106:1106:1106) (1279:1279:1279))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~229\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1712:1712:1712) (1981:1981:1981))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (738:738:738))
        (PORT datab (475:475:475) (592:592:592))
        (PORT datac (361:361:361) (423:423:423))
        (PORT datad (772:772:772) (879:879:879))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (661:661:661) (749:749:749))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (613:613:613))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (270:270:270))
        (PORT datab (146:146:146) (180:180:180))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (476:476:476) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1157:1157:1157))
        (PORT datab (179:179:179) (242:242:242))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (652:652:652))
        (PORT datab (446:446:446) (545:545:545))
        (PORT datad (128:128:128) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (558:558:558))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (775:775:775))
        (PORT datab (408:408:408) (494:494:494))
        (PORT datac (812:812:812) (923:923:923))
        (PORT datad (367:367:367) (436:436:436))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (462:462:462))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (429:429:429) (490:490:490))
        (PORT datad (328:328:328) (377:377:377))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (404:404:404))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (419:419:419) (475:475:475))
        (PORT datad (585:585:585) (683:683:683))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (928:928:928))
        (PORT datac (397:397:397) (494:494:494))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1149:1149:1149) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (810:810:810))
        (PORT datab (144:144:144) (182:182:182))
        (PORT datac (574:574:574) (663:663:663))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (540:540:540))
        (PORT datab (534:534:534) (632:632:632))
        (PORT datad (316:316:316) (373:373:373))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (561:561:561))
        (PORT datac (716:716:716) (830:830:830))
        (PORT datad (457:457:457) (525:525:525))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (744:744:744))
        (PORT datab (651:651:651) (762:762:762))
        (PORT datac (111:111:111) (140:140:140))
        (PORT datad (396:396:396) (451:451:451))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (589:589:589))
        (PORT datab (654:654:654) (765:765:765))
        (PORT datac (107:107:107) (135:135:135))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[18\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (257:257:257))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (532:532:532))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (749:749:749) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (302:302:302))
        (PORT datab (711:711:711) (848:848:848))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (766:766:766) (906:906:906))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (619:619:619))
        (PORT datab (355:355:355) (411:411:411))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (560:560:560) (635:635:635))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT sclr (928:928:928) (1074:1074:1074))
        (PORT sload (808:808:808) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datab (362:362:362) (427:427:427))
        (PORT datac (468:468:468) (547:547:547))
        (PORT datad (362:362:362) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (PORT datab (174:174:174) (236:236:236))
        (PORT datac (703:703:703) (794:794:794))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (494:494:494))
        (PORT datab (141:141:141) (179:179:179))
        (PORT datad (430:430:430) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[20\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (461:461:461))
        (PORT datab (361:361:361) (438:438:438))
        (PORT datac (210:210:210) (268:268:268))
        (PORT datad (755:755:755) (888:888:888))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (597:597:597))
        (PORT datab (552:552:552) (683:683:683))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1061:1061:1061) (1192:1192:1192))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (PORT sclr (330:330:330) (381:381:381))
        (PORT sload (689:689:689) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (301:301:301))
        (PORT datab (714:714:714) (850:850:850))
        (PORT datac (675:675:675) (800:800:800))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1061:1061:1061))
        (PORT datac (496:496:496) (591:591:591))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (708:708:708))
        (PORT datab (516:516:516) (612:612:612))
        (PORT datac (337:337:337) (399:399:399))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (491:491:491) (545:545:545))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (760:760:760) (850:850:850))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (445:445:445))
        (PORT datab (377:377:377) (445:445:445))
        (PORT datac (345:345:345) (404:404:404))
        (PORT datad (827:827:827) (961:961:961))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2676:2676:2676))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5589:5589:5589) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (3076:3076:3076))
        (PORT d[1] (3190:3190:3190) (3660:3660:3660))
        (PORT d[2] (4354:4354:4354) (4964:4964:4964))
        (PORT d[3] (2742:2742:2742) (3108:3108:3108))
        (PORT d[4] (3318:3318:3318) (3805:3805:3805))
        (PORT d[5] (2478:2478:2478) (2811:2811:2811))
        (PORT d[6] (3409:3409:3409) (3925:3925:3925))
        (PORT d[7] (1082:1082:1082) (1215:1215:1215))
        (PORT d[8] (3156:3156:3156) (3640:3640:3640))
        (PORT d[9] (2907:2907:2907) (3364:3364:3364))
        (PORT d[10] (3338:3338:3338) (3866:3866:3866))
        (PORT d[11] (2999:2999:2999) (3454:3454:3454))
        (PORT d[12] (3572:3572:3572) (4045:4045:4045))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5586:5586:5586) (4989:4989:4989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2170:2170:2170))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5586:5586:5586) (4989:4989:4989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1503:1503:1503))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5589:5589:5589) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (5589:5589:5589) (4990:4990:4990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2316:2316:2316))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5216:5216:5216) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2629:2629:2629))
        (PORT d[1] (3227:3227:3227) (3709:3709:3709))
        (PORT d[2] (3686:3686:3686) (4219:4219:4219))
        (PORT d[3] (2642:2642:2642) (2981:2981:2981))
        (PORT d[4] (3401:3401:3401) (3925:3925:3925))
        (PORT d[5] (2778:2778:2778) (3119:3119:3119))
        (PORT d[6] (3031:3031:3031) (3483:3483:3483))
        (PORT d[7] (2119:2119:2119) (2486:2486:2486))
        (PORT d[8] (2424:2424:2424) (2815:2815:2815))
        (PORT d[9] (2198:2198:2198) (2563:2563:2563))
        (PORT d[10] (2987:2987:2987) (3451:3451:3451))
        (PORT d[11] (3443:3443:3443) (3975:3975:3975))
        (PORT d[12] (3842:3842:3842) (4316:4316:4316))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5213:5213:5213) (4657:4657:4657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (3111:3111:3111))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (5213:5213:5213) (4657:4657:4657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3119:3119:3119))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (5216:5216:5216) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (5216:5216:5216) (4658:4658:4658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~247\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2057:2057:2057) (2430:2430:2430))
        (PORT datac (559:559:559) (645:645:645))
        (PORT datad (1765:1765:1765) (2029:2029:2029))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2095:2095:2095))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (5506:5506:5506) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2732:2732:2732))
        (PORT d[1] (3321:3321:3321) (3764:3764:3764))
        (PORT d[2] (3847:3847:3847) (4432:4432:4432))
        (PORT d[3] (4161:4161:4161) (4788:4788:4788))
        (PORT d[4] (2812:2812:2812) (3196:3196:3196))
        (PORT d[5] (1845:1845:1845) (2094:2094:2094))
        (PORT d[6] (3351:3351:3351) (3854:3854:3854))
        (PORT d[7] (1833:1833:1833) (2129:2129:2129))
        (PORT d[8] (2287:2287:2287) (2660:2660:2660))
        (PORT d[9] (1749:1749:1749) (2033:2033:2033))
        (PORT d[10] (2299:2299:2299) (2645:2645:2645))
        (PORT d[11] (3086:3086:3086) (3600:3600:3600))
        (PORT d[12] (2419:2419:2419) (2740:2740:2740))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (5503:5503:5503) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (4392:4392:4392))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (5503:5503:5503) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2235:2235:2235))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT ena (5506:5506:5506) (4928:4928:4928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (5506:5506:5506) (4928:4928:4928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3060:3060:3060))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (6056:6056:6056) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3424:3424:3424))
        (PORT d[1] (3387:3387:3387) (3894:3894:3894))
        (PORT d[2] (4437:4437:4437) (5080:5080:5080))
        (PORT d[3] (3359:3359:3359) (3800:3800:3800))
        (PORT d[4] (4062:4062:4062) (4672:4672:4672))
        (PORT d[5] (3488:3488:3488) (3924:3924:3924))
        (PORT d[6] (3772:3772:3772) (4330:4330:4330))
        (PORT d[7] (2087:2087:2087) (2444:2444:2444))
        (PORT d[8] (2267:2267:2267) (2628:2628:2628))
        (PORT d[9] (2184:2184:2184) (2543:2543:2543))
        (PORT d[10] (3540:3540:3540) (4083:4083:4083))
        (PORT d[11] (3259:3259:3259) (3759:3759:3759))
        (PORT d[12] (4558:4558:4558) (5133:5133:5133))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6053:6053:6053) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2958:2958:2958))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT ena (6053:6053:6053) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3978:3978:3978))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (6056:6056:6056) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (6056:6056:6056) (5390:5390:5390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~246\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1477:1477:1477))
        (PORT datab (2071:2071:2071) (2446:2446:2446))
        (PORT datad (1158:1158:1158) (1345:1345:1345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~248\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1225:1225:1225))
        (PORT datab (2376:2376:2376) (2758:2758:2758))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~245\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1225:1225:1225))
        (PORT datab (2376:2376:2376) (2758:2758:2758))
        (PORT datac (891:891:891) (1003:1003:1003))
        (PORT datad (2035:2035:2035) (2400:2400:2400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2873:2873:2873))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5844:5844:5844) (5207:5207:5207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3233:3233:3233))
        (PORT d[1] (3383:3383:3383) (3887:3887:3887))
        (PORT d[2] (4255:4255:4255) (4872:4872:4872))
        (PORT d[3] (3185:3185:3185) (3600:3600:3600))
        (PORT d[4] (3173:3173:3173) (3643:3643:3643))
        (PORT d[5] (3319:3319:3319) (3736:3736:3736))
        (PORT d[6] (3595:3595:3595) (4134:4134:4134))
        (PORT d[7] (1754:1754:1754) (2071:2071:2071))
        (PORT d[8] (2089:2089:2089) (2425:2425:2425))
        (PORT d[9] (1969:1969:1969) (2294:2294:2294))
        (PORT d[10] (3366:3366:3366) (3887:3887:3887))
        (PORT d[11] (3401:3401:3401) (3921:3921:3921))
        (PORT d[12] (4390:4390:4390) (4944:4944:4944))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5841:5841:5841) (5206:5206:5206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1574:1574:1574))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5841:5841:5841) (5206:5206:5206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3763:3763:3763))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5844:5844:5844) (5207:5207:5207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (5844:5844:5844) (5207:5207:5207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1691:1691:1691))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3960:3960:3960) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1256:1256:1256))
        (PORT d[1] (2950:2950:2950) (3386:3386:3386))
        (PORT d[2] (3757:3757:3757) (4315:4315:4315))
        (PORT d[3] (1327:1327:1327) (1504:1504:1504))
        (PORT d[4] (2951:2951:2951) (3396:3396:3396))
        (PORT d[5] (1114:1114:1114) (1285:1285:1285))
        (PORT d[6] (3263:3263:3263) (3730:3730:3730))
        (PORT d[7] (2512:2512:2512) (2905:2905:2905))
        (PORT d[8] (2523:2523:2523) (2916:2916:2916))
        (PORT d[9] (2133:2133:2133) (2468:2468:2468))
        (PORT d[10] (1576:1576:1576) (1785:1785:1785))
        (PORT d[11] (2838:2838:2838) (3264:3264:3264))
        (PORT d[12] (3491:3491:3491) (3974:3974:3974))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3957:3957:3957) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1678:1678:1678))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3957:3957:3957) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2770:2770:2770))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3960:3960:3960) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (3960:3960:3960) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1881:1881:1881))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (4867:4867:4867) (4375:4375:4375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1871:1871:1871))
        (PORT d[1] (3310:3310:3310) (3795:3795:3795))
        (PORT d[2] (3399:3399:3399) (3907:3907:3907))
        (PORT d[3] (2008:2008:2008) (2273:2273:2273))
        (PORT d[4] (3020:3020:3020) (3477:3477:3477))
        (PORT d[5] (1637:1637:1637) (1878:1878:1878))
        (PORT d[6] (2738:2738:2738) (3135:3135:3135))
        (PORT d[7] (1933:1933:1933) (2244:2244:2244))
        (PORT d[8] (2014:2014:2014) (2340:2340:2340))
        (PORT d[9] (1792:1792:1792) (2078:2078:2078))
        (PORT d[10] (2611:2611:2611) (3022:3022:3022))
        (PORT d[11] (3198:3198:3198) (3686:3686:3686))
        (PORT d[12] (3048:3048:3048) (3455:3455:3455))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (4864:4864:4864) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3966:3966:3966))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT ena (4864:4864:4864) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3251:3251:3251))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT ena (4867:4867:4867) (4375:4375:4375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (4867:4867:4867) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~240\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1221:1221:1221))
        (PORT datab (2069:2069:2069) (2443:2443:2443))
        (PORT datac (872:872:872) (971:971:971))
        (PORT datad (1378:1378:1378) (1540:1540:1540))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1861:1861:1861))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (5094:5094:5094) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2267:2267:2267))
        (PORT d[1] (2227:2227:2227) (2528:2528:2528))
        (PORT d[2] (3423:3423:3423) (3929:3929:3929))
        (PORT d[3] (2294:2294:2294) (2606:2606:2606))
        (PORT d[4] (2176:2176:2176) (2477:2477:2477))
        (PORT d[5] (3844:3844:3844) (4347:4347:4347))
        (PORT d[6] (1468:1468:1468) (1674:1674:1674))
        (PORT d[7] (2299:2299:2299) (2682:2682:2682))
        (PORT d[8] (2381:2381:2381) (2763:2763:2763))
        (PORT d[9] (2403:2403:2403) (2763:2763:2763))
        (PORT d[10] (1396:1396:1396) (1590:1590:1590))
        (PORT d[11] (1405:1405:1405) (1613:1613:1613))
        (PORT d[12] (1788:1788:1788) (2009:2009:2009))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5091:5091:5091) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2088:2088:2088))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5091:5091:5091) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (4000:4000:4000))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (5094:5094:5094) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (5094:5094:5094) (4559:4559:4559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~241\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1257:1257:1257))
        (PORT datab (2059:2059:2059) (2432:2432:2432))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (919:919:919) (1065:1065:1065))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2670:2670:2670))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5437:5437:5437) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2849:2849:2849))
        (PORT d[1] (3320:3320:3320) (3808:3808:3808))
        (PORT d[2] (3881:3881:3881) (4443:4443:4443))
        (PORT d[3] (2829:2829:2829) (3200:3200:3200))
        (PORT d[4] (3547:3547:3547) (4092:4092:4092))
        (PORT d[5] (2968:2968:2968) (3335:3335:3335))
        (PORT d[6] (3414:3414:3414) (3930:3930:3930))
        (PORT d[7] (2121:2121:2121) (2494:2494:2494))
        (PORT d[8] (1952:1952:1952) (2270:2270:2270))
        (PORT d[9] (2524:2524:2524) (2937:2937:2937))
        (PORT d[10] (3207:3207:3207) (3706:3706:3706))
        (PORT d[11] (3446:3446:3446) (3976:3976:3976))
        (PORT d[12] (4037:4037:4037) (4544:4544:4544))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5434:5434:5434) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3209:3209:3209))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (5434:5434:5434) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3351:3351:3351))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (5437:5437:5437) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (5437:5437:5437) (4849:4849:4849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2506:2506:2506))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (4978:4978:4978) (4456:4456:4456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2090:2090:2090))
        (PORT d[1] (3173:3173:3173) (3636:3636:3636))
        (PORT d[2] (3453:3453:3453) (3938:3938:3938))
        (PORT d[3] (2365:2365:2365) (2662:2662:2662))
        (PORT d[4] (3740:3740:3740) (4310:4310:4310))
        (PORT d[5] (1960:1960:1960) (2220:2220:2220))
        (PORT d[6] (2989:2989:2989) (3434:3434:3434))
        (PORT d[7] (1745:1745:1745) (2058:2058:2058))
        (PORT d[8] (2248:2248:2248) (2603:2603:2603))
        (PORT d[9] (2004:2004:2004) (2325:2325:2325))
        (PORT d[10] (2932:2932:2932) (3386:3386:3386))
        (PORT d[11] (3257:3257:3257) (3755:3755:3755))
        (PORT d[12] (3024:3024:3024) (3420:3420:3420))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4975:4975:4975) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (3098:3098:3098))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4975:4975:4975) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2475:2475:2475))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (4978:4978:4978) (4456:4456:4456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (4978:4978:4978) (4456:4456:4456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1890:1890:1890))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (4700:4700:4700) (4223:4223:4223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1717:1717:1717))
        (PORT d[1] (3318:3318:3318) (3803:3803:3803))
        (PORT d[2] (3567:3567:3567) (4101:4101:4101))
        (PORT d[3] (2026:2026:2026) (2294:2294:2294))
        (PORT d[4] (2988:2988:2988) (3439:3439:3439))
        (PORT d[5] (1466:1466:1466) (1681:1681:1681))
        (PORT d[6] (2750:2750:2750) (3145:3145:3145))
        (PORT d[7] (1953:1953:1953) (2267:2267:2267))
        (PORT d[8] (2028:2028:2028) (2358:2358:2358))
        (PORT d[9] (1944:1944:1944) (2248:2248:2248))
        (PORT d[10] (2618:2618:2618) (3024:3024:3024))
        (PORT d[11] (3178:3178:3178) (3663:3663:3663))
        (PORT d[12] (2937:2937:2937) (3333:3333:3333))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT ena (4697:4697:4697) (4222:4222:4222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2496:2496:2496))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT ena (4697:4697:4697) (4222:4222:4222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3274:3274:3274))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT ena (4700:4700:4700) (4223:4223:4223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (4700:4700:4700) (4223:4223:4223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2459:2459:2459))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5188:5188:5188) (4637:4637:4637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2649:2649:2649))
        (PORT d[1] (3102:3102:3102) (3554:3554:3554))
        (PORT d[2] (4002:4002:4002) (4567:4567:4567))
        (PORT d[3] (2392:2392:2392) (2707:2707:2707))
        (PORT d[4] (4319:4319:4319) (4987:4987:4987))
        (PORT d[5] (2132:2132:2132) (2421:2421:2421))
        (PORT d[6] (3034:3034:3034) (3486:3486:3486))
        (PORT d[7] (2268:2268:2268) (2649:2649:2649))
        (PORT d[8] (2801:2801:2801) (3236:3236:3236))
        (PORT d[9] (2542:2542:2542) (2944:2944:2944))
        (PORT d[10] (2980:2980:2980) (3457:3457:3457))
        (PORT d[11] (3218:3218:3218) (3700:3700:3700))
        (PORT d[12] (3222:3222:3222) (3655:3655:3655))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5185:5185:5185) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3734:3734:3734))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5185:5185:5185) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1749:1749:1749))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5188:5188:5188) (4637:4637:4637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (5188:5188:5188) (4637:4637:4637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~242\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1223:1223:1223))
        (PORT datab (2062:2062:2062) (2435:2435:2435))
        (PORT datac (1331:1331:1331) (1495:1495:1495))
        (PORT datad (731:731:731) (828:828:828))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~243\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1368:1368:1368))
        (PORT datab (2070:2070:2070) (2445:2445:2445))
        (PORT datac (1227:1227:1227) (1399:1399:1399))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~244\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1801:1801:1801))
        (PORT datab (2373:2373:2373) (2755:2755:2755))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~249\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1801:1801:1801))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (217:217:217))
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (956:956:956) (1115:1115:1115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (500:500:500))
        (PORT datab (444:444:444) (544:544:544))
        (PORT datad (127:127:127) (152:152:152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (504:504:504) (565:565:565))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[19\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (463:463:463))
        (PORT datab (388:388:388) (472:472:472))
        (PORT datac (314:314:314) (375:375:375))
        (PORT datad (757:757:757) (891:891:891))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1038:1038:1038))
        (PORT datac (875:875:875) (1017:1017:1017))
        (PORT datad (741:741:741) (884:884:884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (825:825:825) (955:955:955))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~255\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (713:713:713))
        (PORT datab (1944:1944:1944) (2262:2262:2262))
        (PORT datac (745:745:745) (863:863:863))
        (PORT datad (342:342:342) (386:386:386))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1808:1808:1808))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (5803:5803:5803) (5172:5172:5172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3284:3284:3284))
        (PORT d[1] (3374:3374:3374) (3872:3872:3872))
        (PORT d[2] (4539:4539:4539) (5177:5177:5177))
        (PORT d[3] (2916:2916:2916) (3300:3300:3300))
        (PORT d[4] (3472:3472:3472) (3980:3980:3980))
        (PORT d[5] (2652:2652:2652) (3014:3014:3014))
        (PORT d[6] (3605:3605:3605) (4150:4150:4150))
        (PORT d[7] (1034:1034:1034) (1164:1164:1164))
        (PORT d[8] (3175:3175:3175) (3658:3658:3658))
        (PORT d[9] (1801:1801:1801) (2094:2094:2094))
        (PORT d[10] (3504:3504:3504) (4052:4052:4052))
        (PORT d[11] (3071:3071:3071) (3543:3543:3543))
        (PORT d[12] (3741:3741:3741) (4239:4239:4239))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (5800:5800:5800) (5171:5171:5171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3585:3585:3585))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (5800:5800:5800) (5171:5171:5171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1172:1172:1172))
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT ena (5803:5803:5803) (5172:5172:5172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (PORT d[0] (5803:5803:5803) (5172:5172:5172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1670:1670:1670))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (5810:5810:5810) (5179:5179:5179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3267:3267:3267))
        (PORT d[1] (3540:3540:3540) (4062:4062:4062))
        (PORT d[2] (4546:4546:4546) (5185:5185:5185))
        (PORT d[3] (2902:2902:2902) (3285:3285:3285))
        (PORT d[4] (3500:3500:3500) (4007:4007:4007))
        (PORT d[5] (2651:2651:2651) (3007:3007:3007))
        (PORT d[6] (3578:3578:3578) (4114:4114:4114))
        (PORT d[7] (885:885:885) (990:990:990))
        (PORT d[8] (2401:2401:2401) (2780:2780:2780))
        (PORT d[9] (1981:1981:1981) (2300:2300:2300))
        (PORT d[10] (3510:3510:3510) (4059:4059:4059))
        (PORT d[11] (3072:3072:3072) (3544:3544:3544))
        (PORT d[12] (3740:3740:3740) (4235:4235:4235))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (5807:5807:5807) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2663:2663:2663))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (5807:5807:5807) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1161:1161:1161))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (5810:5810:5810) (5179:5179:5179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT d[0] (5810:5810:5810) (5179:5179:5179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~257\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (713:713:713))
        (PORT datab (671:671:671) (760:760:760))
        (PORT datad (508:508:508) (568:568:568))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1141:1141:1141))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT ena (6011:6011:6011) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4512:4512:4512))
        (PORT d[1] (4914:4914:4914) (5625:5625:5625))
        (PORT d[2] (3532:3532:3532) (4027:4027:4027))
        (PORT d[3] (3089:3089:3089) (3496:3496:3496))
        (PORT d[4] (3216:3216:3216) (3708:3708:3708))
        (PORT d[5] (3775:3775:3775) (4371:4371:4371))
        (PORT d[6] (4792:4792:4792) (5495:5495:5495))
        (PORT d[7] (2957:2957:2957) (3338:3338:3338))
        (PORT d[8] (2237:2237:2237) (2603:2603:2603))
        (PORT d[9] (2158:2158:2158) (2497:2497:2497))
        (PORT d[10] (4981:4981:4981) (5697:5697:5697))
        (PORT d[11] (3380:3380:3380) (3890:3890:3890))
        (PORT d[12] (3994:3994:3994) (4573:4573:4573))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (6008:6008:6008) (5355:5355:5355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2005:2005:2005))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (6008:6008:6008) (5355:5355:5355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1144:1144:1144))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT ena (6011:6011:6011) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT d[0] (6011:6011:6011) (5356:5356:5356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1477:1477:1477))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6010:6010:6010) (5355:5355:5355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3497:3497:3497))
        (PORT d[1] (3544:3544:3544) (4062:4062:4062))
        (PORT d[2] (3689:3689:3689) (4201:4201:4201))
        (PORT d[3] (3078:3078:3078) (3482:3482:3482))
        (PORT d[4] (3219:3219:3219) (3715:3715:3715))
        (PORT d[5] (3953:3953:3953) (4571:4571:4571))
        (PORT d[6] (4942:4942:4942) (5660:5660:5660))
        (PORT d[7] (1068:1068:1068) (1194:1194:1194))
        (PORT d[8] (2225:2225:2225) (2585:2585:2585))
        (PORT d[9] (2153:2153:2153) (2492:2492:2492))
        (PORT d[10] (5022:5022:5022) (5750:5750:5750))
        (PORT d[11] (3245:3245:3245) (3740:3740:3740))
        (PORT d[12] (3923:3923:3923) (4441:4441:4441))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6007:6007:6007) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2608:2608:2608))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
        (PORT ena (6007:6007:6007) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1156:1156:1156))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT ena (6010:6010:6010) (5355:5355:5355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (PORT d[0] (6010:6010:6010) (5355:5355:5355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~256\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (713:713:713))
        (PORT datab (841:841:841) (961:961:961))
        (PORT datac (744:744:744) (861:861:861))
        (PORT datad (694:694:694) (787:787:787))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~258\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1944:1944:1944) (2262:2262:2262))
        (PORT datac (744:744:744) (862:862:862))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (2106:2106:2106))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (5129:5129:5129) (4588:4588:4588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2513:2513:2513))
        (PORT d[1] (3369:3369:3369) (3858:3858:3858))
        (PORT d[2] (3508:3508:3508) (4008:4008:4008))
        (PORT d[3] (2353:2353:2353) (2656:2656:2656))
        (PORT d[4] (3416:3416:3416) (3943:3943:3943))
        (PORT d[5] (2485:2485:2485) (2783:2783:2783))
        (PORT d[6] (3016:3016:3016) (3470:3470:3470))
        (PORT d[7] (1945:1945:1945) (2291:2291:2291))
        (PORT d[8] (2138:2138:2138) (2492:2492:2492))
        (PORT d[9] (2210:2210:2210) (2577:2577:2577))
        (PORT d[10] (2982:2982:2982) (3447:3447:3447))
        (PORT d[11] (3447:3447:3447) (3979:3979:3979))
        (PORT d[12] (3648:3648:3648) (4094:4094:4094))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (5126:5126:5126) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2812:2812:2812))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (5126:5126:5126) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2953:2953:2953))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (5129:5129:5129) (4588:4588:4588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (5129:5129:5129) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2029:2029:2029))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (5156:5156:5156) (4613:4613:4613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2437:2437:2437))
        (PORT d[1] (3179:3179:3179) (3642:3642:3642))
        (PORT d[2] (3136:3136:3136) (3574:3574:3574))
        (PORT d[3] (2497:2497:2497) (2810:2810:2810))
        (PORT d[4] (3939:3939:3939) (4536:4536:4536))
        (PORT d[5] (2092:2092:2092) (2368:2368:2368))
        (PORT d[6] (2813:2813:2813) (3242:3242:3242))
        (PORT d[7] (1771:1771:1771) (2090:2090:2090))
        (PORT d[8] (1879:1879:1879) (2193:2193:2193))
        (PORT d[9] (1996:1996:1996) (2317:2317:2317))
        (PORT d[10] (2925:2925:2925) (3380:3380:3380))
        (PORT d[11] (3364:3364:3364) (3880:3880:3880))
        (PORT d[12] (3188:3188:3188) (3607:3607:3607))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (5153:5153:5153) (4612:4612:4612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (3099:3099:3099))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT ena (5153:5153:5153) (4612:4612:4612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2459:2459:2459))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT ena (5156:5156:5156) (4613:4613:4613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (5156:5156:5156) (4613:4613:4613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1669:1669:1669))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (5599:5599:5599) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (3261:3261:3261))
        (PORT d[1] (3365:3365:3365) (3862:3862:3862))
        (PORT d[2] (4363:4363:4363) (4975:4975:4975))
        (PORT d[3] (2905:2905:2905) (3286:3286:3286))
        (PORT d[4] (3331:3331:3331) (3830:3830:3830))
        (PORT d[5] (2496:2496:2496) (2835:2835:2835))
        (PORT d[6] (3604:3604:3604) (4149:4149:4149))
        (PORT d[7] (1074:1074:1074) (1206:1206:1206))
        (PORT d[8] (3164:3164:3164) (3643:3643:3643))
        (PORT d[9] (1800:1800:1800) (2093:2093:2093))
        (PORT d[10] (3325:3325:3325) (3850:3850:3850))
        (PORT d[11] (3062:3062:3062) (3533:3533:3533))
        (PORT d[12] (3734:3734:3734) (4228:4228:4228))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5596:5596:5596) (4994:4994:4994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3748:3748:3748))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5596:5596:5596) (4994:4994:4994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1155:1155:1155))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT ena (5599:5599:5599) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (PORT d[0] (5599:5599:5599) (4995:4995:4995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2145:2145:2145))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5209:5209:5209) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2642:2642:2642))
        (PORT d[1] (3208:3208:3208) (3685:3685:3685))
        (PORT d[2] (3686:3686:3686) (4217:4217:4217))
        (PORT d[3] (2793:2793:2793) (3150:3150:3150))
        (PORT d[4] (3528:3528:3528) (4068:4068:4068))
        (PORT d[5] (2787:2787:2787) (3129:3129:3129))
        (PORT d[6] (3237:3237:3237) (3725:3725:3725))
        (PORT d[7] (2140:2140:2140) (2513:2513:2513))
        (PORT d[8] (2584:2584:2584) (2989:2989:2989))
        (PORT d[9] (2544:2544:2544) (2964:2964:2964))
        (PORT d[10] (3023:3023:3023) (3498:3498:3498))
        (PORT d[11] (3452:3452:3452) (3985:3985:3985))
        (PORT d[12] (3864:3864:3864) (4347:4347:4347))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (5206:5206:5206) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2404:2404:2404))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
        (PORT ena (5206:5206:5206) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (3143:3143:3143))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (5209:5209:5209) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (5209:5209:5209) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~252\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (793:793:793))
        (PORT datab (762:762:762) (884:884:884))
        (PORT datac (1506:1506:1506) (1747:1747:1747))
        (PORT datad (584:584:584) (686:686:686))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~253\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (711:711:711))
        (PORT datab (1367:1367:1367) (1595:1595:1595))
        (PORT datac (1332:1332:1332) (1512:1512:1512))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1505:1505:1505))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (4872:4872:4872) (4377:4377:4377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1705:1705:1705))
        (PORT d[1] (3333:3333:3333) (3825:3825:3825))
        (PORT d[2] (3396:3396:3396) (3897:3897:3897))
        (PORT d[3] (1848:1848:1848) (2094:2094:2094))
        (PORT d[4] (2991:2991:2991) (3440:3440:3440))
        (PORT d[5] (1621:1621:1621) (1853:1853:1853))
        (PORT d[6] (2755:2755:2755) (3156:3156:3156))
        (PORT d[7] (1946:1946:1946) (2259:2259:2259))
        (PORT d[8] (2007:2007:2007) (2329:2329:2329))
        (PORT d[9] (1932:1932:1932) (2235:2235:2235))
        (PORT d[10] (2621:2621:2621) (3030:3030:3030))
        (PORT d[11] (3191:3191:3191) (3678:3678:3678))
        (PORT d[12] (2953:2953:2953) (3355:3355:3355))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (4869:4869:4869) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2401:2401:2401))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (4869:4869:4869) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (3285:3285:3285))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT ena (4872:4872:4872) (4377:4377:4377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (4872:4872:4872) (4377:4377:4377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2564:2564:2564))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (6461:6461:6461) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4452:4452:4452))
        (PORT d[1] (3550:3550:3550) (4075:4075:4075))
        (PORT d[2] (4624:4624:4624) (5293:5293:5293))
        (PORT d[3] (3859:3859:3859) (4362:4362:4362))
        (PORT d[4] (3933:3933:3933) (4530:4530:4530))
        (PORT d[5] (3954:3954:3954) (4574:4574:4574))
        (PORT d[6] (5016:5016:5016) (5741:5741:5741))
        (PORT d[7] (2101:2101:2101) (2479:2479:2479))
        (PORT d[8] (3095:3095:3095) (3613:3613:3613))
        (PORT d[9] (2354:2354:2354) (2732:2732:2732))
        (PORT d[10] (4524:4524:4524) (5157:5157:5157))
        (PORT d[11] (4112:4112:4112) (4693:4693:4693))
        (PORT d[12] (3909:3909:3909) (4531:4531:4531))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (6458:6458:6458) (5743:5743:5743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1758:1758:1758))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (6458:6458:6458) (5743:5743:5743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3606:3606:3606))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (6461:6461:6461) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (6461:6461:6461) (5744:5744:5744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1683:1683:1683))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (5590:5590:5590) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3068:3068:3068))
        (PORT d[1] (3515:3515:3515) (4033:4033:4033))
        (PORT d[2] (4362:4362:4362) (4975:4975:4975))
        (PORT d[3] (2740:2740:2740) (3106:3106:3106))
        (PORT d[4] (3320:3320:3320) (3815:3815:3815))
        (PORT d[5] (2485:2485:2485) (2820:2820:2820))
        (PORT d[6] (3596:3596:3596) (4140:4140:4140))
        (PORT d[7] (1069:1069:1069) (1195:1195:1195))
        (PORT d[8] (3169:3169:3169) (3655:3655:3655))
        (PORT d[9] (2896:2896:2896) (3348:3348:3348))
        (PORT d[10] (3339:3339:3339) (3866:3866:3866))
        (PORT d[11] (3050:3050:3050) (3522:3522:3522))
        (PORT d[12] (3571:3571:3571) (4048:4048:4048))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (5587:5587:5587) (4989:4989:4989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3043:3043:3043))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (5587:5587:5587) (4989:4989:4989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1346:1346:1346))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (5590:5590:5590) (4990:4990:4990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (5590:5590:5590) (4990:4990:4990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (550:550:550) (631:631:631))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3329:3329:3329) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (412:412:412) (490:490:490))
        (PORT d[1] (690:690:690) (791:791:791))
        (PORT d[2] (2031:2031:2031) (2323:2323:2323))
        (PORT d[3] (799:799:799) (902:902:902))
        (PORT d[4] (369:369:369) (415:415:415))
        (PORT d[5] (541:541:541) (620:620:620))
        (PORT d[6] (534:534:534) (607:607:607))
        (PORT d[7] (679:679:679) (769:769:769))
        (PORT d[8] (367:367:367) (423:423:423))
        (PORT d[9] (1542:1542:1542) (1773:1773:1773))
        (PORT d[10] (369:369:369) (419:419:419))
        (PORT d[11] (1214:1214:1214) (1393:1393:1393))
        (PORT d[12] (1535:1535:1535) (1750:1750:1750))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (3326:3326:3326) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (688:688:688))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (3326:3326:3326) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (783:783:783))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (3329:3329:3329) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (3329:3329:3329) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~250\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (712:712:712))
        (PORT datab (700:700:700) (794:794:794))
        (PORT datac (743:743:743) (861:861:861))
        (PORT datad (493:493:493) (556:556:556))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~251\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (711:711:711))
        (PORT datab (1061:1061:1061) (1219:1219:1219))
        (PORT datac (1051:1051:1051) (1230:1230:1230))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~254\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1943:1943:1943) (2260:2260:2260))
        (PORT datac (1971:1971:1971) (2288:2288:2288))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~259\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1969:1969:1969) (2286:2286:2286))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (734:734:734))
        (PORT datab (792:792:792) (906:906:906))
        (PORT datac (456:456:456) (567:567:567))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (768:768:768) (867:867:867))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (550:550:550))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datad (361:361:361) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (673:673:673))
        (PORT datab (481:481:481) (571:571:571))
        (PORT datac (272:272:272) (315:315:315))
        (PORT datad (485:485:485) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (524:524:524))
        (PORT datab (543:543:543) (654:654:654))
        (PORT datad (225:225:225) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (302:302:302))
        (PORT datab (711:711:711) (847:847:847))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (520:520:520) (622:622:622))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (609:609:609))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (889:889:889) (1031:1031:1031))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (548:548:548))
        (PORT datab (324:324:324) (383:383:383))
        (PORT datac (497:497:497) (593:593:593))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (603:603:603))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (461:461:461))
        (PORT datab (774:774:774) (913:913:913))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (488:488:488) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1247:1247:1247))
        (PORT datac (796:796:796) (906:906:906))
        (PORT datad (488:488:488) (599:599:599))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (667:667:667) (801:801:801))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~265\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (776:776:776))
        (PORT datab (185:185:185) (250:250:250))
        (PORT datac (459:459:459) (522:522:522))
        (PORT datad (732:732:732) (837:837:837))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1934:1934:1934))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6468:6468:6468) (5751:5751:5751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4469:4469:4469))
        (PORT d[1] (3419:3419:3419) (3932:3932:3932))
        (PORT d[2] (4594:4594:4594) (5219:5219:5219))
        (PORT d[3] (3733:3733:3733) (4225:4225:4225))
        (PORT d[4] (3770:3770:3770) (4351:4351:4351))
        (PORT d[5] (3768:3768:3768) (4364:4364:4364))
        (PORT d[6] (5008:5008:5008) (5733:5733:5733))
        (PORT d[7] (2094:2094:2094) (2463:2463:2463))
        (PORT d[8] (3129:3129:3129) (3662:3662:3662))
        (PORT d[9] (2710:2710:2710) (3138:3138:3138))
        (PORT d[10] (4344:4344:4344) (4951:4951:4951))
        (PORT d[11] (3699:3699:3699) (4230:4230:4230))
        (PORT d[12] (3937:3937:3937) (4566:4566:4566))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6465:6465:6465) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3273:3273:3273))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6465:6465:6465) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3288:3288:3288))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6468:6468:6468) (5751:5751:5751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (6468:6468:6468) (5751:5751:5751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1908:1908:1908))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5639:5639:5639) (5025:5025:5025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3053:3053:3053))
        (PORT d[1] (3662:3662:3662) (4190:4190:4190))
        (PORT d[2] (4067:4067:4067) (4656:4656:4656))
        (PORT d[3] (3008:3008:3008) (3404:3404:3404))
        (PORT d[4] (3745:3745:3745) (4320:4320:4320))
        (PORT d[5] (3150:3150:3150) (3545:3545:3545))
        (PORT d[6] (3619:3619:3619) (4170:4170:4170))
        (PORT d[7] (2309:2309:2309) (2703:2703:2703))
        (PORT d[8] (1944:1944:1944) (2266:2266:2266))
        (PORT d[9] (2021:2021:2021) (2352:2352:2352))
        (PORT d[10] (3390:3390:3390) (3918:3918:3918))
        (PORT d[11] (3264:3264:3264) (3763:3763:3763))
        (PORT d[12] (4369:4369:4369) (4914:4914:4914))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5636:5636:5636) (5024:5024:5024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1565:1565:1565))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5636:5636:5636) (5024:5024:5024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3569:3569:3569))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5639:5639:5639) (5025:5025:5025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (5639:5639:5639) (5025:5025:5025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~267\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1468:1468:1468))
        (PORT datab (183:183:183) (249:249:249))
        (PORT datac (637:637:637) (751:751:751))
        (PORT datad (1852:1852:1852) (2075:2075:2075))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1295:1295:1295))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (6318:6318:6318) (5627:5627:5627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1410:1410:1410))
        (PORT d[1] (1053:1053:1053) (1208:1208:1208))
        (PORT d[2] (2156:2156:2156) (2459:2459:2459))
        (PORT d[3] (968:968:968) (1127:1127:1127))
        (PORT d[4] (2343:2343:2343) (2696:2696:2696))
        (PORT d[5] (933:933:933) (1085:1085:1085))
        (PORT d[6] (1243:1243:1243) (1418:1418:1418))
        (PORT d[7] (3873:3873:3873) (4484:4484:4484))
        (PORT d[8] (957:957:957) (1108:1108:1108))
        (PORT d[9] (1152:1152:1152) (1326:1326:1326))
        (PORT d[10] (2000:2000:2000) (2283:2283:2283))
        (PORT d[11] (2193:2193:2193) (2534:2534:2534))
        (PORT d[12] (1699:1699:1699) (1947:1947:1947))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (6315:6315:6315) (5626:5626:5626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2153:2153:2153))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (6315:6315:6315) (5626:5626:5626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1173:1173:1173))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (6318:6318:6318) (5627:5627:5627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (6318:6318:6318) (5627:5627:5627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1618:1618:1618))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (6219:6219:6219) (5538:5538:5538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4550:4550:4550))
        (PORT d[1] (4913:4913:4913) (5621:5621:5621))
        (PORT d[2] (3519:3519:3519) (4002:4002:4002))
        (PORT d[3] (4363:4363:4363) (4931:4931:4931))
        (PORT d[4] (3037:3037:3037) (3507:3507:3507))
        (PORT d[5] (3789:3789:3789) (4386:4386:4386))
        (PORT d[6] (4799:4799:4799) (5506:5506:5506))
        (PORT d[7] (2980:2980:2980) (3367:3367:3367))
        (PORT d[8] (2227:2227:2227) (2590:2590:2590))
        (PORT d[9] (3234:3234:3234) (3703:3703:3703))
        (PORT d[10] (4840:4840:4840) (5541:5541:5541))
        (PORT d[11] (3731:3731:3731) (4291:4291:4291))
        (PORT d[12] (3980:3980:3980) (4554:4554:4554))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (6216:6216:6216) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2653:2653:2653))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (6216:6216:6216) (5537:5537:5537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1164:1164:1164))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (6219:6219:6219) (5538:5538:5538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (6219:6219:6219) (5538:5538:5538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~266\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (777:777:777))
        (PORT datab (178:178:178) (242:242:242))
        (PORT datac (760:760:760) (853:853:853))
        (PORT datad (826:826:826) (933:933:933))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~268\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (775:775:775) (902:902:902))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2811:2811:2811))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (4862:4862:4862) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (1059:1059:1059))
        (PORT d[1] (3691:3691:3691) (4237:4237:4237))
        (PORT d[2] (3204:3204:3204) (3670:3670:3670))
        (PORT d[3] (1177:1177:1177) (1339:1339:1339))
        (PORT d[4] (2967:2967:2967) (3418:3418:3418))
        (PORT d[5] (1270:1270:1270) (1457:1457:1457))
        (PORT d[6] (3284:3284:3284) (3752:3752:3752))
        (PORT d[7] (2672:2672:2672) (3087:3087:3087))
        (PORT d[8] (2698:2698:2698) (3113:3113:3113))
        (PORT d[9] (2288:2288:2288) (2643:2643:2643))
        (PORT d[10] (1442:1442:1442) (1640:1640:1640))
        (PORT d[11] (3006:3006:3006) (3463:3463:3463))
        (PORT d[12] (3628:3628:3628) (4127:4127:4127))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (4859:4859:4859) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2725:2725:2725))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (4859:4859:4859) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2801:2801:2801))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (4862:4862:4862) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (4862:4862:4862) (4373:4373:4373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2268:2268:2268))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (6057:6057:6057) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3431:3431:3431))
        (PORT d[1] (3422:3422:3422) (3936:3936:3936))
        (PORT d[2] (4445:4445:4445) (5090:5090:5090))
        (PORT d[3] (3381:3381:3381) (3830:3830:3830))
        (PORT d[4] (4089:4089:4089) (4707:4707:4707))
        (PORT d[5] (3502:3502:3502) (3944:3944:3944))
        (PORT d[6] (3980:3980:3980) (4576:4576:4576))
        (PORT d[7] (2105:2105:2105) (2468:2468:2468))
        (PORT d[8] (2281:2281:2281) (2648:2648:2648))
        (PORT d[9] (2205:2205:2205) (2571:2571:2571))
        (PORT d[10] (3743:3743:3743) (4321:4321:4321))
        (PORT d[11] (3416:3416:3416) (3938:3938:3938))
        (PORT d[12] (4707:4707:4707) (5293:5293:5293))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (6054:6054:6054) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2873:2873:2873))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (6054:6054:6054) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3965:3965:3965))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (6057:6057:6057) (5390:5390:5390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (6057:6057:6057) (5390:5390:5390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1294:1294:1294))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT ena (6119:6119:6119) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1257:1257:1257))
        (PORT d[1] (1225:1225:1225) (1405:1405:1405))
        (PORT d[2] (2148:2148:2148) (2451:2451:2451))
        (PORT d[3] (789:789:789) (919:919:919))
        (PORT d[4] (2338:2338:2338) (2688:2688:2688))
        (PORT d[5] (1086:1086:1086) (1253:1253:1253))
        (PORT d[6] (1253:1253:1253) (1427:1427:1427))
        (PORT d[7] (3863:3863:3863) (4471:4471:4471))
        (PORT d[8] (936:936:936) (1077:1077:1077))
        (PORT d[9] (783:783:783) (900:900:900))
        (PORT d[10] (2167:2167:2167) (2474:2474:2474))
        (PORT d[11] (2405:2405:2405) (2781:2781:2781))
        (PORT d[12] (1700:1700:1700) (1948:1948:1948))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (6116:6116:6116) (5451:5451:5451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2557:2557:2557))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (6116:6116:6116) (5451:5451:5451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1343:1343:1343))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT ena (6119:6119:6119) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT d[0] (6119:6119:6119) (5452:5452:5452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2609:2609:2609))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (4662:4662:4662) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1267:1267:1267))
        (PORT d[1] (3500:3500:3500) (4020:4020:4020))
        (PORT d[2] (3581:3581:3581) (4117:4117:4117))
        (PORT d[3] (1690:1690:1690) (1923:1923:1923))
        (PORT d[4] (2961:2961:2961) (3406:3406:3406))
        (PORT d[5] (1102:1102:1102) (1265:1265:1265))
        (PORT d[6] (3103:3103:3103) (3546:3546:3546))
        (PORT d[7] (2492:2492:2492) (2884:2884:2884))
        (PORT d[8] (2373:2373:2373) (2748:2748:2748))
        (PORT d[9] (2113:2113:2113) (2446:2446:2446))
        (PORT d[10] (1557:1557:1557) (1759:1759:1759))
        (PORT d[11] (3157:3157:3157) (3631:3631:3631))
        (PORT d[12] (3444:3444:3444) (3914:3914:3914))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4659:4659:4659) (4193:4193:4193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2920:2920:2920))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4659:4659:4659) (4193:4193:4193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2794:2794:2794))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (4662:4662:4662) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (4662:4662:4662) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~262\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (776:776:776))
        (PORT datab (183:183:183) (248:248:248))
        (PORT datac (870:870:870) (974:974:974))
        (PORT datad (887:887:887) (1020:1020:1020))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~263\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (940:940:940))
        (PORT datab (1584:1584:1584) (1780:1780:1780))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (342:342:342) (398:398:398))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2239:2239:2239))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (5172:5172:5172) (4628:4628:4628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2292:2292:2292))
        (PORT d[1] (3173:3173:3173) (3641:3641:3641))
        (PORT d[2] (3287:3287:3287) (3742:3742:3742))
        (PORT d[3] (2355:2355:2355) (2650:2650:2650))
        (PORT d[4] (3762:3762:3762) (4335:4335:4335))
        (PORT d[5] (2130:2130:2130) (2414:2414:2414))
        (PORT d[6] (2995:2995:2995) (3434:3434:3434))
        (PORT d[7] (1778:1778:1778) (2098:2098:2098))
        (PORT d[8] (2061:2061:2061) (2390:2390:2390))
        (PORT d[9] (1957:1957:1957) (2274:2274:2274))
        (PORT d[10] (2791:2791:2791) (3231:3231:3231))
        (PORT d[11] (3188:3188:3188) (3662:3662:3662))
        (PORT d[12] (3206:3206:3206) (3628:3628:3628))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (5169:5169:5169) (4627:4627:4627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1827:1827:1827))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (5169:5169:5169) (4627:4627:4627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2378:2378:2378))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (5172:5172:5172) (4628:4628:4628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (5172:5172:5172) (4628:4628:4628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2086:2086:2086))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6257:6257:6257) (5564:5564:5564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (4437:4437:4437))
        (PORT d[1] (3395:3395:3395) (3902:3902:3902))
        (PORT d[2] (4635:4635:4635) (5308:5308:5308))
        (PORT d[3] (3560:3560:3560) (4035:4035:4035))
        (PORT d[4] (3949:3949:3949) (4550:4550:4550))
        (PORT d[5] (3947:3947:3947) (4562:4562:4562))
        (PORT d[6] (5180:5180:5180) (5925:5925:5925))
        (PORT d[7] (2137:2137:2137) (2525:2525:2525))
        (PORT d[8] (2604:2604:2604) (3009:3009:3009))
        (PORT d[9] (2502:2502:2502) (2895:2895:2895))
        (PORT d[10] (3891:3891:3891) (4479:4479:4479))
        (PORT d[11] (3601:3601:3601) (4147:4147:4147))
        (PORT d[12] (3895:3895:3895) (4510:4510:4510))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6254:6254:6254) (5563:5563:5563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3268:3268:3268))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6254:6254:6254) (5563:5563:5563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3619:3619:3619))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6257:6257:6257) (5564:5564:5564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (6257:6257:6257) (5564:5564:5564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2412:2412:2412))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (4888:4888:4888) (4392:4392:4392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1707:1707:1707))
        (PORT d[1] (3136:3136:3136) (3598:3598:3598))
        (PORT d[2] (3492:3492:3492) (3997:3997:3997))
        (PORT d[3] (1860:1860:1860) (2106:2106:2106))
        (PORT d[4] (2999:2999:2999) (3449:3449:3449))
        (PORT d[5] (1640:1640:1640) (1882:1882:1882))
        (PORT d[6] (2585:2585:2585) (2955:2955:2955))
        (PORT d[7] (1783:1783:1783) (2077:2077:2077))
        (PORT d[8] (1836:1836:1836) (2134:2134:2134))
        (PORT d[9] (1887:1887:1887) (2174:2174:2174))
        (PORT d[10] (2587:2587:2587) (2991:2991:2991))
        (PORT d[11] (3186:3186:3186) (3667:3667:3667))
        (PORT d[12] (3051:3051:3051) (3459:3459:3459))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (4885:4885:4885) (4391:4391:4391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3967:3967:3967))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (4885:4885:4885) (4391:4391:4391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3080:3080:3080))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (4888:4888:4888) (4392:4392:4392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (4888:4888:4888) (4392:4392:4392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~260\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1732:1732:1732))
        (PORT datab (184:184:184) (249:249:249))
        (PORT datac (637:637:637) (751:751:751))
        (PORT datad (1519:1519:1519) (1709:1709:1709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2400:2400:2400))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (4674:4674:4674) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1678:1678:1678))
        (PORT d[1] (3137:3137:3137) (3604:3604:3604))
        (PORT d[2] (3539:3539:3539) (4058:4058:4058))
        (PORT d[3] (1688:1688:1688) (1914:1914:1914))
        (PORT d[4] (2970:2970:2970) (3416:3416:3416))
        (PORT d[5] (1625:1625:1625) (1862:1862:1862))
        (PORT d[6] (2443:2443:2443) (2805:2805:2805))
        (PORT d[7] (2146:2146:2146) (2495:2495:2495))
        (PORT d[8] (2177:2177:2177) (2516:2516:2516))
        (PORT d[9] (1964:1964:1964) (2274:2274:2274))
        (PORT d[10] (2643:2643:2643) (3072:3072:3072))
        (PORT d[11] (3343:3343:3343) (3846:3846:3846))
        (PORT d[12] (3120:3120:3120) (3548:3548:3548))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (4671:4671:4671) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2809:2809:2809))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (4671:4671:4671) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3447:3447:3447))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (4674:4674:4674) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (4674:4674:4674) (4203:4203:4203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~261\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (2123:2123:2123))
        (PORT datab (180:180:180) (243:243:243))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1361:1361:1361) (1536:1536:1536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~264\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (930:930:930))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (752:752:752) (866:866:866))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~269\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (753:753:753) (867:867:867))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (552:552:552))
        (PORT datab (371:371:371) (449:449:449))
        (PORT datad (362:362:362) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (804:804:804))
        (PORT datab (478:478:478) (567:567:567))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (483:483:483) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (820:820:820))
        (PORT datab (441:441:441) (540:540:540))
        (PORT datad (124:124:124) (148:148:148))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[17\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (651:651:651))
        (PORT datab (368:368:368) (433:433:433))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (374:374:374) (446:446:446))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (897:897:897))
        (PORT datab (562:562:562) (680:680:680))
        (PORT datad (488:488:488) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (779:779:779) (885:885:885))
        (PORT clrn (1134:1134:1134) (1141:1141:1141))
        (PORT sclr (993:993:993) (1154:1154:1154))
        (PORT sload (1134:1134:1134) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (662:662:662))
        (PORT datab (540:540:540) (643:643:643))
        (PORT datac (592:592:592) (687:687:687))
        (PORT datad (785:785:785) (931:931:931))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (668:668:668))
        (PORT datac (731:731:731) (844:844:844))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (509:509:509) (594:594:594))
        (PORT datac (343:343:343) (397:397:397))
        (PORT datad (541:541:541) (641:641:641))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (693:693:693) (778:778:778))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (1080:1080:1080) (1226:1226:1226))
        (PORT sload (935:935:935) (1065:1065:1065))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2402:2402:2402))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7302:7302:7302) (6478:6478:6478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3620:3620:3620))
        (PORT d[1] (4777:4777:4777) (5496:5496:5496))
        (PORT d[2] (4060:4060:4060) (4618:4618:4618))
        (PORT d[3] (3909:3909:3909) (4484:4484:4484))
        (PORT d[4] (3222:3222:3222) (3721:3721:3721))
        (PORT d[5] (3233:3233:3233) (3751:3751:3751))
        (PORT d[6] (4454:4454:4454) (5107:5107:5107))
        (PORT d[7] (4188:4188:4188) (4689:4689:4689))
        (PORT d[8] (2516:2516:2516) (2945:2945:2945))
        (PORT d[9] (3669:3669:3669) (4202:4202:4202))
        (PORT d[10] (3829:3829:3829) (4374:4374:4374))
        (PORT d[11] (3456:3456:3456) (3953:3953:3953))
        (PORT d[12] (3173:3173:3173) (3676:3676:3676))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7299:7299:7299) (6477:6477:6477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3354:3354:3354))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7299:7299:7299) (6477:6477:6477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3388:3388:3388))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7302:7302:7302) (6478:6478:6478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (7302:7302:7302) (6478:6478:6478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2510:2510:2510))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (7264:7264:7264) (6463:6463:6463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2258:2258:2258))
        (PORT d[1] (3814:3814:3814) (4351:4351:4351))
        (PORT d[2] (3733:3733:3733) (4273:4273:4273))
        (PORT d[3] (4190:4190:4190) (4828:4828:4828))
        (PORT d[4] (3825:3825:3825) (4366:4366:4366))
        (PORT d[5] (2707:2707:2707) (3104:3104:3104))
        (PORT d[6] (3892:3892:3892) (4433:4433:4433))
        (PORT d[7] (3057:3057:3057) (3517:3517:3517))
        (PORT d[8] (3201:3201:3201) (3721:3721:3721))
        (PORT d[9] (3532:3532:3532) (4033:4033:4033))
        (PORT d[10] (3516:3516:3516) (4042:4042:4042))
        (PORT d[11] (1692:1692:1692) (1974:1974:1974))
        (PORT d[12] (2503:2503:2503) (2903:2903:2903))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (7261:7261:7261) (6462:6462:6462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2497:2497:2497))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (7261:7261:7261) (6462:6462:6462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2497:2497:2497))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (7264:7264:7264) (6463:6463:6463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (7264:7264:7264) (6463:6463:6463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2105:2105:2105) (2348:2348:2348))
        (PORT datac (1718:1718:1718) (1964:1964:1964))
        (PORT datad (461:461:461) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2655:2655:2655))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (8187:8187:8187) (7269:7269:7269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2493:2493:2493))
        (PORT d[1] (4462:4462:4462) (5135:5135:5135))
        (PORT d[2] (4030:4030:4030) (4594:4594:4594))
        (PORT d[3] (4142:4142:4142) (4770:4770:4770))
        (PORT d[4] (4542:4542:4542) (5172:5172:5172))
        (PORT d[5] (3227:3227:3227) (3711:3711:3711))
        (PORT d[6] (4453:4453:4453) (5085:5085:5085))
        (PORT d[7] (3027:3027:3027) (3495:3495:3495))
        (PORT d[8] (3014:3014:3014) (3496:3496:3496))
        (PORT d[9] (4076:4076:4076) (4627:4627:4627))
        (PORT d[10] (4194:4194:4194) (4794:4794:4794))
        (PORT d[11] (1895:1895:1895) (2206:2206:2206))
        (PORT d[12] (3038:3038:3038) (3516:3516:3516))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (8184:8184:8184) (7268:7268:7268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3670:3670:3670))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (8184:8184:8184) (7268:7268:7268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3176:3176:3176))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (8187:8187:8187) (7269:7269:7269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (8187:8187:8187) (7269:7269:7269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2859:2859:2859))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7974:7974:7974) (7086:7086:7086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2850:2850:2850))
        (PORT d[1] (4446:4446:4446) (5105:5105:5105))
        (PORT d[2] (3871:3871:3871) (4418:4418:4418))
        (PORT d[3] (4154:4154:4154) (4784:4784:4784))
        (PORT d[4] (4539:4539:4539) (5165:5165:5165))
        (PORT d[5] (3390:3390:3390) (3890:3890:3890))
        (PORT d[6] (4467:4467:4467) (5105:5105:5105))
        (PORT d[7] (3033:3033:3033) (3501:3501:3501))
        (PORT d[8] (3166:3166:3166) (3667:3667:3667))
        (PORT d[9] (4100:4100:4100) (4660:4660:4660))
        (PORT d[10] (4214:4214:4214) (4820:4820:4820))
        (PORT d[11] (1915:1915:1915) (2229:2229:2229))
        (PORT d[12] (3062:3062:3062) (3550:3550:3550))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7971:7971:7971) (7085:7085:7085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4800:4800:4800))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7971:7971:7971) (7085:7085:7085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3169:3169:3169))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7974:7974:7974) (7086:7086:7086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (7974:7974:7974) (7086:7086:7086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1991:1991:1991))
        (PORT datab (1746:1746:1746) (2015:2015:2015))
        (PORT datac (851:851:851) (980:980:980))
        (PORT datad (1209:1209:1209) (1340:1340:1340))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (439:439:439))
        (PORT datab (1747:1747:1747) (2016:2016:2016))
        (PORT datac (1495:1495:1495) (1738:1738:1738))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2885:2885:2885))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7048:7048:7048) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2425:2425:2425))
        (PORT d[1] (3990:3990:3990) (4554:4554:4554))
        (PORT d[2] (3925:3925:3925) (4494:4494:4494))
        (PORT d[3] (4370:4370:4370) (5033:5033:5033))
        (PORT d[4] (4026:4026:4026) (4597:4597:4597))
        (PORT d[5] (1982:1982:1982) (2271:2271:2271))
        (PORT d[6] (4073:4073:4073) (4638:4638:4638))
        (PORT d[7] (1787:1787:1787) (2067:2067:2067))
        (PORT d[8] (1812:1812:1812) (2101:2101:2101))
        (PORT d[9] (3713:3713:3713) (4240:4240:4240))
        (PORT d[10] (3887:3887:3887) (4468:4468:4468))
        (PORT d[11] (1873:1873:1873) (2184:2184:2184))
        (PORT d[12] (2704:2704:2704) (3134:3134:3134))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (7045:7045:7045) (6273:6273:6273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1506:1506:1506))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (7045:7045:7045) (6273:6273:6273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2489:2489:2489))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7048:7048:7048) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (7048:7048:7048) (6274:6274:6274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2707:2707:2707))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (7240:7240:7240) (6442:6442:6442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2404:2404:2404))
        (PORT d[1] (3984:3984:3984) (4543:4543:4543))
        (PORT d[2] (3756:3756:3756) (4301:4301:4301))
        (PORT d[3] (4350:4350:4350) (5010:5010:5010))
        (PORT d[4] (4017:4017:4017) (4587:4587:4587))
        (PORT d[5] (2721:2721:2721) (3126:3126:3126))
        (PORT d[6] (3910:3910:3910) (4456:4456:4456))
        (PORT d[7] (1768:1768:1768) (2046:2046:2046))
        (PORT d[8] (1887:1887:1887) (2187:2187:2187))
        (PORT d[9] (3706:3706:3706) (4225:4225:4225))
        (PORT d[10] (3692:3692:3692) (4243:4243:4243))
        (PORT d[11] (1878:1878:1878) (2185:2185:2185))
        (PORT d[12] (2516:2516:2516) (2921:2921:2921))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (7237:7237:7237) (6441:6441:6441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (3168:3168:3168))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (7237:7237:7237) (6441:6441:6441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2317:2317:2317))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (7240:7240:7240) (6442:6442:6442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (7240:7240:7240) (6442:6442:6442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2689:2689:2689))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (7049:7049:7049) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2438:2438:2438))
        (PORT d[1] (3985:3985:3985) (4544:4544:4544))
        (PORT d[2] (3756:3756:3756) (4299:4299:4299))
        (PORT d[3] (4362:4362:4362) (5025:5025:5025))
        (PORT d[4] (4026:4026:4026) (4599:4599:4599))
        (PORT d[5] (2867:2867:2867) (3285:3285:3285))
        (PORT d[6] (4060:4060:4060) (4624:4624:4624))
        (PORT d[7] (1794:1794:1794) (2079:2079:2079))
        (PORT d[8] (1896:1896:1896) (2204:2204:2204))
        (PORT d[9] (3720:3720:3720) (4245:4245:4245))
        (PORT d[10] (3886:3886:3886) (4471:4471:4471))
        (PORT d[11] (1881:1881:1881) (2191:2191:2191))
        (PORT d[12] (2686:2686:2686) (3113:3113:3113))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (7046:7046:7046) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2566:2566:2566))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (7046:7046:7046) (6274:6274:6274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2478:2478:2478))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (7049:7049:7049) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (7049:7049:7049) (6275:6275:6275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1986:1986:1986))
        (PORT datab (630:630:630) (719:719:719))
        (PORT datac (1730:1730:1730) (1994:1994:1994))
        (PORT datad (612:612:612) (681:681:681))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2522:2522:2522))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (3534:3534:3534) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2199:2199:2199))
        (PORT d[1] (1601:1601:1601) (1839:1839:1839))
        (PORT d[2] (1312:1312:1312) (1499:1499:1499))
        (PORT d[3] (1534:1534:1534) (1783:1783:1783))
        (PORT d[4] (3661:3661:3661) (4183:4183:4183))
        (PORT d[5] (2805:2805:2805) (3248:3248:3248))
        (PORT d[6] (2113:2113:2113) (2398:2398:2398))
        (PORT d[7] (3322:3322:3322) (3847:3847:3847))
        (PORT d[8] (2455:2455:2455) (2851:2851:2851))
        (PORT d[9] (3019:3019:3019) (3453:3453:3453))
        (PORT d[10] (1412:1412:1412) (1602:1602:1602))
        (PORT d[11] (1657:1657:1657) (1926:1926:1926))
        (PORT d[12] (1889:1889:1889) (2183:2183:2183))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (3531:3531:3531) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1941:1941:1941))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (3531:3531:3531) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3696:3696:3696))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (3534:3534:3534) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (3534:3534:3534) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (694:694:694))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1713:1713:1713) (1958:1958:1958))
        (PORT datad (422:422:422) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2483:2483:2483))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (7451:7451:7451) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2434:2434:2434))
        (PORT d[1] (3806:3806:3806) (4344:4344:4344))
        (PORT d[2] (3564:3564:3564) (4080:4080:4080))
        (PORT d[3] (4170:4170:4170) (4805:4805:4805))
        (PORT d[4] (3826:3826:3826) (4369:4369:4369))
        (PORT d[5] (2547:2547:2547) (2929:2929:2929))
        (PORT d[6] (3729:3729:3729) (4252:4252:4252))
        (PORT d[7] (3037:3037:3037) (3491:3491:3491))
        (PORT d[8] (3171:3171:3171) (3685:3685:3685))
        (PORT d[9] (3525:3525:3525) (4018:4018:4018))
        (PORT d[10] (3504:3504:3504) (4020:4020:4020))
        (PORT d[11] (1858:1858:1858) (2160:2160:2160))
        (PORT d[12] (2323:2323:2323) (2696:2696:2696))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (7448:7448:7448) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3913:3913:3913))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (7448:7448:7448) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2514:2514:2514))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (7451:7451:7451) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (7451:7451:7451) (6628:6628:6628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2791:2791:2791))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (8197:8197:8197) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2475:2475:2475))
        (PORT d[1] (4444:4444:4444) (5113:5113:5113))
        (PORT d[2] (3703:3703:3703) (4230:4230:4230))
        (PORT d[3] (4001:4001:4001) (4619:4619:4619))
        (PORT d[4] (4534:4534:4534) (5153:5153:5153))
        (PORT d[5] (3228:3228:3228) (3709:3709:3709))
        (PORT d[6] (4625:4625:4625) (5289:5289:5289))
        (PORT d[7] (3014:3014:3014) (3475:3475:3475))
        (PORT d[8] (3016:3016:3016) (3501:3501:3501))
        (PORT d[9] (4069:4069:4069) (4619:4619:4619))
        (PORT d[10] (4195:4195:4195) (4799:4799:4799))
        (PORT d[11] (1881:1881:1881) (2188:2188:2188))
        (PORT d[12] (3031:3031:3031) (3509:3509:3509))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (8194:8194:8194) (7276:7276:7276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2636:2636:2636))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (8194:8194:8194) (7276:7276:7276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3177:3177:3177))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (8197:8197:8197) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (8197:8197:8197) (7277:7277:7277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2854:2854:2854))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (7979:7979:7979) (7089:7089:7089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (3021:3021:3021))
        (PORT d[1] (4448:4448:4448) (5112:5112:5112))
        (PORT d[2] (3888:3888:3888) (4439:4439:4439))
        (PORT d[3] (4182:4182:4182) (4819:4819:4819))
        (PORT d[4] (4550:4550:4550) (5180:5180:5180))
        (PORT d[5] (3396:3396:3396) (3897:3897:3897))
        (PORT d[6] (4465:4465:4465) (5105:5105:5105))
        (PORT d[7] (3039:3039:3039) (3507:3507:3507))
        (PORT d[8] (3179:3179:3179) (3681:3681:3681))
        (PORT d[9] (4095:4095:4095) (4656:4656:4656))
        (PORT d[10] (4201:4201:4201) (4801:4801:4801))
        (PORT d[11] (1916:1916:1916) (2231:2231:2231))
        (PORT d[12] (3054:3054:3054) (3543:3543:3543))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (7976:7976:7976) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2506:2506:2506))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (7976:7976:7976) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (3155:3155:3155))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (7979:7979:7979) (7089:7089:7089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (7979:7979:7979) (7089:7089:7089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2159:2159:2159))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (7115:7115:7115) (6312:6312:6312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (4069:4069:4069))
        (PORT d[1] (4181:4181:4181) (4788:4788:4788))
        (PORT d[2] (4275:4275:4275) (4891:4891:4891))
        (PORT d[3] (3641:3641:3641) (4105:4105:4105))
        (PORT d[4] (2716:2716:2716) (3114:3114:3114))
        (PORT d[5] (3040:3040:3040) (3526:3526:3526))
        (PORT d[6] (4247:4247:4247) (4874:4874:4874))
        (PORT d[7] (2395:2395:2395) (2687:2687:2687))
        (PORT d[8] (3382:3382:3382) (3917:3917:3917))
        (PORT d[9] (2695:2695:2695) (3089:3089:3089))
        (PORT d[10] (4268:4268:4268) (4879:4879:4879))
        (PORT d[11] (3002:3002:3002) (3453:3453:3453))
        (PORT d[12] (3311:3311:3311) (3808:3808:3808))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (7112:7112:7112) (6311:6311:6311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2695:2695:2695))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (7112:7112:7112) (6311:6311:6311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3501:3501:3501))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (7115:7115:7115) (6312:6312:6312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (7115:7115:7115) (6312:6312:6312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1985:1985:1985))
        (PORT datab (1748:1748:1748) (2017:2017:2017))
        (PORT datac (681:681:681) (789:789:789))
        (PORT datad (1112:1112:1112) (1270:1270:1270))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (704:704:704))
        (PORT datab (1293:1293:1293) (1427:1427:1427))
        (PORT datac (1718:1718:1718) (1964:1964:1964))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (2056:2056:2056))
        (PORT datab (1510:1510:1510) (1759:1759:1759))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (2008:2008:2008))
        (PORT datab (1532:1532:1532) (1767:1767:1767))
        (PORT datac (1568:1568:1568) (1798:1798:1798))
        (PORT datad (901:901:901) (1041:1041:1041))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (2055:2055:2055))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (486:486:486) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (623:623:623))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (772:772:772))
        (PORT datab (646:646:646) (746:746:746))
        (PORT datac (494:494:494) (591:591:591))
        (PORT datad (491:491:491) (563:563:563))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (637:637:637) (739:739:739))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (590:590:590))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (206:206:206) (245:245:245))
        (PORT datad (127:127:127) (151:151:151))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (175:175:175) (236:236:236))
        (PORT datac (1571:1571:1571) (1763:1763:1763))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (503:503:503))
        (PORT datab (444:444:444) (543:543:543))
        (PORT datad (126:126:126) (152:152:152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (428:428:428))
        (PORT clrn (1142:1142:1142) (1147:1147:1147))
        (PORT sload (670:670:670) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[16\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (435:435:435))
        (PORT datab (1134:1134:1134) (1302:1302:1302))
        (PORT datac (536:536:536) (635:635:635))
        (PORT datad (322:322:322) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[15\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (680:680:680))
        (PORT datab (555:555:555) (686:686:686))
        (PORT datac (125:125:125) (155:155:155))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (609:609:609))
        (PORT datab (542:542:542) (645:645:645))
        (PORT datac (538:538:538) (637:637:637))
        (PORT datad (772:772:772) (916:916:916))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (731:731:731) (843:843:843))
        (PORT datad (542:542:542) (642:642:642))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (667:667:667))
        (PORT datab (1173:1173:1173) (1348:1348:1348))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (322:322:322) (371:371:371))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (678:678:678) (760:760:760))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (1080:1080:1080) (1226:1226:1226))
        (PORT sload (935:935:935) (1065:1065:1065))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (392:392:392))
        (PORT datab (1134:1134:1134) (1302:1302:1302))
        (PORT datac (542:542:542) (642:642:642))
        (PORT datad (354:354:354) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (428:428:428))
        (PORT datab (530:530:530) (636:636:636))
        (PORT datad (308:308:308) (363:363:363))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1051:1051:1051) (1173:1173:1173))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (662:662:662))
        (PORT datab (609:609:609) (727:727:727))
        (PORT datac (605:605:605) (708:708:708))
        (PORT datad (219:219:219) (269:269:269))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (521:521:521))
        (PORT datac (732:732:732) (844:844:844))
        (PORT datad (540:540:540) (640:640:640))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (670:670:670))
        (PORT datab (488:488:488) (569:569:569))
        (PORT datac (323:323:323) (372:372:372))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (699:699:699) (790:790:790))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT sclr (1080:1080:1080) (1226:1226:1226))
        (PORT sload (935:935:935) (1065:1065:1065))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (212:212:212))
        (PORT datad (326:326:326) (380:380:380))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (627:627:627) (699:699:699))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (747:747:747))
        (PORT datab (800:800:800) (916:916:916))
        (PORT datac (450:450:450) (561:561:561))
        (PORT datad (356:356:356) (408:408:408))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (794:794:794) (905:905:905))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (264:264:264))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (325:325:325) (381:381:381))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1690:1690:1690))
        (PORT datab (1498:1498:1498) (1730:1730:1730))
        (PORT datac (1925:1925:1925) (2240:2240:2240))
        (PORT datad (1165:1165:1165) (1307:1307:1307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1654:1654:1654))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2142:2142:2142) (1967:1967:1967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1535:1535:1535))
        (PORT d[1] (4116:4116:4116) (4697:4697:4697))
        (PORT d[2] (2638:2638:2638) (2998:2998:2998))
        (PORT d[3] (1592:1592:1592) (1796:1796:1796))
        (PORT d[4] (1496:1496:1496) (1709:1709:1709))
        (PORT d[5] (3758:3758:3758) (4351:4351:4351))
        (PORT d[6] (3984:3984:3984) (4550:4550:4550))
        (PORT d[7] (2689:2689:2689) (3150:3150:3150))
        (PORT d[8] (2572:2572:2572) (2969:2969:2969))
        (PORT d[9] (2498:2498:2498) (2847:2847:2847))
        (PORT d[10] (3169:3169:3169) (3624:3624:3624))
        (PORT d[11] (2720:2720:2720) (3094:3094:3094))
        (PORT d[12] (2286:2286:2286) (2647:2647:2647))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2139:2139:2139) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1979:1979:1979))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2139:2139:2139) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1616:1616:1616))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2142:2142:2142) (1967:1967:1967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (2142:2142:2142) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3539:3539:3539))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (8979:8979:8979) (7964:7964:7964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2717:2717:2717))
        (PORT d[1] (3887:3887:3887) (4484:4484:4484))
        (PORT d[2] (2795:2795:2795) (3200:3200:3200))
        (PORT d[3] (3083:3083:3083) (3567:3567:3567))
        (PORT d[4] (3575:3575:3575) (4058:4058:4058))
        (PORT d[5] (2404:2404:2404) (2770:2770:2770))
        (PORT d[6] (3561:3561:3561) (4065:4065:4065))
        (PORT d[7] (1883:1883:1883) (2202:2202:2202))
        (PORT d[8] (2166:2166:2166) (2534:2534:2534))
        (PORT d[9] (3167:3167:3167) (3574:3574:3574))
        (PORT d[10] (3159:3159:3159) (3626:3626:3626))
        (PORT d[11] (2035:2035:2035) (2368:2368:2368))
        (PORT d[12] (2272:2272:2272) (2629:2629:2629))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (8976:8976:8976) (7963:7963:7963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2673:2673:2673))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (8976:8976:8976) (7963:7963:7963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3745:3745:3745))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (8979:8979:8979) (7964:7964:7964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (8979:8979:8979) (7964:7964:7964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1698:1698:1698))
        (PORT datab (718:718:718) (819:819:819))
        (PORT datac (1485:1485:1485) (1713:1713:1713))
        (PORT datad (1487:1487:1487) (1726:1726:1726))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3539:3539:3539))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (8524:8524:8524) (7569:7569:7569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (3044:3044:3044))
        (PORT d[1] (3676:3676:3676) (4228:4228:4228))
        (PORT d[2] (2778:2778:2778) (3176:3176:3176))
        (PORT d[3] (3106:3106:3106) (3592:3592:3592))
        (PORT d[4] (3372:3372:3372) (3848:3848:3848))
        (PORT d[5] (2362:2362:2362) (2709:2709:2709))
        (PORT d[6] (3162:3162:3162) (3586:3586:3586))
        (PORT d[7] (1496:1496:1496) (1746:1746:1746))
        (PORT d[8] (2309:2309:2309) (2691:2691:2691))
        (PORT d[9] (2781:2781:2781) (3158:3158:3158))
        (PORT d[10] (3225:3225:3225) (3687:3687:3687))
        (PORT d[11] (2736:2736:2736) (3167:3167:3167))
        (PORT d[12] (2275:2275:2275) (2626:2626:2626))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (8521:8521:8521) (7568:7568:7568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3332:3332:3332))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (8521:8521:8521) (7568:7568:7568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3305:3305:3305))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT ena (8524:8524:8524) (7569:7569:7569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (8524:8524:8524) (7569:7569:7569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3139:3139:3139))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3728:3728:3728) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3627:3627:3627))
        (PORT d[1] (1773:1773:1773) (2037:2037:2037))
        (PORT d[2] (3174:3174:3174) (3617:3617:3617))
        (PORT d[3] (1536:1536:1536) (1784:1784:1784))
        (PORT d[4] (3482:3482:3482) (3967:3967:3967))
        (PORT d[5] (2793:2793:2793) (3231:3231:3231))
        (PORT d[6] (1949:1949:1949) (2210:2210:2210))
        (PORT d[7] (3142:3142:3142) (3644:3644:3644))
        (PORT d[8] (2282:2282:2282) (2656:2656:2656))
        (PORT d[9] (3023:3023:3023) (3462:3462:3462))
        (PORT d[10] (3114:3114:3114) (3530:3530:3530))
        (PORT d[11] (1637:1637:1637) (1901:1901:1901))
        (PORT d[12] (1870:1870:1870) (2159:2159:2159))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3725:3725:3725) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3392:3392:3392))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (3725:3725:3725) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2718:2718:2718))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (3728:3728:3728) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (3728:3728:3728) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1697:1697:1697))
        (PORT datab (1144:1144:1144) (1330:1330:1330))
        (PORT datac (1485:1485:1485) (1712:1712:1712))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1928:1928:1928) (2243:2243:2243))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2348:2348:2348))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (1500:1500:1500) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2524:2524:2524))
        (PORT d[1] (3441:3441:3441) (3937:3937:3937))
        (PORT d[2] (2086:2086:2086) (2368:2368:2368))
        (PORT d[3] (2103:2103:2103) (2371:2371:2371))
        (PORT d[4] (2175:2175:2175) (2482:2482:2482))
        (PORT d[5] (3043:3043:3043) (3534:3534:3534))
        (PORT d[6] (4015:4015:4015) (4590:4590:4590))
        (PORT d[7] (2116:2116:2116) (2497:2497:2497))
        (PORT d[8] (1727:1727:1727) (2009:2009:2009))
        (PORT d[9] (2820:2820:2820) (3207:3207:3207))
        (PORT d[10] (3363:3363:3363) (3853:3853:3853))
        (PORT d[11] (2311:2311:2311) (2627:2627:2627))
        (PORT d[12] (2642:2642:2642) (3055:3055:3055))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (1497:1497:1497) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2245:2245:2245))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (1497:1497:1497) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2480:2480:2480))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT ena (1500:1500:1500) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1500:1500:1500) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2841:2841:2841))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (2676:2676:2676) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2951:2951:2951))
        (PORT d[1] (3437:3437:3437) (3954:3954:3954))
        (PORT d[2] (2553:2553:2553) (2890:2890:2890))
        (PORT d[3] (2782:2782:2782) (3209:3209:3209))
        (PORT d[4] (2820:2820:2820) (3221:3221:3221))
        (PORT d[5] (2616:2616:2616) (3036:3036:3036))
        (PORT d[6] (2773:2773:2773) (3139:3139:3139))
        (PORT d[7] (2057:2057:2057) (2401:2401:2401))
        (PORT d[8] (2139:2139:2139) (2502:2502:2502))
        (PORT d[9] (2493:2493:2493) (2823:2823:2823))
        (PORT d[10] (2562:2562:2562) (2902:2902:2902))
        (PORT d[11] (2651:2651:2651) (3101:3101:3101))
        (PORT d[12] (1892:1892:1892) (2179:2179:2179))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT ena (2673:2673:2673) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2188:2188:2188))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (PORT ena (2673:2673:2673) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2817:2817:2817))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT ena (2676:2676:2676) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (2676:2676:2676) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3877:3877:3877))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (9005:9005:9005) (7984:7984:7984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2899:2899:2899))
        (PORT d[1] (4044:4044:4044) (4659:4659:4659))
        (PORT d[2] (2981:2981:2981) (3407:3407:3407))
        (PORT d[3] (3277:3277:3277) (3790:3790:3790))
        (PORT d[4] (3778:3778:3778) (4292:4292:4292))
        (PORT d[5] (2519:2519:2519) (2892:2892:2892))
        (PORT d[6] (3749:3749:3749) (4282:4282:4282))
        (PORT d[7] (2056:2056:2056) (2393:2393:2393))
        (PORT d[8] (2306:2306:2306) (2691:2691:2691))
        (PORT d[9] (3346:3346:3346) (3781:3781:3781))
        (PORT d[10] (3328:3328:3328) (3809:3809:3809))
        (PORT d[11] (2479:2479:2479) (2876:2876:2876))
        (PORT d[12] (2309:2309:2309) (2681:2681:2681))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (9002:9002:9002) (7983:7983:7983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3397:3397:3397))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (9002:9002:9002) (7983:7983:7983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3950:3950:3950))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT ena (9005:9005:9005) (7984:7984:7984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (9005:9005:9005) (7984:7984:7984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2807:2807:2807))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (2489:2489:2489) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3171:3171:3171))
        (PORT d[1] (2690:2690:2690) (3080:3080:3080))
        (PORT d[2] (2726:2726:2726) (3085:3085:3085))
        (PORT d[3] (2802:2802:2802) (3242:3242:3242))
        (PORT d[4] (2664:2664:2664) (3050:3050:3050))
        (PORT d[5] (2607:2607:2607) (3016:3016:3016))
        (PORT d[6] (2640:2640:2640) (2993:2993:2993))
        (PORT d[7] (2241:2241:2241) (2607:2607:2607))
        (PORT d[8] (1969:1969:1969) (2313:2313:2313))
        (PORT d[9] (2984:2984:2984) (3381:3381:3381))
        (PORT d[10] (2417:2417:2417) (2739:2739:2739))
        (PORT d[11] (2717:2717:2717) (3182:3182:3182))
        (PORT d[12] (2094:2094:2094) (2408:2408:2408))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (2486:2486:2486) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2924:2924:2924))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT ena (2486:2486:2486) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2628:2628:2628))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT ena (2489:2489:2489) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (2489:2489:2489) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1693:1693:1693))
        (PORT datab (2161:2161:2161) (2450:2450:2450))
        (PORT datac (1483:1483:1483) (1710:1710:1710))
        (PORT datad (1036:1036:1036) (1178:1178:1178))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1694:1694:1694))
        (PORT datab (971:971:971) (1123:1123:1123))
        (PORT datac (1163:1163:1163) (1312:1312:1312))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2842:2842:2842))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (3741:3741:3741) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3633:3633:3633))
        (PORT d[1] (1784:1784:1784) (2049:2049:2049))
        (PORT d[2] (3000:3000:3000) (3419:3419:3419))
        (PORT d[3] (1717:1717:1717) (1995:1995:1995))
        (PORT d[4] (3473:3473:3473) (3969:3969:3969))
        (PORT d[5] (2617:2617:2617) (3030:3030:3030))
        (PORT d[6] (1941:1941:1941) (2207:2207:2207))
        (PORT d[7] (3144:3144:3144) (3643:3643:3643))
        (PORT d[8] (2110:2110:2110) (2461:2461:2461))
        (PORT d[9] (2822:2822:2822) (3223:3223:3223))
        (PORT d[10] (3094:3094:3094) (3502:3502:3502))
        (PORT d[11] (1622:1622:1622) (1883:1883:1883))
        (PORT d[12] (1699:1699:1699) (1968:1968:1968))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (3738:3738:3738) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1723:1723:1723))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (3738:3738:3738) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2582:2582:2582))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (3741:3741:3741) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (3741:3741:3741) (3355:3355:3355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3553:3553:3553))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (8411:8411:8411) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2468:2468:2468))
        (PORT d[1] (4253:4253:4253) (4892:4892:4892))
        (PORT d[2] (3524:3524:3524) (4028:4028:4028))
        (PORT d[3] (3959:3959:3959) (4562:4562:4562))
        (PORT d[4] (4341:4341:4341) (4939:4939:4939))
        (PORT d[5] (3052:3052:3052) (3512:3512:3512))
        (PORT d[6] (4279:4279:4279) (4893:4893:4893))
        (PORT d[7] (2852:2852:2852) (3297:3297:3297))
        (PORT d[8] (2837:2837:2837) (3295:3295:3295))
        (PORT d[9] (3889:3889:3889) (4410:4410:4410))
        (PORT d[10] (3844:3844:3844) (4401:4401:4401))
        (PORT d[11] (1883:1883:1883) (2185:2185:2185))
        (PORT d[12] (2852:2852:2852) (3301:3301:3301))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (8408:8408:8408) (7462:7462:7462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2294:2294:2294))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (8408:8408:8408) (7462:7462:7462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4501:4501:4501))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (8411:8411:8411) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (8411:8411:8411) (7463:7463:7463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2823:2823:2823))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3939:3939:3939) (3530:3530:3530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3405:3405:3405))
        (PORT d[1] (1960:1960:1960) (2245:2245:2245))
        (PORT d[2] (2963:2963:2963) (3375:3375:3375))
        (PORT d[3] (1888:1888:1888) (2185:2185:2185))
        (PORT d[4] (3309:3309:3309) (3786:3786:3786))
        (PORT d[5] (2436:2436:2436) (2824:2824:2824))
        (PORT d[6] (1776:1776:1776) (2012:2012:2012))
        (PORT d[7] (2968:2968:2968) (3442:3442:3442))
        (PORT d[8] (1931:1931:1931) (2256:2256:2256))
        (PORT d[9] (2821:2821:2821) (3224:3224:3224))
        (PORT d[10] (2919:2919:2919) (3305:3305:3305))
        (PORT d[11] (1651:1651:1651) (1917:1917:1917))
        (PORT d[12] (2057:2057:2057) (2372:2372:2372))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3936:3936:3936) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2086:2086:2086))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (3936:3936:3936) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2392:2392:2392))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (3939:3939:3939) (3530:3530:3530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (3939:3939:3939) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1691:1691:1691))
        (PORT datab (1499:1499:1499) (1731:1731:1731))
        (PORT datac (869:869:869) (1004:1004:1004))
        (PORT datad (475:475:475) (532:532:532))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2948:2948:2948))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2297:2297:2297) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3371:3371:3371))
        (PORT d[1] (2463:2463:2463) (2810:2810:2810))
        (PORT d[2] (2417:2417:2417) (2747:2747:2747))
        (PORT d[3] (2442:2442:2442) (2824:2824:2824))
        (PORT d[4] (2628:2628:2628) (3001:3001:3001))
        (PORT d[5] (2637:2637:2637) (3057:3057:3057))
        (PORT d[6] (2621:2621:2621) (2971:2971:2971))
        (PORT d[7] (2411:2411:2411) (2799:2799:2799))
        (PORT d[8] (1932:1932:1932) (2274:2274:2274))
        (PORT d[9] (2235:2235:2235) (2542:2542:2542))
        (PORT d[10] (2220:2220:2220) (2506:2506:2506))
        (PORT d[11] (2893:2893:2893) (3380:3380:3380))
        (PORT d[12] (2083:2083:2083) (2408:2408:2408))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2294:2294:2294) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4376:4376:4376))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (2294:2294:2294) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2621:2621:2621))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (2297:2297:2297) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2297:2297:2297) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1688:1688:1688))
        (PORT datab (521:521:521) (597:597:597))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1030:1030:1030) (1169:1169:1169))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2383:2383:2383))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1927:1927:1927) (2243:2243:2243))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (2039:2039:2039) (2359:2359:2359))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (591:591:591))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (740:740:740) (850:850:850))
        (PORT datad (1158:1158:1158) (1338:1338:1338))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (816:816:816))
        (PORT datab (251:251:251) (306:306:306))
        (PORT datad (531:531:531) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (899:899:899))
        (PORT datab (657:657:657) (774:774:774))
        (PORT datac (497:497:497) (604:604:604))
        (PORT datad (453:453:453) (515:515:515))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (550:550:550))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (456:456:456))
        (PORT datab (716:716:716) (832:832:832))
        (PORT datac (295:295:295) (356:356:356))
        (PORT datad (859:859:859) (1006:1006:1006))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (944:944:944) (1037:1037:1037))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT sload (556:556:556) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (901:901:901) (1074:1074:1074))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[24\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (545:545:545))
        (PORT datac (581:581:581) (679:679:679))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (473:473:473))
        (PORT datab (674:674:674) (775:775:775))
        (PORT datac (382:382:382) (462:462:462))
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1012:1012:1012) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1225:1225:1225) (1430:1430:1430))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (822:822:822))
        (PORT datab (500:500:500) (599:599:599))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (522:522:522))
        (PORT datab (693:693:693) (804:804:804))
        (PORT datac (519:519:519) (592:592:592))
        (PORT datad (199:199:199) (233:233:233))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[13\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (833:833:833))
        (PORT datac (1229:1229:1229) (1412:1412:1412))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (730:730:730))
        (PORT datab (478:478:478) (596:596:596))
        (PORT datac (341:341:341) (398:398:398))
        (PORT datad (766:766:766) (872:872:872))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT asdata (774:774:774) (870:870:870))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (545:545:545))
        (PORT datab (312:312:312) (365:365:365))
        (PORT datad (1329:1329:1329) (1562:1562:1562))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (714:714:714))
        (PORT datab (545:545:545) (657:657:657))
        (PORT datad (228:228:228) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (552:552:552))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[11\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (404:404:404))
        (PORT datab (874:874:874) (1030:1030:1030))
        (PORT datac (700:700:700) (815:815:815))
        (PORT datad (486:486:486) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (728:728:728))
        (PORT datab (659:659:659) (765:765:765))
        (PORT datad (617:617:617) (696:696:696))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (979:979:979) (1152:1152:1152))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1428:1428:1428) (1654:1654:1654))
        (PORT datac (620:620:620) (713:713:713))
        (PORT datad (349:349:349) (422:422:422))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (563:563:563))
        (PORT datab (759:759:759) (869:869:869))
        (PORT datac (446:446:446) (523:523:523))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1017:1017:1017) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (591:591:591))
        (PORT datab (741:741:741) (869:869:869))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (643:643:643) (744:744:744))
        (PORT datac (430:430:430) (493:493:493))
        (PORT datad (486:486:486) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (510:510:510))
        (PORT datad (392:392:392) (479:479:479))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (639:639:639) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (606:606:606))
        (PORT datab (2359:2359:2359) (2024:2024:2024))
        (PORT datad (542:542:542) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (501:501:501))
        (PORT datab (379:379:379) (446:446:446))
        (PORT datac (735:735:735) (870:870:870))
        (PORT datad (366:366:366) (436:436:436))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (831:831:831))
        (PORT datac (384:384:384) (469:469:469))
        (PORT datad (526:526:526) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (270:270:270))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (376:376:376) (460:460:460))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (684:684:684) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (877:877:877) (986:986:986))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (722:722:722) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (500:500:500))
        (PORT datab (382:382:382) (449:449:449))
        (PORT datac (732:732:732) (866:866:866))
        (PORT datad (203:203:203) (256:256:256))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (711:711:711))
        (PORT datac (472:472:472) (552:552:552))
        (PORT datad (182:182:182) (226:226:226))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (573:573:573) (685:685:685))
        (PORT datac (520:520:520) (604:604:604))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (722:722:722) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (536:536:536) (611:611:611))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datac (538:538:538) (646:646:646))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (601:601:601))
        (PORT datac (461:461:461) (547:547:547))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (435:435:435))
        (PORT datab (386:386:386) (454:454:454))
        (PORT datac (650:650:650) (755:755:755))
        (PORT datad (204:204:204) (257:257:257))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (644:644:644) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (771:771:771))
        (PORT datac (434:434:434) (506:506:506))
        (PORT datad (529:529:529) (636:636:636))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (746:746:746))
        (PORT datab (471:471:471) (589:589:589))
        (PORT datac (360:360:360) (415:415:415))
        (PORT datad (777:777:777) (885:885:885))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (1009:1009:1009) (1153:1153:1153))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (328:328:328) (384:384:384))
        (PORT datad (330:330:330) (386:386:386))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (874:874:874))
        (PORT datab (177:177:177) (215:215:215))
        (PORT datac (480:480:480) (567:567:567))
        (PORT datad (897:897:897) (1021:1021:1021))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (549:549:549) (661:661:661))
        (PORT datad (234:234:234) (281:281:281))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (372:372:372))
        (PORT datab (624:624:624) (747:747:747))
        (PORT datac (617:617:617) (711:711:711))
        (PORT datad (611:611:611) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (184:184:184))
        (PORT datab (646:646:646) (737:737:737))
        (PORT datac (477:477:477) (556:556:556))
        (PORT datad (243:243:243) (307:307:307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (864:864:864))
        (PORT datab (494:494:494) (592:592:592))
        (PORT datac (791:791:791) (916:916:916))
        (PORT datad (954:954:954) (1106:1106:1106))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (491:491:491))
        (PORT datab (1038:1038:1038) (1191:1191:1191))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (392:392:392))
        (PORT datab (274:274:274) (315:315:315))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (383:383:383) (463:463:463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (573:573:573))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (PORT sclr (804:804:804) (914:914:914))
        (PORT sload (944:944:944) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (456:456:456))
        (PORT datab (526:526:526) (629:629:629))
        (PORT datac (358:358:358) (434:434:434))
        (PORT datad (519:519:519) (614:614:614))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2108:2108:2108))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (6713:6713:6713) (5996:5996:5996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2932:2932:2932))
        (PORT d[1] (4385:4385:4385) (4974:4974:4974))
        (PORT d[2] (4556:4556:4556) (5247:5247:5247))
        (PORT d[3] (3545:3545:3545) (4078:4078:4078))
        (PORT d[4] (3111:3111:3111) (3578:3578:3578))
        (PORT d[5] (3103:3103:3103) (3516:3516:3516))
        (PORT d[6] (3606:3606:3606) (4167:4167:4167))
        (PORT d[7] (1854:1854:1854) (2157:2157:2157))
        (PORT d[8] (2536:2536:2536) (2960:2960:2960))
        (PORT d[9] (1946:1946:1946) (2267:2267:2267))
        (PORT d[10] (3067:3067:3067) (3533:3533:3533))
        (PORT d[11] (3041:3041:3041) (3524:3524:3524))
        (PORT d[12] (2953:2953:2953) (3365:3365:3365))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (6710:6710:6710) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3295:3295:3295))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (6710:6710:6710) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3044:3044:3044))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (6713:6713:6713) (5996:5996:5996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (6713:6713:6713) (5996:5996:5996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1845:1845:1845))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (5921:5921:5921) (5277:5277:5277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1414:1414:1414))
        (PORT d[1] (1539:1539:1539) (1756:1756:1756))
        (PORT d[2] (2491:2491:2491) (2834:2834:2834))
        (PORT d[3] (964:964:964) (1108:1108:1108))
        (PORT d[4] (1112:1112:1112) (1270:1270:1270))
        (PORT d[5] (1274:1274:1274) (1473:1473:1473))
        (PORT d[6] (742:742:742) (844:844:844))
        (PORT d[7] (1778:1778:1778) (2080:2080:2080))
        (PORT d[8] (925:925:925) (1059:1059:1059))
        (PORT d[9] (2317:2317:2317) (2684:2684:2684))
        (PORT d[10] (2127:2127:2127) (2426:2426:2426))
        (PORT d[11] (653:653:653) (752:752:752))
        (PORT d[12] (626:626:626) (720:720:720))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (5918:5918:5918) (5276:5276:5276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2456:2456:2456))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (5918:5918:5918) (5276:5276:5276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (443:443:443) (495:495:495))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (5921:5921:5921) (5277:5277:5277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (5921:5921:5921) (5277:5277:5277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (1109:1109:1109))
        (PORT datac (1368:1368:1368) (1615:1615:1615))
        (PORT datad (422:422:422) (480:480:480))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (512:512:512) (579:579:579))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (3498:3498:3498) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (701:701:701))
        (PORT d[1] (693:693:693) (796:796:796))
        (PORT d[2] (1832:1832:1832) (2086:2086:2086))
        (PORT d[3] (962:962:962) (1084:1084:1084))
        (PORT d[4] (1459:1459:1459) (1663:1663:1663))
        (PORT d[5] (716:716:716) (819:819:819))
        (PORT d[6] (2112:2112:2112) (2400:2400:2400))
        (PORT d[7] (3610:3610:3610) (4204:4204:4204))
        (PORT d[8] (1413:1413:1413) (1634:1634:1634))
        (PORT d[9] (1366:1366:1366) (1570:1570:1570))
        (PORT d[10] (2511:2511:2511) (2842:2842:2842))
        (PORT d[11] (1163:1163:1163) (1338:1338:1338))
        (PORT d[12] (1813:1813:1813) (2069:2069:2069))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (3495:3495:3495) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (534:534:534))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (3495:3495:3495) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (869:869:869))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (3498:3498:3498) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (3498:3498:3498) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2099:2099:2099))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (6394:6394:6394) (5706:5706:5706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2350:2350:2350))
        (PORT d[1] (4521:4521:4521) (5151:5151:5151))
        (PORT d[2] (4348:4348:4348) (4980:4980:4980))
        (PORT d[3] (4911:4911:4911) (5654:5654:5654))
        (PORT d[4] (3193:3193:3193) (3660:3660:3660))
        (PORT d[5] (1482:1482:1482) (1684:1684:1684))
        (PORT d[6] (4652:4652:4652) (5302:5302:5302))
        (PORT d[7] (2342:2342:2342) (2704:2704:2704))
        (PORT d[8] (2439:2439:2439) (2820:2820:2820))
        (PORT d[9] (2100:2100:2100) (2430:2430:2430))
        (PORT d[10] (2171:2171:2171) (2492:2492:2492))
        (PORT d[11] (2454:2454:2454) (2854:2854:2854))
        (PORT d[12] (3233:3233:3233) (3739:3739:3739))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (6391:6391:6391) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2763:2763:2763))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT ena (6391:6391:6391) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1248:1248:1248))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT ena (6394:6394:6394) (5706:5706:5706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (6394:6394:6394) (5706:5706:5706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1641:1641:1641))
        (PORT datac (1054:1054:1054) (1200:1200:1200))
        (PORT datad (627:627:627) (700:700:700))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2186:2186:2186) (2518:2518:2518))
        (PORT datac (1027:1027:1027) (1198:1198:1198))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2102:2102:2102))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (6178:6178:6178) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2323:2323:2323))
        (PORT d[1] (4009:4009:4009) (4550:4550:4550))
        (PORT d[2] (4542:4542:4542) (5222:5222:5222))
        (PORT d[3] (4689:4689:4689) (5385:5385:5385))
        (PORT d[4] (3374:3374:3374) (3827:3827:3827))
        (PORT d[5] (1504:1504:1504) (1721:1721:1721))
        (PORT d[6] (3528:3528:3528) (4053:4053:4053))
        (PORT d[7] (1473:1473:1473) (1719:1719:1719))
        (PORT d[8] (3120:3120:3120) (3607:3607:3607))
        (PORT d[9] (1937:1937:1937) (2252:2252:2252))
        (PORT d[10] (2989:2989:2989) (3424:3424:3424))
        (PORT d[11] (2790:2790:2790) (3232:3232:3232))
        (PORT d[12] (3165:3165:3165) (3599:3599:3599))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (6175:6175:6175) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2547:2547:2547))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (6175:6175:6175) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1257:1257:1257))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (6178:6178:6178) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (6178:6178:6178) (5516:5516:5516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1509:1509:1509))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (5053:5053:5053) (4546:4546:4546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (666:666:666))
        (PORT d[1] (3857:3857:3857) (4423:4423:4423))
        (PORT d[2] (3658:3658:3658) (4187:4187:4187))
        (PORT d[3] (1347:1347:1347) (1533:1533:1533))
        (PORT d[4] (1327:1327:1327) (1510:1510:1510))
        (PORT d[5] (889:889:889) (1019:1019:1019))
        (PORT d[6] (3462:3462:3462) (3954:3954:3954))
        (PORT d[7] (730:730:730) (831:831:831))
        (PORT d[8] (2713:2713:2713) (3133:3133:3133))
        (PORT d[9] (1933:1933:1933) (2232:2232:2232))
        (PORT d[10] (1645:1645:1645) (1876:1876:1876))
        (PORT d[11] (3193:3193:3193) (3676:3676:3676))
        (PORT d[12] (2140:2140:2140) (2440:2440:2440))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (5050:5050:5050) (4545:4545:4545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1900:1900:1900))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (5050:5050:5050) (4545:4545:4545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3296:3296:3296))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (5053:5053:5053) (4546:4546:4546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (5053:5053:5053) (4546:4546:4546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2353:2353:2353))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (6929:6929:6929) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1994:1994:1994))
        (PORT d[1] (4723:4723:4723) (5355:5355:5355))
        (PORT d[2] (4729:4729:4729) (5435:5435:5435))
        (PORT d[3] (3907:3907:3907) (4485:4485:4485))
        (PORT d[4] (3331:3331:3331) (3831:3831:3831))
        (PORT d[5] (3463:3463:3463) (3923:3923:3923))
        (PORT d[6] (3972:3972:3972) (4583:4583:4583))
        (PORT d[7] (2055:2055:2055) (2386:2386:2386))
        (PORT d[8] (2714:2714:2714) (3160:3160:3160))
        (PORT d[9] (2156:2156:2156) (2514:2514:2514))
        (PORT d[10] (3572:3572:3572) (4104:4104:4104))
        (PORT d[11] (2987:2987:2987) (3465:3465:3465))
        (PORT d[12] (3305:3305:3305) (3764:3764:3764))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6926:6926:6926) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3660:3660:3660))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (6926:6926:6926) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3248:3248:3248))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (6929:6929:6929) (6182:6182:6182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (6929:6929:6929) (6182:6182:6182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2194:2194:2194))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (5922:5922:5922) (5278:5278:5278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1411:1411:1411))
        (PORT d[1] (1536:1536:1536) (1754:1754:1754))
        (PORT d[2] (2486:2486:2486) (2827:2827:2827))
        (PORT d[3] (976:976:976) (1124:1124:1124))
        (PORT d[4] (2513:2513:2513) (2885:2885:2885))
        (PORT d[5] (1268:1268:1268) (1465:1465:1465))
        (PORT d[6] (1405:1405:1405) (1595:1595:1595))
        (PORT d[7] (1766:1766:1766) (2062:2062:2062))
        (PORT d[8] (907:907:907) (1037:1037:1037))
        (PORT d[9] (609:609:609) (705:705:705))
        (PORT d[10] (2152:2152:2152) (2457:2457:2457))
        (PORT d[11] (515:515:515) (593:593:593))
        (PORT d[12] (622:622:622) (715:715:715))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (5919:5919:5919) (5277:5277:5277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1091:1091:1091))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (5919:5919:5919) (5277:5277:5277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1689:1689:1689))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (5922:5922:5922) (5278:5278:5278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (5922:5922:5922) (5278:5278:5278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1220:1220:1220))
        (PORT datab (1334:1334:1334) (1476:1476:1476))
        (PORT datac (1366:1366:1366) (1612:1612:1612))
        (PORT datad (545:545:545) (609:609:609))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (725:725:725))
        (PORT datab (1289:1289:1289) (1471:1471:1471))
        (PORT datac (1362:1362:1362) (1609:1609:1609))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2740:2740:2740))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7333:7333:7333) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2500:2500:2500))
        (PORT d[1] (5180:5180:5180) (5952:5952:5952))
        (PORT d[2] (4614:4614:4614) (5270:5270:5270))
        (PORT d[3] (4865:4865:4865) (5593:5593:5593))
        (PORT d[4] (5307:5307:5307) (6051:6051:6051))
        (PORT d[5] (3925:3925:3925) (4500:4500:4500))
        (PORT d[6] (5207:5207:5207) (5958:5958:5958))
        (PORT d[7] (1917:1917:1917) (2246:2246:2246))
        (PORT d[8] (3747:3747:3747) (4337:4337:4337))
        (PORT d[9] (2336:2336:2336) (2714:2714:2714))
        (PORT d[10] (4896:4896:4896) (5590:5590:5590))
        (PORT d[11] (2649:2649:2649) (3079:3079:3079))
        (PORT d[12] (3769:3769:3769) (4359:4359:4359))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (7330:7330:7330) (6532:6532:6532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2963:2963:2963))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (7330:7330:7330) (6532:6532:6532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3258:3258:3258))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (7333:7333:7333) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (7333:7333:7333) (6533:6533:6533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1845:1845:1845))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (5938:5938:5938) (5306:5306:5306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2619:2619:2619))
        (PORT d[1] (3827:3827:3827) (4341:4341:4341))
        (PORT d[2] (4227:4227:4227) (4870:4870:4870))
        (PORT d[3] (4341:4341:4341) (4991:4991:4991))
        (PORT d[4] (3173:3173:3173) (3606:3606:3606))
        (PORT d[5] (1484:1484:1484) (1689:1689:1689))
        (PORT d[6] (3169:3169:3169) (3648:3648:3648))
        (PORT d[7] (1270:1270:1270) (1485:1485:1485))
        (PORT d[8] (2768:2768:2768) (3206:3206:3206))
        (PORT d[9] (1912:1912:1912) (2223:2223:2223))
        (PORT d[10] (2659:2659:2659) (3059:3059:3059))
        (PORT d[11] (3641:3641:3641) (4234:4234:4234))
        (PORT d[12] (2981:2981:2981) (3392:3392:3392))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (5935:5935:5935) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2939:2939:2939))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (5935:5935:5935) (5305:5305:5305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (3001:3001:3001))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (5938:5938:5938) (5306:5306:5306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (5938:5938:5938) (5306:5306:5306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2351:2351:2351))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7125:7125:7125) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (2014:2014:2014))
        (PORT d[1] (4720:4720:4720) (5355:5355:5355))
        (PORT d[2] (4798:4798:4798) (5479:5479:5479))
        (PORT d[3] (3918:3918:3918) (4501:4501:4501))
        (PORT d[4] (3498:3498:3498) (4021:4021:4021))
        (PORT d[5] (3463:3463:3463) (3924:3924:3924))
        (PORT d[6] (3979:3979:3979) (4591:4591:4591))
        (PORT d[7] (2101:2101:2101) (2453:2453:2453))
        (PORT d[8] (2855:2855:2855) (3312:3312:3312))
        (PORT d[9] (2161:2161:2161) (2517:2517:2517))
        (PORT d[10] (3612:3612:3612) (4153:4153:4153))
        (PORT d[11] (2838:2838:2838) (3300:3300:3300))
        (PORT d[12] (3466:3466:3466) (3943:3943:3943))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7122:7122:7122) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3075:3075:3075))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (7122:7122:7122) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3074:3074:3074))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7125:7125:7125) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (7125:7125:7125) (6353:6353:6353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2079:2079:2079))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (6369:6369:6369) (5684:5684:5684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2358:2358:2358))
        (PORT d[1] (4176:4176:4176) (4733:4733:4733))
        (PORT d[2] (4529:4529:4529) (5184:5184:5184))
        (PORT d[3] (4873:4873:4873) (5594:5594:5594))
        (PORT d[4] (3364:3364:3364) (3851:3851:3851))
        (PORT d[5] (1484:1484:1484) (1693:1693:1693))
        (PORT d[6] (3676:3676:3676) (4220:4220:4220))
        (PORT d[7] (1664:1664:1664) (1940:1940:1940))
        (PORT d[8] (2615:2615:2615) (3019:3019:3019))
        (PORT d[9] (1303:1303:1303) (1488:1488:1488))
        (PORT d[10] (2353:2353:2353) (2696:2696:2696))
        (PORT d[11] (2636:2636:2636) (3060:3060:3060))
        (PORT d[12] (1279:1279:1279) (1446:1446:1446))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (6366:6366:6366) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2251:2251:2251))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (6366:6366:6366) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1412:1412:1412))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (6369:6369:6369) (5684:5684:5684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT d[0] (6369:6369:6369) (5684:5684:5684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (787:787:787))
        (PORT datab (1385:1385:1385) (1638:1638:1638))
        (PORT datac (1025:1025:1025) (1195:1195:1195))
        (PORT datad (453:453:453) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1470:1470:1470))
        (PORT datab (1382:1382:1382) (1635:1635:1635))
        (PORT datac (784:784:784) (884:884:884))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2188:2188:2188) (2519:2519:2519))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (1569:1569:1569) (1806:1806:1806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1589:1589:1589) (1831:1831:1831))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (637:637:637))
        (PORT datab (618:618:618) (752:752:752))
        (PORT datac (109:109:109) (136:136:136))
        (PORT datad (774:774:774) (890:890:890))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (779:779:779))
        (PORT datac (826:826:826) (969:969:969))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (358:358:358))
        (PORT datab (813:813:813) (915:915:915))
        (PORT datac (352:352:352) (406:406:406))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1031:1031:1031))
        (PORT datab (250:250:250) (304:304:304))
        (PORT datad (530:530:530) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (494:494:494) (547:547:547))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (388:388:388))
        (PORT datab (874:874:874) (1031:1031:1031))
        (PORT datac (701:701:701) (816:816:816))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (474:474:474))
        (PORT datab (779:779:779) (872:872:872))
        (PORT datad (622:622:622) (704:704:704))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (463:463:463))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1810:1810:1810) (2109:2109:2109))
        (PORT datab (1989:1989:1989) (2257:2257:2257))
        (PORT datac (2307:2307:2307) (2689:2689:2689))
        (PORT datad (2151:2151:2151) (2488:2488:2488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2305:2305:2305))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7723:7723:7723) (6844:6844:6844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (3141:3141:3141))
        (PORT d[1] (3661:3661:3661) (4205:4205:4205))
        (PORT d[2] (3733:3733:3733) (4281:4281:4281))
        (PORT d[3] (2950:2950:2950) (3316:3316:3316))
        (PORT d[4] (2638:2638:2638) (3046:3046:3046))
        (PORT d[5] (2662:2662:2662) (3085:3085:3085))
        (PORT d[6] (3709:3709:3709) (4258:4258:4258))
        (PORT d[7] (3053:3053:3053) (3424:3424:3424))
        (PORT d[8] (2646:2646:2646) (3068:3068:3068))
        (PORT d[9] (2527:2527:2527) (2904:2904:2904))
        (PORT d[10] (3561:3561:3561) (4073:4073:4073))
        (PORT d[11] (2789:2789:2789) (3202:3202:3202))
        (PORT d[12] (2777:2777:2777) (3199:3199:3199))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (7720:7720:7720) (6843:6843:6843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2821:2821:2821))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (7720:7720:7720) (6843:6843:6843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3410:3410:3410))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7723:7723:7723) (6844:6844:6844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (7723:7723:7723) (6844:6844:6844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2470:2470:2470))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (8172:8172:8172) (7237:7237:7237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3558:3558:3558))
        (PORT d[1] (3928:3928:3928) (4517:4517:4517))
        (PORT d[2] (3356:3356:3356) (3812:3812:3812))
        (PORT d[3] (3939:3939:3939) (4534:4534:4534))
        (PORT d[4] (2850:2850:2850) (3292:3292:3292))
        (PORT d[5] (2858:2858:2858) (3312:3312:3312))
        (PORT d[6] (3915:3915:3915) (4489:4489:4489))
        (PORT d[7] (3638:3638:3638) (4063:4063:4063))
        (PORT d[8] (2181:2181:2181) (2555:2555:2555))
        (PORT d[9] (2825:2825:2825) (3235:3235:3235))
        (PORT d[10] (3202:3202:3202) (3662:3662:3662))
        (PORT d[11] (3013:3013:3013) (3460:3460:3460))
        (PORT d[12] (2635:2635:2635) (3057:3057:3057))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (8169:8169:8169) (7236:7236:7236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (3096:3096:3096))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (8169:8169:8169) (7236:7236:7236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (3063:3063:3063))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (8172:8172:8172) (7237:7237:7237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (8172:8172:8172) (7237:7237:7237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (460:460:460))
        (PORT datab (2172:2172:2172) (2517:2517:2517))
        (PORT datac (1181:1181:1181) (1336:1336:1336))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2621:2621:2621))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7529:7529:7529) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (4027:4027:4027))
        (PORT d[1] (4020:4020:4020) (4621:4621:4621))
        (PORT d[2] (4090:4090:4090) (4678:4678:4678))
        (PORT d[3] (3283:3283:3283) (3696:3696:3696))
        (PORT d[4] (2722:2722:2722) (3133:3133:3133))
        (PORT d[5] (2667:2667:2667) (3092:3092:3092))
        (PORT d[6] (3904:3904:3904) (4484:4484:4484))
        (PORT d[7] (3400:3400:3400) (3819:3819:3819))
        (PORT d[8] (2992:2992:2992) (3464:3464:3464))
        (PORT d[9] (2339:2339:2339) (2684:2684:2684))
        (PORT d[10] (3906:3906:3906) (4461:4461:4461))
        (PORT d[11] (2620:2620:2620) (3011:3011:3011))
        (PORT d[12] (3121:3121:3121) (3592:3592:3592))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (7526:7526:7526) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2025:2025:2025))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (7526:7526:7526) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3604:3604:3604))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7529:7529:7529) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT d[0] (7529:7529:7529) (6675:6675:6675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2316:2316:2316))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (7730:7730:7730) (6852:6852:6852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3677:3677:3677))
        (PORT d[1] (3651:3651:3651) (4190:4190:4190))
        (PORT d[2] (3737:3737:3737) (4283:4283:4283))
        (PORT d[3] (2783:2783:2783) (3125:3125:3125))
        (PORT d[4] (2630:2630:2630) (3036:3036:3036))
        (PORT d[5] (2646:2646:2646) (3066:3066:3066))
        (PORT d[6] (3648:3648:3648) (4181:4181:4181))
        (PORT d[7] (3054:3054:3054) (3425:3425:3425))
        (PORT d[8] (2792:2792:2792) (3232:3232:3232))
        (PORT d[9] (2537:2537:2537) (2914:2914:2914))
        (PORT d[10] (2797:2797:2797) (3193:3193:3193))
        (PORT d[11] (2647:2647:2647) (3040:3040:3040))
        (PORT d[12] (2791:2791:2791) (3218:3218:3218))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (7727:7727:7727) (6851:6851:6851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3383:3383:3383))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (7727:7727:7727) (6851:6851:6851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3418:3418:3418))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (7730:7730:7730) (6852:6852:6852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (7730:7730:7730) (6852:6852:6852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (430:430:430))
        (PORT datab (2173:2173:2173) (2519:2519:2519))
        (PORT datac (361:361:361) (422:422:422))
        (PORT datad (1972:1972:1972) (2233:2233:2233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1992:1992:1992) (2260:2260:2260))
        (PORT datac (2305:2305:2305) (2687:2687:2687))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1335:1335:1335))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2287:2287:2287) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1545:1545:1545))
        (PORT d[1] (4122:4122:4122) (4707:4707:4707))
        (PORT d[2] (2634:2634:2634) (2992:2992:2992))
        (PORT d[3] (1619:1619:1619) (1823:1823:1823))
        (PORT d[4] (2388:2388:2388) (2734:2734:2734))
        (PORT d[5] (3752:3752:3752) (4340:4340:4340))
        (PORT d[6] (3985:3985:3985) (4550:4550:4550))
        (PORT d[7] (2847:2847:2847) (3329:3329:3329))
        (PORT d[8] (2725:2725:2725) (3139:3139:3139))
        (PORT d[9] (2486:2486:2486) (2829:2829:2829))
        (PORT d[10] (3176:3176:3176) (3632:3632:3632))
        (PORT d[11] (2727:2727:2727) (3101:3101:3101))
        (PORT d[12] (1890:1890:1890) (2199:2199:2199))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2284:2284:2284) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1491:1491:1491))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT ena (2284:2284:2284) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2242:2242:2242))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT ena (2287:2287:2287) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (2287:2287:2287) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2497:2497:2497))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3938:3938:3938) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (3419:3419:3419))
        (PORT d[1] (1956:1956:1956) (2247:2247:2247))
        (PORT d[2] (2993:2993:2993) (3414:3414:3414))
        (PORT d[3] (1717:1717:1717) (1994:1994:1994))
        (PORT d[4] (3312:3312:3312) (3779:3779:3779))
        (PORT d[5] (2437:2437:2437) (2825:2825:2825))
        (PORT d[6] (1788:1788:1788) (2026:2026:2026))
        (PORT d[7] (2968:2968:2968) (3443:3443:3443))
        (PORT d[8] (2248:2248:2248) (2618:2618:2618))
        (PORT d[9] (2831:2831:2831) (3238:3238:3238))
        (PORT d[10] (2606:2606:2606) (2972:2972:2972))
        (PORT d[11] (1631:1631:1631) (1889:1889:1889))
        (PORT d[12] (2049:2049:2049) (2360:2360:2360))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (3935:3935:3935) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1627:1627:1627))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (3935:3935:3935) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2400:2400:2400))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3938:3938:3938) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (3938:3938:3938) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2496:2496:2496))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3951:3951:3951) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2453:2453:2453))
        (PORT d[1] (1966:1966:1966) (2259:2259:2259))
        (PORT d[2] (2830:2830:2830) (3227:3227:3227))
        (PORT d[3] (1906:1906:1906) (2211:2211:2211))
        (PORT d[4] (3312:3312:3312) (3787:3787:3787))
        (PORT d[5] (2416:2416:2416) (2796:2796:2796))
        (PORT d[6] (2979:2979:2979) (3371:3371:3371))
        (PORT d[7] (3097:3097:3097) (3588:3588:3588))
        (PORT d[8] (1930:1930:1930) (2255:2255:2255))
        (PORT d[9] (2641:2641:2641) (3017:3017:3017))
        (PORT d[10] (2765:2765:2765) (3136:3136:3136))
        (PORT d[11] (1638:1638:1638) (1898:1898:1898))
        (PORT d[12] (1876:1876:1876) (2164:2164:2164))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3948:3948:3948) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2796:2796:2796))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (3948:3948:3948) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2046:2046:2046))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (3951:3951:3951) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (3951:3951:3951) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2143:2143:2143))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (4341:4341:4341) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (3206:3206:3206))
        (PORT d[1] (2315:2315:2315) (2652:2652:2652))
        (PORT d[2] (2767:2767:2767) (3142:3142:3142))
        (PORT d[3] (2087:2087:2087) (2419:2419:2419))
        (PORT d[4] (2970:2970:2970) (3397:3397:3397))
        (PORT d[5] (2415:2415:2415) (2791:2791:2791))
        (PORT d[6] (2136:2136:2136) (2416:2416:2416))
        (PORT d[7] (2600:2600:2600) (3019:3019:3019))
        (PORT d[8] (1926:1926:1926) (2250:2250:2250))
        (PORT d[9] (2450:2450:2450) (2790:2790:2790))
        (PORT d[10] (2579:2579:2579) (2922:2922:2922))
        (PORT d[11] (3070:3070:3070) (3584:3584:3584))
        (PORT d[12] (2275:2275:2275) (2623:2623:2623))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (4338:4338:4338) (3882:3882:3882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2751:2751:2751))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (4338:4338:4338) (3882:3882:3882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2303:2303:2303))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (4341:4341:4341) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (4341:4341:4341) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1700:1700:1700))
        (PORT datab (526:526:526) (600:600:600))
        (PORT datac (1487:1487:1487) (1714:1714:1714))
        (PORT datad (670:670:670) (759:759:759))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1692:1692:1692))
        (PORT datab (731:731:731) (835:835:835))
        (PORT datac (329:329:329) (370:370:370))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (3039:3039:3039))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (6666:6666:6666) (5923:5923:5923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (4245:4245:4245))
        (PORT d[1] (5439:5439:5439) (6244:6244:6244))
        (PORT d[2] (4594:4594:4594) (5221:5221:5221))
        (PORT d[3] (3915:3915:3915) (4502:4502:4502))
        (PORT d[4] (3760:3760:3760) (4337:4337:4337))
        (PORT d[5] (3783:3783:3783) (4386:4386:4386))
        (PORT d[6] (4837:4837:4837) (5536:5536:5536))
        (PORT d[7] (4726:4726:4726) (5296:5296:5296))
        (PORT d[8] (2915:2915:2915) (3408:3408:3408))
        (PORT d[9] (2196:2196:2196) (2551:2551:2551))
        (PORT d[10] (4359:4359:4359) (4973:4973:4973))
        (PORT d[11] (3956:3956:3956) (4517:4517:4517))
        (PORT d[12] (3738:3738:3738) (4333:4333:4333))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6663:6663:6663) (5922:5922:5922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2824:2824:2824))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6663:6663:6663) (5922:5922:5922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2870:2870:2870))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (6666:6666:6666) (5923:5923:5923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (6666:6666:6666) (5923:5923:5923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1146:1146:1146))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2523:2523:2523) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1126:1126:1126))
        (PORT d[1] (4458:4458:4458) (5080:5080:5080))
        (PORT d[2] (2825:2825:2825) (3214:3214:3214))
        (PORT d[3] (1147:1147:1147) (1300:1300:1300))
        (PORT d[4] (1141:1141:1141) (1304:1304:1304))
        (PORT d[5] (3930:3930:3930) (4546:4546:4546))
        (PORT d[6] (4343:4343:4343) (4950:4950:4950))
        (PORT d[7] (3060:3060:3060) (3573:3573:3573))
        (PORT d[8] (3091:3091:3091) (3554:3554:3554))
        (PORT d[9] (2826:2826:2826) (3213:3213:3213))
        (PORT d[10] (1871:1871:1871) (2120:2120:2120))
        (PORT d[11] (2572:2572:2572) (2945:2945:2945))
        (PORT d[12] (2269:2269:2269) (2630:2630:2630))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2520:2520:2520) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1280:1280:1280))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2520:2520:2520) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1237:1237:1237))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2523:2523:2523) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT d[0] (2523:2523:2523) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (775:775:775))
        (PORT datab (1085:1085:1085) (1271:1271:1271))
        (PORT datac (796:796:796) (898:898:898))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3338:3338:3338))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (6448:6448:6448) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (4222:4222:4222))
        (PORT d[1] (3431:3431:3431) (3949:3949:3949))
        (PORT d[2] (4593:4593:4593) (5221:5221:5221))
        (PORT d[3] (3744:3744:3744) (4241:4241:4241))
        (PORT d[4] (3776:3776:3776) (4357:4357:4357))
        (PORT d[5] (3784:3784:3784) (4387:4387:4387))
        (PORT d[6] (5006:5006:5006) (5733:5733:5733))
        (PORT d[7] (1972:1972:1972) (2337:2337:2337))
        (PORT d[8] (3125:3125:3125) (3655:3655:3655))
        (PORT d[9] (2716:2716:2716) (3150:3150:3150))
        (PORT d[10] (4356:4356:4356) (4970:4970:4970))
        (PORT d[11] (3970:3970:3970) (4538:4538:4538))
        (PORT d[12] (3726:3726:3726) (4318:4318:4318))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6445:6445:6445) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3119:3119:3119))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6445:6445:6445) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2869:2869:2869))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (6448:6448:6448) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (6448:6448:6448) (5734:5734:5734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1722:1722:1722))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (1935:1935:1935) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1743:1743:1743))
        (PORT d[1] (3948:3948:3948) (4509:4509:4509))
        (PORT d[2] (2459:2459:2459) (2795:2795:2795))
        (PORT d[3] (1786:1786:1786) (2012:2012:2012))
        (PORT d[4] (1671:1671:1671) (1908:1908:1908))
        (PORT d[5] (3579:3579:3579) (4147:4147:4147))
        (PORT d[6] (3815:3815:3815) (4364:4364:4364))
        (PORT d[7] (2501:2501:2501) (2937:2937:2937))
        (PORT d[8] (2404:2404:2404) (2782:2782:2782))
        (PORT d[9] (2317:2317:2317) (2641:2641:2641))
        (PORT d[10] (2989:2989:2989) (3422:3422:3422))
        (PORT d[11] (2548:2548:2548) (2902:2902:2902))
        (PORT d[12] (2114:2114:2114) (2453:2453:2453))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (1932:1932:1932) (1784:1784:1784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1642:1642:1642))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (1932:1932:1932) (1784:1784:1784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1811:1811:1811))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (1935:1935:1935) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (1935:1935:1935) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (181:181:181) (246:246:246))
        (PORT datac (1693:1693:1693) (1904:1904:1904))
        (PORT datad (1317:1317:1317) (1490:1490:1490))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1286:1286:1286))
        (PORT datab (1959:1959:1959) (2281:2281:2281))
        (PORT datac (2305:2305:2305) (2687:2687:2687))
        (PORT datad (1837:1837:1837) (2070:2070:2070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1954:1954:1954) (2275:2275:2275))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datad (108:108:108) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (636:636:636) (719:719:719))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (270:270:270))
        (PORT datab (488:488:488) (577:577:577))
        (PORT datad (131:131:131) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (705:705:705))
        (PORT datab (406:406:406) (492:492:492))
        (PORT datac (2175:2175:2175) (2486:2486:2486))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (530:530:530))
        (PORT datab (548:548:548) (660:660:660))
        (PORT datad (232:232:232) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (494:494:494))
        (PORT datac (2001:2001:2001) (2293:2293:2293))
        (PORT datad (583:583:583) (677:677:677))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (397:397:397))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datac (359:359:359) (433:433:433))
        (PORT datad (192:192:192) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (379:379:379) (427:427:427))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (298:298:298))
        (PORT datab (176:176:176) (227:227:227))
        (PORT datad (147:147:147) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (540:540:540))
        (PORT datab (350:350:350) (413:413:413))
        (PORT datac (490:490:490) (587:587:587))
        (PORT datad (300:300:300) (348:348:348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (2751:2751:2751) (2390:2390:2390))
        (PORT clrn (1280:1280:1280) (1450:1450:1450))
        (PORT ena (657:657:657) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (PORT ena (811:811:811) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (382:382:382))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (437:437:437) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (736:736:736))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (1156:1156:1156) (1341:1341:1341))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (518:518:518) (584:584:584))
        (PORT d[1] (651:651:651) (739:739:739))
        (PORT d[2] (528:528:528) (606:606:606))
        (PORT d[3] (634:634:634) (720:720:720))
        (PORT d[4] (836:836:836) (977:977:977))
        (PORT d[5] (526:526:526) (601:601:601))
        (PORT d[6] (515:515:515) (588:588:588))
        (PORT d[7] (540:540:540) (623:623:623))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (457:457:457))
        (PORT d[1] (404:404:404) (477:477:477))
        (PORT d[2] (403:403:403) (474:474:474))
        (PORT d[3] (399:399:399) (468:468:468))
        (PORT d[4] (399:399:399) (471:471:471))
        (PORT d[5] (389:389:389) (458:458:458))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (594:594:594))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (827:827:827) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (578:578:578) (661:661:661))
        (PORT d[1] (682:682:682) (789:789:789))
        (PORT d[2] (392:392:392) (464:464:464))
        (PORT d[3] (389:389:389) (462:462:462))
        (PORT d[4] (414:414:414) (494:494:494))
        (PORT d[5] (391:391:391) (463:463:463))
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT ena (751:751:751) (783:783:783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT d[0] (751:751:751) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (710:710:710) (736:736:736))
        (PORT aclr (1278:1278:1278) (1284:1284:1284))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (609:609:609))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (520:520:520) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT sclr (1171:1171:1171) (1079:1079:1079))
        (PORT ena (1208:1208:1208) (1342:1342:1342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (524:524:524) (617:617:617))
        (PORT datad (473:473:473) (537:537:537))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (437:437:437))
        (PORT datab (857:857:857) (1009:1009:1009))
        (PORT datac (811:811:811) (959:959:959))
        (PORT datad (310:310:310) (359:359:359))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (607:607:607))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (384:384:384) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (860:860:860) (1013:1013:1013))
        (PORT datac (815:815:815) (964:964:964))
        (PORT datad (350:350:350) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (520:520:520) (604:604:604))
        (PORT datad (385:385:385) (461:461:461))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (986:986:986))
        (PORT datab (858:858:858) (1011:1011:1011))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (351:351:351) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (644:644:644) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (644:644:644) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT asdata (300:300:300) (343:343:343))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (644:644:644) (697:697:697))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (812:812:812) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (812:812:812) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (812:812:812) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2745:2745:2745) (2371:2371:2371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT ena (812:812:812) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (539:539:539) (634:634:634))
        (PORT d[1] (401:401:401) (478:478:478))
        (PORT d[2] (416:416:416) (498:498:498))
        (PORT d[3] (412:412:412) (493:493:493))
        (PORT d[4] (405:405:405) (481:481:481))
        (PORT d[5] (403:403:403) (482:482:482))
        (PORT d[6] (418:418:418) (502:502:502))
        (PORT d[7] (414:414:414) (496:496:496))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (406:406:406) (479:479:479))
        (PORT d[1] (399:399:399) (471:471:471))
        (PORT d[2] (387:387:387) (455:455:455))
        (PORT d[3] (405:405:405) (479:479:479))
        (PORT d[4] (399:399:399) (466:466:466))
        (PORT d[5] (387:387:387) (457:457:457))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (712:712:712))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (955:955:955) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (391:391:391) (462:462:462))
        (PORT d[1] (404:404:404) (485:485:485))
        (PORT d[2] (391:391:391) (464:464:464))
        (PORT d[3] (563:563:563) (658:658:658))
        (PORT d[4] (393:393:393) (466:466:466))
        (PORT d[5] (567:567:567) (662:662:662))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT ena (755:755:755) (784:784:784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (755:755:755) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (403:403:403))
        (PORT datad (308:308:308) (350:350:350))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (457:457:457))
        (PORT datab (370:370:370) (440:440:440))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (639:639:639))
        (PORT datab (623:623:623) (758:758:758))
        (PORT datac (115:115:115) (142:142:142))
        (PORT datad (579:579:579) (660:660:660))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (380:380:380))
        (PORT datab (841:841:841) (990:990:990))
        (PORT datad (645:645:645) (757:757:757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (391:391:391))
        (PORT datab (342:342:342) (399:399:399))
        (PORT datac (477:477:477) (553:553:553))
        (PORT datad (357:357:357) (413:413:413))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (899:899:899))
        (PORT datad (452:452:452) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (667:667:667))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (473:473:473) (533:533:533))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT asdata (793:793:793) (875:875:875))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (484:484:484) (577:577:577))
        (PORT datad (656:656:656) (798:798:798))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (837:837:837))
        (PORT datac (360:360:360) (429:429:429))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2249:2249:2249))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (1701:1701:1701) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2338:2338:2338))
        (PORT d[1] (3617:3617:3617) (4135:4135:4135))
        (PORT d[2] (2098:2098:2098) (2381:2381:2381))
        (PORT d[3] (1787:1787:1787) (2009:2009:2009))
        (PORT d[4] (2006:2006:2006) (2293:2293:2293))
        (PORT d[5] (3215:3215:3215) (3726:3726:3726))
        (PORT d[6] (3605:3605:3605) (4117:4117:4117))
        (PORT d[7] (2308:2308:2308) (2718:2718:2718))
        (PORT d[8] (2023:2023:2023) (2340:2340:2340))
        (PORT d[9] (3004:3004:3004) (3418:3418:3418))
        (PORT d[10] (3568:3568:3568) (4089:4089:4089))
        (PORT d[11] (2505:2505:2505) (2849:2849:2849))
        (PORT d[12] (2946:2946:2946) (3392:3392:3392))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (1698:1698:1698) (1580:1580:1580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2014:2014:2014))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (1698:1698:1698) (1580:1580:1580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1945:1945:1945))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (1701:1701:1701) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (1701:1701:1701) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2252:2252:2252))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (1905:1905:1905) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2154:2154:2154))
        (PORT d[1] (3611:3611:3611) (4132:4132:4132))
        (PORT d[2] (2241:2241:2241) (2539:2539:2539))
        (PORT d[3] (2124:2124:2124) (2391:2391:2391))
        (PORT d[4] (3547:3547:3547) (4098:4098:4098))
        (PORT d[5] (3215:3215:3215) (3726:3726:3726))
        (PORT d[6] (4185:4185:4185) (4778:4778:4778))
        (PORT d[7] (2271:2271:2271) (2668:2668:2668))
        (PORT d[8] (2497:2497:2497) (2877:2877:2877))
        (PORT d[9] (2809:2809:2809) (3189:3189:3189))
        (PORT d[10] (3564:3564:3564) (4082:4082:4082))
        (PORT d[11] (2514:2514:2514) (2862:2862:2862))
        (PORT d[12] (2831:2831:2831) (3272:3272:3272))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (1902:1902:1902) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2053:2053:2053))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (1902:1902:1902) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1977:1977:1977))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (1905:1905:1905) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1905:1905:1905) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2079:2079:2079))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (7930:7930:7930) (7027:7027:7027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3463:3463:3463))
        (PORT d[1] (3638:3638:3638) (4177:4177:4177))
        (PORT d[2] (3721:3721:3721) (4257:4257:4257))
        (PORT d[3] (2774:2774:2774) (3116:3116:3116))
        (PORT d[4] (3107:3107:3107) (3577:3577:3577))
        (PORT d[5] (3217:3217:3217) (3722:3722:3722))
        (PORT d[6] (3713:3713:3713) (4259:4259:4259))
        (PORT d[7] (3031:3031:3031) (3398:3398:3398))
        (PORT d[8] (2624:2624:2624) (3038:3038:3038))
        (PORT d[9] (2569:2569:2569) (2951:2951:2951))
        (PORT d[10] (3582:3582:3582) (4098:4098:4098))
        (PORT d[11] (3471:3471:3471) (4052:4052:4052))
        (PORT d[12] (2617:2617:2617) (3024:3024:3024))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (7927:7927:7927) (7026:7026:7026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3721:3721:3721))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (7927:7927:7927) (7026:7026:7026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (3034:3034:3034))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (7930:7930:7930) (7027:7027:7027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (7930:7930:7930) (7027:7027:7027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2284:2284:2284))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (7730:7730:7730) (6851:6851:6851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3832:3832:3832))
        (PORT d[1] (3836:3836:3836) (4407:4407:4407))
        (PORT d[2] (3907:3907:3907) (4469:4469:4469))
        (PORT d[3] (3122:3122:3122) (3510:3510:3510))
        (PORT d[4] (2623:2623:2623) (3022:3022:3022))
        (PORT d[5] (2648:2648:2648) (3073:3073:3073))
        (PORT d[6] (3702:3702:3702) (4248:4248:4248))
        (PORT d[7] (3220:3220:3220) (3614:3614:3614))
        (PORT d[8] (2817:2817:2817) (3263:3263:3263))
        (PORT d[9] (2368:2368:2368) (2716:2716:2716))
        (PORT d[10] (3751:3751:3751) (4291:4291:4291))
        (PORT d[11] (2647:2647:2647) (3039:3039:3039))
        (PORT d[12] (2943:2943:2943) (3393:3393:3393))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (7727:7727:7727) (6850:6850:6850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3337:3337:3337))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (7727:7727:7727) (6850:6850:6850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (3229:3229:3229))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (7730:7730:7730) (6851:6851:6851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (7730:7730:7730) (6851:6851:6851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (2126:2126:2126))
        (PORT datab (2138:2138:2138) (2475:2475:2475))
        (PORT datac (699:699:699) (798:798:798))
        (PORT datad (535:535:535) (603:603:603))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (578:578:578))
        (PORT datab (2138:2138:2138) (2474:2474:2474))
        (PORT datac (522:522:522) (600:600:600))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (2008:2008:2008))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (4146:4146:4146) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3200:3200:3200))
        (PORT d[1] (2137:2137:2137) (2447:2447:2447))
        (PORT d[2] (2787:2787:2787) (3173:3173:3173))
        (PORT d[3] (2076:2076:2076) (2395:2395:2395))
        (PORT d[4] (3134:3134:3134) (3587:3587:3587))
        (PORT d[5] (2397:2397:2397) (2772:2772:2772))
        (PORT d[6] (2965:2965:2965) (3354:3354:3354))
        (PORT d[7] (2795:2795:2795) (3245:3245:3245))
        (PORT d[8] (1892:1892:1892) (2221:2221:2221))
        (PORT d[9] (2635:2635:2635) (3009:3009:3009))
        (PORT d[10] (2743:2743:2743) (3109:3109:3109))
        (PORT d[11] (3238:3238:3238) (3772:3772:3772))
        (PORT d[12] (1866:1866:1866) (2158:2158:2158))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (4143:4143:4143) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (4340:4340:4340))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (4143:4143:4143) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1796:1796:1796))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (4146:4146:4146) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (4146:4146:4146) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2270:2270:2270))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (1705:1705:1705) (1588:1588:1588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1956:1956:1956))
        (PORT d[1] (3779:3779:3779) (4317:4317:4317))
        (PORT d[2] (2120:2120:2120) (2411:2411:2411))
        (PORT d[3] (1805:1805:1805) (2040:2040:2040))
        (PORT d[4] (1848:1848:1848) (2110:2110:2110))
        (PORT d[5] (3208:3208:3208) (3721:3721:3721))
        (PORT d[6] (3453:3453:3453) (3950:3950:3950))
        (PORT d[7] (2304:2304:2304) (2707:2707:2707))
        (PORT d[8] (2197:2197:2197) (2543:2543:2543))
        (PORT d[9] (2998:2998:2998) (3407:3407:3407))
        (PORT d[10] (2790:2790:2790) (3197:3197:3197))
        (PORT d[11] (2200:2200:2200) (2506:2506:2506))
        (PORT d[12] (2954:2954:2954) (3403:3403:3403))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (1702:1702:1702) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2401:2401:2401))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (1702:1702:1702) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1909:1909:1909))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (1705:1705:1705) (1588:1588:1588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1705:1705:1705) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (2007:2007:2007))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT ena (2612:2612:2612) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2686:2686:2686))
        (PORT d[1] (3446:3446:3446) (3932:3932:3932))
        (PORT d[2] (3179:3179:3179) (3639:3639:3639))
        (PORT d[3] (3809:3809:3809) (4394:4394:4394))
        (PORT d[4] (3444:3444:3444) (3931:3931:3931))
        (PORT d[5] (2157:2157:2157) (2478:2478:2478))
        (PORT d[6] (3372:3372:3372) (3850:3850:3850))
        (PORT d[7] (2676:2676:2676) (3084:3084:3084))
        (PORT d[8] (2623:2623:2623) (3055:3055:3055))
        (PORT d[9] (3163:3163:3163) (3601:3601:3601))
        (PORT d[10] (2972:2972:2972) (3409:3409:3409))
        (PORT d[11] (2409:2409:2409) (2812:2812:2812))
        (PORT d[12] (1919:1919:1919) (2221:2221:2221))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (2609:2609:2609) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2806:2806:2806))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (PORT ena (2609:2609:2609) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1848:1848:1848))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT ena (2612:2612:2612) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (2612:2612:2612) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (2045:2045:2045))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (1527:1527:1527) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2157:2157:2157))
        (PORT d[1] (3610:3610:3610) (4131:4131:4131))
        (PORT d[2] (2257:2257:2257) (2554:2554:2554))
        (PORT d[3] (2098:2098:2098) (2366:2366:2366))
        (PORT d[4] (2021:2021:2021) (2307:2307:2307))
        (PORT d[5] (3220:3220:3220) (3737:3737:3737))
        (PORT d[6] (4184:4184:4184) (4778:4778:4778))
        (PORT d[7] (2112:2112:2112) (2487:2487:2487))
        (PORT d[8] (2502:2502:2502) (2882:2882:2882))
        (PORT d[9] (2814:2814:2814) (3196:3196:3196))
        (PORT d[10] (3547:3547:3547) (4061:4061:4061))
        (PORT d[11] (2497:2497:2497) (2841:2841:2841))
        (PORT d[12] (2841:2841:2841) (3285:3285:3285))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (1524:1524:1524) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1552:1552:1552))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (1524:1524:1524) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1997:1997:1997))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (1527:1527:1527) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (1527:1527:1527) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (2277:2277:2277))
        (PORT datab (1661:1661:1661) (1912:1912:1912))
        (PORT datac (871:871:871) (971:971:971))
        (PORT datad (694:694:694) (787:787:787))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (2279:2279:2279))
        (PORT datab (363:363:363) (423:423:423))
        (PORT datac (689:689:689) (782:782:782))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (2297:2297:2297))
        (PORT datab (699:699:699) (833:833:833))
        (PORT datac (1962:1962:1962) (2293:2293:2293))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2432:2432:2432))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (1910:1910:1910) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2130:2130:2130))
        (PORT d[1] (3794:3794:3794) (4334:4334:4334))
        (PORT d[2] (2293:2293:2293) (2605:2605:2605))
        (PORT d[3] (1624:1624:1624) (1828:1828:1828))
        (PORT d[4] (1830:1830:1830) (2094:2094:2094))
        (PORT d[5] (3393:3393:3393) (3929:3929:3929))
        (PORT d[6] (3629:3629:3629) (4150:4150:4150))
        (PORT d[7] (2501:2501:2501) (2940:2940:2940))
        (PORT d[8] (2219:2219:2219) (2567:2567:2567))
        (PORT d[9] (2273:2273:2273) (2585:2585:2585))
        (PORT d[10] (2813:2813:2813) (3217:3217:3217))
        (PORT d[11] (2385:2385:2385) (2715:2715:2715))
        (PORT d[12] (2092:2092:2092) (2428:2428:2428))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1907:1907:1907) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2186:2186:2186))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1907:1907:1907) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2090:2090:2090))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (1910:1910:1910) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (1910:1910:1910) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (2003:2003:2003))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (4138:4138:4138) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (3208:3208:3208))
        (PORT d[1] (2122:2122:2122) (2431:2431:2431))
        (PORT d[2] (2808:2808:2808) (3197:3197:3197))
        (PORT d[3] (1916:1916:1916) (2220:2220:2220))
        (PORT d[4] (3301:3301:3301) (3772:3772:3772))
        (PORT d[5] (2557:2557:2557) (2954:2954:2954))
        (PORT d[6] (1947:1947:1947) (2204:2204:2204))
        (PORT d[7] (2934:2934:2934) (3401:3401:3401))
        (PORT d[8] (1936:1936:1936) (2267:2267:2267))
        (PORT d[9] (2643:2643:2643) (3018:3018:3018))
        (PORT d[10] (2763:2763:2763) (3136:3136:3136))
        (PORT d[11] (3392:3392:3392) (3940:3940:3940))
        (PORT d[12] (1884:1884:1884) (2178:2178:2178))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (4135:4135:4135) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2262:2262:2262))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (4135:4135:4135) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1798:1798:1798))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT ena (4138:4138:4138) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (PORT d[0] (4138:4138:4138) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (755:755:755))
        (PORT datac (1914:1914:1914) (2224:2224:2224))
        (PORT datad (341:341:341) (385:385:385))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2028:2028:2028))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (4147:4147:4147) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2990:2990:2990))
        (PORT d[1] (2476:2476:2476) (2831:2831:2831))
        (PORT d[2] (2642:2642:2642) (3009:3009:3009))
        (PORT d[3] (2086:2086:2086) (2420:2420:2420))
        (PORT d[4] (3123:3123:3123) (3572:3572:3572))
        (PORT d[5] (2408:2408:2408) (2784:2784:2784))
        (PORT d[6] (2811:2811:2811) (3185:3185:3185))
        (PORT d[7] (2795:2795:2795) (3244:3244:3244))
        (PORT d[8] (1899:1899:1899) (2218:2218:2218))
        (PORT d[9] (2458:2458:2458) (2804:2804:2804))
        (PORT d[10] (2591:2591:2591) (2939:2939:2939))
        (PORT d[11] (3225:3225:3225) (3755:3755:3755))
        (PORT d[12] (1707:1707:1707) (1977:1977:1977))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (4144:4144:4144) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2681:2681:2681))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (4144:4144:4144) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1620:1620:1620))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT ena (4147:4147:4147) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (PORT d[0] (4147:4147:4147) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2149:2149:2149))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT ena (3930:3930:3930) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3589:3589:3589))
        (PORT d[1] (1958:1958:1958) (2250:2250:2250))
        (PORT d[2] (3005:3005:3005) (3430:3430:3430))
        (PORT d[3] (1709:1709:1709) (1978:1978:1978))
        (PORT d[4] (3483:3483:3483) (3982:3982:3982))
        (PORT d[5] (2597:2597:2597) (3002:3002:3002))
        (PORT d[6] (1777:1777:1777) (2015:2015:2015))
        (PORT d[7] (3150:3150:3150) (3655:3655:3655))
        (PORT d[8] (2109:2109:2109) (2460:2460:2460))
        (PORT d[9] (2829:2829:2829) (3233:3233:3233))
        (PORT d[10] (2939:2939:2939) (3332:3332:3332))
        (PORT d[11] (1617:1617:1617) (1874:1874:1874))
        (PORT d[12] (1848:1848:1848) (2131:2131:2131))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT ena (3927:3927:3927) (3521:3521:3521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2054:2054:2054))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT ena (3927:3927:3927) (3521:3521:3521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1995:1995:1995))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT ena (3930:3930:3930) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (3930:3930:3930) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (2249:2249:2249))
        (PORT datac (509:509:509) (578:578:578))
        (PORT datad (528:528:528) (603:603:603))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1849:1849:1849) (2130:2130:2130))
        (PORT datac (1958:1958:1958) (2289:2289:2289))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (649:649:649))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (564:564:564))
        (PORT datad (654:654:654) (794:794:794))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (449:449:449))
        (PORT d[1] (559:559:559) (626:626:626))
        (PORT d[2] (495:495:495) (569:569:569))
        (PORT d[3] (689:689:689) (775:775:775))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (3532:3532:3532) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (389:389:389) (457:457:457))
        (PORT d[1] (544:544:544) (628:628:628))
        (PORT d[2] (2030:2030:2030) (2315:2315:2315))
        (PORT d[3] (822:822:822) (937:937:937))
        (PORT d[4] (1594:1594:1594) (1808:1808:1808))
        (PORT d[5] (522:522:522) (605:605:605))
        (PORT d[6] (521:521:521) (593:593:593))
        (PORT d[7] (533:533:533) (608:608:608))
        (PORT d[8] (649:649:649) (744:744:744))
        (PORT d[9] (1407:1407:1407) (1630:1630:1630))
        (PORT d[10] (1975:1975:1975) (2250:2250:2250))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (3529:3529:3529) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (868:868:868))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (3529:3529:3529) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (508:508:508) (571:571:571))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (3532:3532:3532) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (3532:3532:3532) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (2252:2252:2252))
        (PORT datab (1975:1975:1975) (2306:2306:2306))
        (PORT datac (1629:1629:1629) (1880:1880:1880))
        (PORT datad (1831:1831:1831) (2105:2105:2105))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (2298:2298:2298))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (737:737:737))
        (PORT datab (793:793:793) (908:908:908))
        (PORT datac (455:455:455) (565:565:565))
        (PORT datad (497:497:497) (561:561:561))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (786:786:786) (890:890:890))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1010:1010:1010))
        (PORT datab (742:742:742) (870:870:870))
        (PORT datac (306:306:306) (352:352:352))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (426:426:426))
        (PORT datac (396:396:396) (438:438:438))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (392:392:392))
        (PORT datab (373:373:373) (443:443:443))
        (PORT datad (371:371:371) (434:434:434))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (551:551:551))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datac (296:296:296) (358:358:358))
        (PORT datad (227:227:227) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT ena (639:639:639) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (874:874:874) (1030:1030:1030))
        (PORT datac (700:700:700) (815:815:815))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT asdata (636:636:636) (693:693:693))
        (PORT clrn (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (740:740:740))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (520:520:520) (613:613:613))
        (PORT datad (519:519:519) (602:602:602))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1299:1299:1299) (1478:1478:1478))
        (PORT sclr (1171:1171:1171) (1079:1079:1079))
        (PORT ena (1208:1208:1208) (1342:1342:1342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (831:831:831))
        (PORT datab (401:401:401) (483:483:483))
        (PORT datac (211:211:211) (263:263:263))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (625:625:625))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (380:380:380) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (863:863:863) (1016:1016:1016))
        (PORT datac (818:818:818) (968:968:968))
        (PORT datad (347:347:347) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (509:509:509) (581:581:581))
        (PORT datad (383:383:383) (460:460:460))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (859:859:859) (1012:1012:1012))
        (PORT datac (813:813:813) (963:963:963))
        (PORT datad (350:350:350) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (630:630:630))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (385:385:385) (462:462:462))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (430:430:430))
        (PORT datab (865:865:865) (1018:1018:1018))
        (PORT datac (821:821:821) (971:971:971))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (501:501:501) (596:596:596))
        (PORT datad (380:380:380) (456:456:456))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (432:432:432))
        (PORT datab (863:863:863) (1016:1016:1016))
        (PORT datac (819:819:819) (969:969:969))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1449:1449:1449) (1651:1651:1651))
        (PORT ena (1483:1483:1483) (1651:1651:1651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (309:309:309) (355:355:355))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (606:606:606))
        (PORT datad (691:691:691) (806:806:806))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (484:484:484))
        (PORT datac (211:211:211) (262:262:262))
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2055:2055:2055))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (755:755:755) (885:885:885))
        (PORT datad (702:702:702) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (869:869:869))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (324:324:324) (373:373:373))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (PORT sclr (1197:1197:1197) (1096:1096:1096))
        (PORT ena (1410:1410:1410) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (731:731:731) (844:844:844))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1496:1496:1496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (540:540:540) (607:607:607))
        (PORT clrn (1280:1280:1280) (1450:1450:1450))
        (PORT ena (657:657:657) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (381:381:381))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1120:1120:1120))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (905:905:905))
        (PORT datab (329:329:329) (400:400:400))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datac (178:178:178) (212:212:212))
        (PORT datad (371:371:371) (444:444:444))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (PORT datab (155:155:155) (207:207:207))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (206:206:206))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (321:321:321) (369:369:369))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (393:393:393))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (374:374:374))
        (PORT datad (404:404:404) (493:493:493))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (520:520:520))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (521:521:521))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (465:465:465))
        (PORT datab (405:405:405) (478:478:478))
        (PORT datac (360:360:360) (424:424:424))
        (PORT datad (371:371:371) (435:435:435))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (457:457:457))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (404:404:404) (492:492:492))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (218:218:218))
        (PORT datab (295:295:295) (346:346:346))
        (PORT datad (316:316:316) (357:357:357))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (404:404:404))
        (PORT datac (142:142:142) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1124:1124:1124))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (612:612:612))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (PORT sload (670:670:670) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (697:697:697))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (439:439:439) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (551:551:551))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (109:109:109) (134:134:134))
        (PORT datad (561:561:561) (645:645:645))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (407:407:407) (505:505:505))
        (PORT datad (108:108:108) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (527:527:527) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (456:456:456))
        (PORT datab (663:663:663) (760:760:760))
        (PORT datac (597:597:597) (703:703:703))
        (PORT datad (376:376:376) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (864:864:864))
        (PORT datab (968:968:968) (1125:1125:1125))
        (PORT datac (476:476:476) (562:562:562))
        (PORT datad (719:719:719) (851:851:851))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (488:488:488))
        (PORT datab (1040:1040:1040) (1193:1193:1193))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (499:499:499) (593:593:593))
        (PORT datac (302:302:302) (352:352:352))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (575:575:575))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (PORT sclr (804:804:804) (914:914:914))
        (PORT sload (944:944:944) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (979:979:979))
        (PORT datab (616:616:616) (728:728:728))
        (PORT datac (467:467:467) (550:550:550))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~205\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2641:2641:2641))
        (PORT datab (842:842:842) (950:950:950))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (2089:2089:2089) (2410:2410:2410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2652:2652:2652))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (7099:7099:7099) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (4360:4360:4360))
        (PORT d[1] (4928:4928:4928) (5659:5659:5659))
        (PORT d[2] (4212:4212:4212) (4781:4781:4781))
        (PORT d[3] (3935:3935:3935) (4518:4518:4518))
        (PORT d[4] (3543:3543:3543) (4079:4079:4079))
        (PORT d[5] (3229:3229:3229) (3748:3748:3748))
        (PORT d[6] (4464:4464:4464) (5115:5115:5115))
        (PORT d[7] (4381:4381:4381) (4914:4914:4914))
        (PORT d[8] (2550:2550:2550) (2986:2986:2986))
        (PORT d[9] (3830:3830:3830) (4379:4379:4379))
        (PORT d[10] (4022:4022:4022) (4598:4598:4598))
        (PORT d[11] (3603:3603:3603) (4117:4117:4117))
        (PORT d[12] (3372:3372:3372) (3909:3909:3909))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (7096:7096:7096) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (3348:3348:3348))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (7096:7096:7096) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3863:3863:3863))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (7099:7099:7099) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (7099:7099:7099) (6303:6303:6303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2437:2437:2437))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (7311:7311:7311) (6489:6489:6489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (4168:4168:4168))
        (PORT d[1] (4593:4593:4593) (5281:5281:5281))
        (PORT d[2] (3882:3882:3882) (4416:4416:4416))
        (PORT d[3] (3734:3734:3734) (4297:4297:4297))
        (PORT d[4] (3042:3042:3042) (3520:3520:3520))
        (PORT d[5] (3048:3048:3048) (3538:3538:3538))
        (PORT d[6] (4275:4275:4275) (4903:4903:4903))
        (PORT d[7] (4005:4005:4005) (4475:4475:4475))
        (PORT d[8] (2872:2872:2872) (3344:3344:3344))
        (PORT d[9] (3500:3500:3500) (4013:4013:4013))
        (PORT d[10] (3642:3642:3642) (4154:4154:4154))
        (PORT d[11] (3011:3011:3011) (3463:3463:3463))
        (PORT d[12] (3175:3175:3175) (3679:3679:3679))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (7308:7308:7308) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2552:2552:2552))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (7308:7308:7308) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3661:3661:3661))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (7311:7311:7311) (6489:6489:6489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (7311:7311:7311) (6489:6489:6489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~206\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (2082:2082:2082))
        (PORT datab (960:960:960) (1109:1109:1109))
        (PORT datac (1178:1178:1178) (1322:1322:1322))
        (PORT datad (2088:2088:2088) (2408:2408:2408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2669:2669:2669))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (7091:7091:7091) (6294:6294:6294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3779:3779:3779))
        (PORT d[1] (4954:4954:4954) (5695:5695:5695))
        (PORT d[2] (4233:4233:4233) (4812:4812:4812))
        (PORT d[3] (3712:3712:3712) (4271:4271:4271))
        (PORT d[4] (3402:3402:3402) (3926:3926:3926))
        (PORT d[5] (3410:3410:3410) (3952:3952:3952))
        (PORT d[6] (4635:4635:4635) (5311:5311:5311))
        (PORT d[7] (4363:4363:4363) (4886:4886:4886))
        (PORT d[8] (2744:2744:2744) (3215:3215:3215))
        (PORT d[9] (3844:3844:3844) (4401:4401:4401))
        (PORT d[10] (4004:4004:4004) (4573:4573:4573))
        (PORT d[11] (3623:3623:3623) (4143:4143:4143))
        (PORT d[12] (3354:3354:3354) (3886:3886:3886))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (7088:7088:7088) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3300:3300:3300))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (7088:7088:7088) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (4060:4060:4060))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (7091:7091:7091) (6294:6294:6294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (7091:7091:7091) (6294:6294:6294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1896:1896:1896))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (7344:7344:7344) (6509:6509:6509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3741:3741:3741))
        (PORT d[1] (4223:4223:4223) (4861:4861:4861))
        (PORT d[2] (2668:2668:2668) (3018:3018:3018))
        (PORT d[3] (3474:3474:3474) (3918:3918:3918))
        (PORT d[4] (2628:2628:2628) (3018:3018:3018))
        (PORT d[5] (2859:2859:2859) (3319:3319:3319))
        (PORT d[6] (4065:4065:4065) (4666:4666:4666))
        (PORT d[7] (3575:3575:3575) (4017:4017:4017))
        (PORT d[8] (3217:3217:3217) (3734:3734:3734))
        (PORT d[9] (2543:2543:2543) (2917:2917:2917))
        (PORT d[10] (4095:4095:4095) (4680:4680:4680))
        (PORT d[11] (2958:2958:2958) (3397:3397:3397))
        (PORT d[12] (3300:3300:3300) (3793:3793:3793))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (PORT ena (7341:7341:7341) (6508:6508:6508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3320:3320:3320))
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (PORT ena (7341:7341:7341) (6508:6508:6508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3819:3819:3819))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT ena (7344:7344:7344) (6509:6509:6509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1375:1375:1375))
        (PORT d[0] (7344:7344:7344) (6509:6509:6509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~207\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2439:2439:2439))
        (PORT datac (1167:1167:1167) (1334:1334:1334))
        (PORT datad (355:355:355) (407:407:407))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~208\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2641:2641:2641))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1358:1358:1358))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (2309:2309:2309) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1713:1713:1713))
        (PORT d[1] (4142:4142:4142) (4722:4722:4722))
        (PORT d[2] (2656:2656:2656) (3022:3022:3022))
        (PORT d[3] (1294:1294:1294) (1458:1458:1458))
        (PORT d[4] (1480:1480:1480) (1695:1695:1695))
        (PORT d[5] (3753:3753:3753) (4340:4340:4340))
        (PORT d[6] (4155:4155:4155) (4741:4741:4741))
        (PORT d[7] (2884:2884:2884) (3378:3378:3378))
        (PORT d[8] (2738:2738:2738) (3155:3155:3155))
        (PORT d[9] (2636:2636:2636) (2999:2999:2999))
        (PORT d[10] (3177:3177:3177) (3633:3633:3633))
        (PORT d[11] (2728:2728:2728) (3102:3102:3102))
        (PORT d[12] (2074:2074:2074) (2411:2411:2411))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2306:2306:2306) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1457:1457:1457))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (2306:2306:2306) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2243:2243:2243))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (2309:2309:2309) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2309:2309:2309) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2058:2058:2058))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (7116:7116:7116) (6312:6312:6312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3738:3738:3738))
        (PORT d[1] (4330:4330:4330) (4969:4969:4969))
        (PORT d[2] (4273:4273:4273) (4891:4891:4891))
        (PORT d[3] (3628:3628:3628) (4088:4088:4088))
        (PORT d[4] (2713:2713:2713) (3115:3115:3115))
        (PORT d[5] (3039:3039:3039) (3526:3526:3526))
        (PORT d[6] (4086:4086:4086) (4694:4694:4694))
        (PORT d[7] (2264:2264:2264) (2538:2538:2538))
        (PORT d[8] (3187:3187:3187) (3688:3688:3688))
        (PORT d[9] (2536:2536:2536) (2907:2907:2907))
        (PORT d[10] (4105:4105:4105) (4691:4691:4691))
        (PORT d[11] (3002:3002:3002) (3458:3458:3458))
        (PORT d[12] (3297:3297:3297) (3788:3788:3788))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (7113:7113:7113) (6311:6311:6311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2566:2566:2566))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (7113:7113:7113) (6311:6311:6311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (4044:4044:4044))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT ena (7116:7116:7116) (6312:6312:6312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (7116:7116:7116) (6312:6312:6312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~202\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2439:2439:2439))
        (PORT datab (680:680:680) (760:760:760))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2649:2649:2649))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT ena (7091:7091:7091) (6296:6296:6296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (4374:4374:4374))
        (PORT d[1] (5167:5167:5167) (5920:5920:5920))
        (PORT d[2] (4234:4234:4234) (4810:4810:4810))
        (PORT d[3] (3567:3567:3567) (4103:4103:4103))
        (PORT d[4] (3386:3386:3386) (3906:3906:3906))
        (PORT d[5] (3417:3417:3417) (3964:3964:3964))
        (PORT d[6] (4464:4464:4464) (5115:5115:5115))
        (PORT d[7] (4369:4369:4369) (4896:4896:4896))
        (PORT d[8] (2551:2551:2551) (2987:2987:2987))
        (PORT d[9] (3844:3844:3844) (4399:4399:4399))
        (PORT d[10] (4010:4010:4010) (4580:4580:4580))
        (PORT d[11] (3610:3610:3610) (4124:4124:4124))
        (PORT d[12] (3360:3360:3360) (3890:3890:3890))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (7088:7088:7088) (6295:6295:6295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3046:3046:3046))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (7088:7088:7088) (6295:6295:6295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (4066:4066:4066))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT ena (7091:7091:7091) (6296:6296:6296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (PORT d[0] (7091:7091:7091) (6296:6296:6296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2065:2065:2065))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (7105:7105:7105) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3943:3943:3943))
        (PORT d[1] (4400:4400:4400) (5061:5061:5061))
        (PORT d[2] (4443:4443:4443) (5074:5074:5074))
        (PORT d[3] (3657:3657:3657) (4126:4126:4126))
        (PORT d[4] (2730:2730:2730) (3134:3134:3134))
        (PORT d[5] (3025:3025:3025) (3510:3510:3510))
        (PORT d[6] (4239:4239:4239) (4862:4862:4862))
        (PORT d[7] (2422:2422:2422) (2725:2725:2725))
        (PORT d[8] (3387:3387:3387) (3920:3920:3920))
        (PORT d[9] (2719:2719:2719) (3120:3120:3120))
        (PORT d[10] (4298:4298:4298) (4917:4917:4917))
        (PORT d[11] (2990:2990:2990) (3433:3433:3433))
        (PORT d[12] (3472:3472:3472) (3986:3986:3986))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (7102:7102:7102) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3660:3660:3660))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT ena (7102:7102:7102) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (4010:4010:4010))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (7105:7105:7105) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (7105:7105:7105) (6303:6303:6303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~203\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2440:2440:2440))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1143:1143:1143) (1279:1279:1279))
        (PORT datad (356:356:356) (409:409:409))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2032:2032:2032))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (7321:7321:7321) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3748:3748:3748))
        (PORT d[1] (4358:4358:4358) (5006:5006:5006))
        (PORT d[2] (4113:4113:4113) (4713:4713:4713))
        (PORT d[3] (3627:3627:3627) (4090:4090:4090))
        (PORT d[4] (2558:2558:2558) (2945:2945:2945))
        (PORT d[5] (3033:3033:3033) (3519:3519:3519))
        (PORT d[6] (4095:4095:4095) (4704:4704:4704))
        (PORT d[7] (3575:3575:3575) (4018:4018:4018))
        (PORT d[8] (3210:3210:3210) (3724:3724:3724))
        (PORT d[9] (2522:2522:2522) (2892:2892:2892))
        (PORT d[10] (4117:4117:4117) (4710:4710:4710))
        (PORT d[11] (2826:2826:2826) (3246:3246:3246))
        (PORT d[12] (3314:3314:3314) (3812:3812:3812))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (7318:7318:7318) (6490:6490:6490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3115:3115:3115))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (7318:7318:7318) (6490:6490:6490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (4043:4043:4043))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (7321:7321:7321) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (7321:7321:7321) (6491:6491:6491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2452:2452:2452))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (7302:7302:7302) (6481:6481:6481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (4178:4178:4178))
        (PORT d[1] (5028:5028:5028) (5754:5754:5754))
        (PORT d[2] (4055:4055:4055) (4609:4609:4609))
        (PORT d[3] (3918:3918:3918) (4509:4509:4509))
        (PORT d[4] (3195:3195:3195) (3685:3685:3685))
        (PORT d[5] (3239:3239:3239) (3762:3762:3762))
        (PORT d[6] (4283:4283:4283) (4912:4912:4912))
        (PORT d[7] (4193:4193:4193) (4698:4698:4698))
        (PORT d[8] (2363:2363:2363) (2767:2767:2767))
        (PORT d[9] (3674:3674:3674) (4203:4203:4203))
        (PORT d[10] (3838:3838:3838) (4387:4387:4387))
        (PORT d[11] (3442:3442:3442) (3934:3934:3934))
        (PORT d[12] (3180:3180:3180) (3682:3682:3682))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (7299:7299:7299) (6480:6480:6480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3271:3271:3271))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (7299:7299:7299) (6480:6480:6480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3867:3867:3867))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT ena (7302:7302:7302) (6481:6481:6481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (7302:7302:7302) (6481:6481:6481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~200\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2439:2439:2439))
        (PORT datab (352:352:352) (411:411:411))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (1006:1006:1006) (1126:1126:1126))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2670:2670:2670))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (6889:6889:6889) (6119:6119:6119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3963:3963:3963))
        (PORT d[1] (4949:4949:4949) (5687:5687:5687))
        (PORT d[2] (4239:4239:4239) (4820:4820:4820))
        (PORT d[3] (3878:3878:3878) (4458:4458:4458))
        (PORT d[4] (3402:3402:3402) (3929:3929:3929))
        (PORT d[5] (3411:3411:3411) (3953:3953:3953))
        (PORT d[6] (4637:4637:4637) (5310:5310:5310))
        (PORT d[7] (4361:4361:4361) (4875:4875:4875))
        (PORT d[8] (2738:2738:2738) (3203:3203:3203))
        (PORT d[9] (3845:3845:3845) (4402:4402:4402))
        (PORT d[10] (3998:3998:3998) (4564:4564:4564))
        (PORT d[11] (3352:3352:3352) (3842:3842:3842))
        (PORT d[12] (3537:3537:3537) (4100:4100:4100))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6886:6886:6886) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1882:1882:1882))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (6886:6886:6886) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (4056:4056:4056))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (6889:6889:6889) (6119:6119:6119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (6889:6889:6889) (6119:6119:6119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2456:2456:2456))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (7310:7310:7310) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (4164:4164:4164))
        (PORT d[1] (4756:4756:4756) (5460:5460:5460))
        (PORT d[2] (4033:4033:4033) (4579:4579:4579))
        (PORT d[3] (3764:3764:3764) (4326:4326:4326))
        (PORT d[4] (3363:3363:3363) (3874:3874:3874))
        (PORT d[5] (3054:3054:3054) (3546:3546:3546))
        (PORT d[6] (4283:4283:4283) (4911:4911:4911))
        (PORT d[7] (4205:4205:4205) (4716:4716:4716))
        (PORT d[8] (2873:2873:2873) (3344:3344:3344))
        (PORT d[9] (3660:3660:3660) (4186:4186:4186))
        (PORT d[10] (3804:3804:3804) (4344:4344:4344))
        (PORT d[11] (3436:3436:3436) (3927:3927:3927))
        (PORT d[12] (3192:3192:3192) (3700:3700:3700))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (7307:7307:7307) (6487:6487:6487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (3078:3078:3078))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (7307:7307:7307) (6487:6487:6487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3671:3671:3671))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT ena (7310:7310:7310) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (7310:7310:7310) (6488:6488:6488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~201\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2439:2439:2439))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1278:1278:1278) (1455:1455:1455))
        (PORT datad (1111:1111:1111) (1262:1262:1262))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~204\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1723:1723:1723) (1998:1998:1998))
        (PORT datad (2250:2250:2250) (2615:2615:2615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~209\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1726:1726:1726) (2002:2002:2002))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (143:143:143) (191:191:191))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (270:270:270))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (577:577:577) (671:671:671))
        (PORT datad (132:132:132) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (470:470:470))
        (PORT datab (2171:2171:2171) (2512:2512:2512))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (560:560:560) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (782:782:782))
        (PORT datab (544:544:544) (656:656:656))
        (PORT datad (227:227:227) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (510:510:510) (579:579:579))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (659:659:659) (772:772:772))
        (PORT datad (365:365:365) (441:441:441))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3230:3230:3230))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (8134:8134:8134) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (3178:3178:3178))
        (PORT d[1] (3327:3327:3327) (3822:3822:3822))
        (PORT d[2] (3369:3369:3369) (3862:3862:3862))
        (PORT d[3] (2775:2775:2775) (3119:3119:3119))
        (PORT d[4] (2990:2990:2990) (3448:3448:3448))
        (PORT d[5] (3058:3058:3058) (3547:3547:3547))
        (PORT d[6] (3908:3908:3908) (4492:4492:4492))
        (PORT d[7] (3045:3045:3045) (3413:3413:3413))
        (PORT d[8] (2411:2411:2411) (2793:2793:2793))
        (PORT d[9] (2555:2555:2555) (2936:2936:2936))
        (PORT d[10] (3377:3377:3377) (3860:3860:3860))
        (PORT d[11] (3120:3120:3120) (3646:3646:3646))
        (PORT d[12] (2419:2419:2419) (2790:2790:2790))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8131:8131:8131) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2171:2171:2171))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8131:8131:8131) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2826:2826:2826))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (8134:8134:8134) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (8134:8134:8134) (7207:7207:7207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1456:1456:1456))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (6262:6262:6262) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4631:4631:4631))
        (PORT d[1] (3416:3416:3416) (3931:3931:3931))
        (PORT d[2] (4611:4611:4611) (5280:5280:5280))
        (PORT d[3] (3547:3547:3547) (4017:4017:4017))
        (PORT d[4] (4077:4077:4077) (4687:4687:4687))
        (PORT d[5] (3934:3934:3934) (4544:4544:4544))
        (PORT d[6] (5184:5184:5184) (5929:5929:5929))
        (PORT d[7] (2132:2132:2132) (2514:2514:2514))
        (PORT d[8] (2435:2435:2435) (2818:2818:2818))
        (PORT d[9] (2518:2518:2518) (2912:2912:2912))
        (PORT d[10] (3726:3726:3726) (4295:4295:4295))
        (PORT d[11] (3436:3436:3436) (3964:3964:3964))
        (PORT d[12] (4098:4098:4098) (4745:4745:4745))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (6259:6259:6259) (5568:5568:5568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3772:3772:3772))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT ena (6259:6259:6259) (5568:5568:5568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2135:2135:2135))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT ena (6262:6262:6262) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (6262:6262:6262) (5569:5569:5569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1223:1223:1223))
        (PORT datab (2367:2367:2367) (2669:2669:2669))
        (PORT datac (1298:1298:1298) (1481:1481:1481))
        (PORT datad (2040:2040:2040) (2405:2405:2405))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2455:2455:2455))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (7329:7329:7329) (6498:6498:6498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3867:3867:3867))
        (PORT d[1] (4004:4004:4004) (4589:4589:4589))
        (PORT d[2] (4095:4095:4095) (4691:4691:4691))
        (PORT d[3] (3452:3452:3452) (3888:3888:3888))
        (PORT d[4] (2635:2635:2635) (3033:3033:3033))
        (PORT d[5] (2859:2859:2859) (3318:3318:3318))
        (PORT d[6] (3899:3899:3899) (4478:4478:4478))
        (PORT d[7] (3392:3392:3392) (3806:3806:3806))
        (PORT d[8] (3203:3203:3203) (3714:3714:3714))
        (PORT d[9] (2521:2521:2521) (2889:2889:2889))
        (PORT d[10] (4070:4070:4070) (4649:4649:4649))
        (PORT d[11] (2803:2803:2803) (3219:3219:3219))
        (PORT d[12] (3135:3135:3135) (3610:3610:3610))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7326:7326:7326) (6497:6497:6497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2714:2714:2714))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7326:7326:7326) (6497:6497:6497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3618:3618:3618))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (7329:7329:7329) (6498:6498:6498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (7329:7329:7329) (6498:6498:6498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (3098:3098:3098))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (8116:8116:8116) (7198:7198:7198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3346:3346:3346))
        (PORT d[1] (3499:3499:3499) (4018:4018:4018))
        (PORT d[2] (3366:3366:3366) (3860:3860:3860))
        (PORT d[3] (2765:2765:2765) (3103:3103:3103))
        (PORT d[4] (2976:2976:2976) (3423:3423:3423))
        (PORT d[5] (3038:3038:3038) (3520:3520:3520))
        (PORT d[6] (3906:3906:3906) (4478:4478:4478))
        (PORT d[7] (3046:3046:3046) (3414:3414:3414))
        (PORT d[8] (2255:2255:2255) (2619:2619:2619))
        (PORT d[9] (2568:2568:2568) (2951:2951:2951))
        (PORT d[10] (3212:3212:3212) (3674:3674:3674))
        (PORT d[11] (3112:3112:3112) (3637:3637:3637))
        (PORT d[12] (2570:2570:2570) (2963:2963:2963))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (8113:8113:8113) (7197:7197:7197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4824:4824:4824))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (PORT ena (8113:8113:8113) (7197:7197:7197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2818:2818:2818))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT ena (8116:8116:8116) (7198:7198:7198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (8116:8116:8116) (7198:7198:7198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1132:1132:1132))
        (PORT datab (384:384:384) (445:445:445))
        (PORT datac (1106:1106:1106) (1287:1287:1287))
        (PORT datad (2088:2088:2088) (2409:2409:2409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (3129:3129:3129))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (7743:7743:7743) (6861:6861:6861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3755:3755:3755))
        (PORT d[1] (4252:4252:4252) (4877:4877:4877))
        (PORT d[2] (3681:3681:3681) (4179:4179:4179))
        (PORT d[3] (4460:4460:4460) (5120:5120:5120))
        (PORT d[4] (2846:2846:2846) (3291:3291:3291))
        (PORT d[5] (2865:2865:2865) (3326:3326:3326))
        (PORT d[6] (3923:3923:3923) (4501:4501:4501))
        (PORT d[7] (3840:3840:3840) (4295:4295:4295))
        (PORT d[8] (2544:2544:2544) (2978:2978:2978))
        (PORT d[9] (3312:3312:3312) (3793:3793:3793))
        (PORT d[10] (3463:3463:3463) (3952:3952:3952))
        (PORT d[11] (2817:2817:2817) (3233:3233:3233))
        (PORT d[12] (2813:2813:2813) (3259:3259:3259))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7740:7740:7740) (6860:6860:6860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2720:2720:2720))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7740:7740:7740) (6860:6860:6860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2128:2128:2128))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (7743:7743:7743) (6861:6861:6861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (7743:7743:7743) (6861:6861:6861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3247:3247:3247))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (7925:7925:7925) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (3140:3140:3140))
        (PORT d[1] (3491:3491:3491) (4005:4005:4005))
        (PORT d[2] (3549:3549:3549) (4070:4070:4070))
        (PORT d[3] (2594:2594:2594) (2914:2914:2914))
        (PORT d[4] (2949:2949:2949) (3405:3405:3405))
        (PORT d[5] (3210:3210:3210) (3714:3714:3714))
        (PORT d[6] (3912:3912:3912) (4489:4489:4489))
        (PORT d[7] (2997:2997:2997) (3360:3360:3360))
        (PORT d[8] (2457:2457:2457) (2853:2853:2853))
        (PORT d[9] (2564:2564:2564) (2946:2946:2946))
        (PORT d[10] (3387:3387:3387) (3874:3874:3874))
        (PORT d[11] (3285:3285:3285) (3834:3834:3834))
        (PORT d[12] (2595:2595:2595) (2994:2994:2994))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (7922:7922:7922) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (3180:3180:3180))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT ena (7922:7922:7922) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (3039:3039:3039))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT ena (7925:7925:7925) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (7925:7925:7925) (7021:7021:7021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2328:2328:2328))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (7316:7316:7316) (6493:6493:6493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3547:3547:3547))
        (PORT d[1] (4204:4204:4204) (4828:4828:4828))
        (PORT d[2] (2521:2521:2521) (2854:2854:2854))
        (PORT d[3] (3444:3444:3444) (3878:3878:3878))
        (PORT d[4] (2632:2632:2632) (3028:3028:3028))
        (PORT d[5] (2850:2850:2850) (3309:3309:3309))
        (PORT d[6] (3925:3925:3925) (4512:4512:4512))
        (PORT d[7] (3408:3408:3408) (3828:3828:3828))
        (PORT d[8] (3012:3012:3012) (3491:3491:3491))
        (PORT d[9] (2492:2492:2492) (2848:2848:2848))
        (PORT d[10] (3915:3915:3915) (4470:4470:4470))
        (PORT d[11] (2625:2625:2625) (3013:3013:3013))
        (PORT d[12] (3142:3142:3142) (3620:3620:3620))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (7313:7313:7313) (6492:6492:6492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3550:3550:3550))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT ena (7313:7313:7313) (6492:6492:6492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3630:3630:3630))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (7316:7316:7316) (6493:6493:6493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (7316:7316:7316) (6493:6493:6493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2439:2439:2439))
        (PORT datab (1082:1082:1082) (1237:1237:1237))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (465:465:465) (531:531:531))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3294:3294:3294))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (7513:7513:7513) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3977:3977:3977))
        (PORT d[1] (4435:4435:4435) (5105:5105:5105))
        (PORT d[2] (3861:3861:3861) (4386:4386:4386))
        (PORT d[3] (3588:3588:3588) (4124:4124:4124))
        (PORT d[4] (3010:3010:3010) (3474:3474:3474))
        (PORT d[5] (3055:3055:3055) (3548:3548:3548))
        (PORT d[6] (4104:4104:4104) (4710:4710:4710))
        (PORT d[7] (4018:4018:4018) (4501:4501:4501))
        (PORT d[8] (2709:2709:2709) (3163:3163:3163))
        (PORT d[9] (3490:3490:3490) (3996:3996:3996))
        (PORT d[10] (3622:3622:3622) (4130:4130:4130))
        (PORT d[11] (3271:3271:3271) (3745:3745:3745))
        (PORT d[12] (3000:3000:3000) (3473:3473:3473))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (7510:7510:7510) (6665:6665:6665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1679:1679:1679))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (7510:7510:7510) (6665:6665:6665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2445:2445:2445))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (7513:7513:7513) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (7513:7513:7513) (6666:6666:6666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2438:2438:2438))
        (PORT datab (1340:1340:1340) (1506:1506:1506))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1190:1190:1190) (1332:1332:1332))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2643:2643:2643))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1721:1721:1721) (1997:1997:1997))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (763:763:763))
        (PORT datac (360:360:360) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (855:855:855))
        (PORT d[1] (871:871:871) (986:986:986))
        (PORT d[2] (1037:1037:1037) (1177:1177:1177))
        (PORT d[3] (1188:1188:1188) (1328:1328:1328))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2747:2747:2747) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (918:918:918))
        (PORT d[1] (913:913:913) (1048:1048:1048))
        (PORT d[2] (1471:1471:1471) (1677:1677:1677))
        (PORT d[3] (1433:1433:1433) (1615:1615:1615))
        (PORT d[4] (1107:1107:1107) (1259:1259:1259))
        (PORT d[5] (4106:4106:4106) (4743:4743:4743))
        (PORT d[6] (1737:1737:1737) (1968:1968:1968))
        (PORT d[7] (3268:3268:3268) (3815:3815:3815))
        (PORT d[8] (1757:1757:1757) (2023:2023:2023))
        (PORT d[9] (1292:1292:1292) (1479:1479:1479))
        (PORT d[10] (2050:2050:2050) (2321:2321:2321))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2744:2744:2744) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1442:1442:1442))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2744:2744:2744) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1733:1733:1733))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2747:2747:2747) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (2747:2747:2747) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2642:2642:2642))
        (PORT datab (1197:1197:1197) (1347:1347:1347))
        (PORT datac (1812:1812:1812) (2058:2058:2058))
        (PORT datad (2089:2089:2089) (2410:2410:2410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (3084:3084:3084))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (8319:8319:8319) (7371:7371:7371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3503:3503:3503))
        (PORT d[1] (3539:3539:3539) (4071:4071:4071))
        (PORT d[2] (3203:3203:3203) (3675:3675:3675))
        (PORT d[3] (2793:2793:2793) (3140:3140:3140))
        (PORT d[4] (3106:3106:3106) (3574:3574:3574))
        (PORT d[5] (3025:3025:3025) (3506:3506:3506))
        (PORT d[6] (3918:3918:3918) (4495:4495:4495))
        (PORT d[7] (3206:3206:3206) (3596:3596:3596))
        (PORT d[8] (2252:2252:2252) (2619:2619:2619))
        (PORT d[9] (2585:2585:2585) (2972:2972:2972))
        (PORT d[10] (3224:3224:3224) (3693:3693:3693))
        (PORT d[11] (2929:2929:2929) (3425:3425:3425))
        (PORT d[12] (2411:2411:2411) (2785:2785:2785))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (8316:8316:8316) (7370:7370:7370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3056:3056:3056))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (PORT ena (8316:8316:8316) (7370:7370:7370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2608:2608:2608))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (8319:8319:8319) (7371:7371:7371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (8319:8319:8319) (7371:7371:7371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2071:2071:2071))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6880:6880:6880) (6111:6111:6111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (4271:4271:4271))
        (PORT d[1] (4363:4363:4363) (4997:4997:4997))
        (PORT d[2] (2849:2849:2849) (3225:3225:3225))
        (PORT d[3] (3826:3826:3826) (4318:4318:4318))
        (PORT d[4] (2828:2828:2828) (3267:3267:3267))
        (PORT d[5] (3214:3214:3214) (3724:3724:3724))
        (PORT d[6] (4418:4418:4418) (5066:5066:5066))
        (PORT d[7] (2580:2580:2580) (2903:2903:2903))
        (PORT d[8] (3565:3565:3565) (4123:4123:4123))
        (PORT d[9] (2859:2859:2859) (3274:3274:3274))
        (PORT d[10] (4443:4443:4443) (5078:5078:5078))
        (PORT d[11] (3358:3358:3358) (3862:3862:3862))
        (PORT d[12] (3641:3641:3641) (4176:4176:4176))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6877:6877:6877) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3867:3867:3867))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6877:6877:6877) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1743:1743:1743))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6880:6880:6880) (6111:6111:6111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (6880:6880:6880) (6111:6111:6111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1686:1686:1686))
        (PORT datab (1645:1645:1645) (1872:1872:1872))
        (PORT datac (2405:2405:2405) (2733:2733:2733))
        (PORT datad (488:488:488) (561:561:561))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1517:1517:1517))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (6227:6227:6227) (5545:5545:5545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3693:3693:3693))
        (PORT d[1] (4923:4923:4923) (5637:5637:5637))
        (PORT d[2] (3490:3490:3490) (3969:3969:3969))
        (PORT d[3] (4217:4217:4217) (4769:4769:4769))
        (PORT d[4] (3037:3037:3037) (3509:3509:3509))
        (PORT d[5] (3788:3788:3788) (4386:4386:4386))
        (PORT d[6] (4772:4772:4772) (5469:5469:5469))
        (PORT d[7] (2990:2990:2990) (3380:3380:3380))
        (PORT d[8] (2041:2041:2041) (2372:2372:2372))
        (PORT d[9] (3228:3228:3228) (3697:3697:3697))
        (PORT d[10] (4850:4850:4850) (5554:5554:5554))
        (PORT d[11] (3736:3736:3736) (4298:4298:4298))
        (PORT d[12] (3973:3973:3973) (4547:4547:4547))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT ena (6224:6224:6224) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2781:2781:2781))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT ena (6224:6224:6224) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1638:1638:1638))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (6227:6227:6227) (5545:5545:5545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT d[0] (6227:6227:6227) (5545:5545:5545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1942:1942:1942))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6888:6888:6888) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3930:3930:3930))
        (PORT d[1] (4493:4493:4493) (5148:5148:5148))
        (PORT d[2] (2696:2696:2696) (3058:3058:3058))
        (PORT d[3] (3818:3818:3818) (4308:4308:4308))
        (PORT d[4] (2801:2801:2801) (3228:3228:3228))
        (PORT d[5] (3213:3213:3213) (3723:3723:3723))
        (PORT d[6] (4259:4259:4259) (4888:4888:4888))
        (PORT d[7] (2419:2419:2419) (2716:2716:2716))
        (PORT d[8] (3346:3346:3346) (3861:3861:3861))
        (PORT d[9] (2713:2713:2713) (3108:3108:3108))
        (PORT d[10] (4278:4278:4278) (4892:4892:4892))
        (PORT d[11] (3188:3188:3188) (3666:3666:3666))
        (PORT d[12] (3477:3477:3477) (3993:3993:3993))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6885:6885:6885) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1802:1802:1802))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6885:6885:6885) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1726:1726:1726))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (6888:6888:6888) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (6888:6888:6888) (6118:6118:6118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~187\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1679:1679:1679))
        (PORT datac (517:517:517) (591:591:591))
        (PORT datad (635:635:635) (719:719:719))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~188\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2759:2759:2759))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1877:1877:1877) (2190:2190:2190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~189\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1725:1725:1725) (2001:2001:2001))
        (PORT datad (641:641:641) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (733:733:733))
        (PORT datab (791:791:791) (905:905:905))
        (PORT datac (456:456:456) (567:567:567))
        (PORT datad (301:301:301) (339:339:339))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (668:668:668) (756:756:756))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (367:367:367))
        (PORT datab (1537:1537:1537) (1771:1771:1771))
        (PORT datac (351:351:351) (410:410:410))
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (539:539:539))
        (PORT datad (483:483:483) (568:568:568))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (643:643:643))
        (PORT datab (697:697:697) (793:793:793))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (438:438:438))
        (PORT datab (452:452:452) (530:530:530))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (445:445:445) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (762:762:762))
        (PORT datab (623:623:623) (746:746:746))
        (PORT datac (616:616:616) (710:710:710))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (620:620:620))
        (PORT datab (834:834:834) (948:948:948))
        (PORT datac (805:805:805) (945:945:945))
        (PORT datad (1104:1104:1104) (1272:1272:1272))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (382:382:382))
        (PORT datab (308:308:308) (357:357:357))
        (PORT datad (778:778:778) (909:909:909))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (511:511:511) (565:565:565))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (825:825:825))
        (PORT datab (642:642:642) (753:753:753))
        (PORT datac (703:703:703) (823:823:823))
        (PORT datad (835:835:835) (978:978:978))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2389:2389:2389))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (9013:9013:9013) (7992:7992:7992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2725:2725:2725))
        (PORT d[1] (3896:3896:3896) (4494:4494:4494))
        (PORT d[2] (2958:2958:2958) (3378:3378:3378))
        (PORT d[3] (3408:3408:3408) (3926:3926:3926))
        (PORT d[4] (3781:3781:3781) (4299:4299:4299))
        (PORT d[5] (2530:2530:2530) (2912:2912:2912))
        (PORT d[6] (3740:3740:3740) (4272:4272:4272))
        (PORT d[7] (1872:1872:1872) (2189:2189:2189))
        (PORT d[8] (2278:2278:2278) (2656:2656:2656))
        (PORT d[9] (3347:3347:3347) (3784:3784:3784))
        (PORT d[10] (3314:3314:3314) (3795:3795:3795))
        (PORT d[11] (2465:2465:2465) (2860:2860:2860))
        (PORT d[12] (2301:2301:2301) (2671:2671:2671))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (9010:9010:9010) (7991:7991:7991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2830:2830:2830))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT ena (9010:9010:9010) (7991:7991:7991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2002:2002:2002))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (9013:9013:9013) (7992:7992:7992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (9013:9013:9013) (7992:7992:7992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2384:2384:2384))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (8615:8615:8615) (7643:7643:7643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2497:2497:2497))
        (PORT d[1] (4081:4081:4081) (4703:4703:4703))
        (PORT d[2] (3348:3348:3348) (3828:3828:3828))
        (PORT d[3] (3782:3782:3782) (4361:4361:4361))
        (PORT d[4] (4166:4166:4166) (4741:4741:4741))
        (PORT d[5] (2878:2878:2878) (3313:3313:3313))
        (PORT d[6] (4113:4113:4113) (4703:4703:4703))
        (PORT d[7] (2673:2673:2673) (3090:3090:3090))
        (PORT d[8] (2657:2657:2657) (3088:3088:3088))
        (PORT d[9] (3714:3714:3714) (4206:4206:4206))
        (PORT d[10] (3674:3674:3674) (4210:4210:4210))
        (PORT d[11] (2851:2851:2851) (3303:3303:3303))
        (PORT d[12] (2677:2677:2677) (3102:3102:3102))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (8612:8612:8612) (7642:7642:7642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3795:3795:3795))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (8612:8612:8612) (7642:7642:7642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1799:1799:1799))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT ena (8615:8615:8615) (7643:7643:7643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (8615:8615:8615) (7643:7643:7643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2532:2532:2532))
        (PORT datab (2033:2033:2033) (2338:2338:2338))
        (PORT datac (1261:1261:1261) (1424:1424:1424))
        (PORT datad (1078:1078:1078) (1192:1192:1192))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2493:2493:2493))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (8318:8318:8318) (7387:7387:7387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3087:3087:3087))
        (PORT d[1] (3841:3841:3841) (4409:4409:4409))
        (PORT d[2] (2763:2763:2763) (3158:3158:3158))
        (PORT d[3] (3082:3082:3082) (3563:3563:3563))
        (PORT d[4] (3043:3043:3043) (3474:3474:3474))
        (PORT d[5] (2525:2525:2525) (2888:2888:2888))
        (PORT d[6] (3347:3347:3347) (3810:3810:3810))
        (PORT d[7] (2004:2004:2004) (2329:2329:2329))
        (PORT d[8] (2138:2138:2138) (2499:2499:2499))
        (PORT d[9] (2919:2919:2919) (3311:3311:3311))
        (PORT d[10] (3099:3099:3099) (3543:3543:3543))
        (PORT d[11] (2817:2817:2817) (3270:3270:3270))
        (PORT d[12] (2304:2304:2304) (2659:2659:2659))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (8315:8315:8315) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2022:2022:2022))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT ena (8315:8315:8315) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2102:2102:2102))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (8318:8318:8318) (7387:7387:7387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT d[0] (8318:8318:8318) (7387:7387:7387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2486:2486:2486))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2642:2642:2642) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3290:3290:3290))
        (PORT d[1] (3085:3085:3085) (3522:3522:3522))
        (PORT d[2] (2932:2932:2932) (3350:3350:3350))
        (PORT d[3] (3450:3450:3450) (3984:3984:3984))
        (PORT d[4] (3062:3062:3062) (3494:3494:3494))
        (PORT d[5] (2185:2185:2185) (2509:2509:2509))
        (PORT d[6] (3346:3346:3346) (3803:3803:3803))
        (PORT d[7] (2311:2311:2311) (2672:2672:2672))
        (PORT d[8] (2232:2232:2232) (2604:2604:2604))
        (PORT d[9] (2786:2786:2786) (3169:3169:3169))
        (PORT d[10] (3132:3132:3132) (3584:3584:3584))
        (PORT d[11] (2826:2826:2826) (3275:3275:3275))
        (PORT d[12] (2281:2281:2281) (2635:2635:2635))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (2639:2639:2639) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2927:2927:2927))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (PORT ena (2639:2639:2639) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2147:2147:2147))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (2642:2642:2642) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2642:2642:2642) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (857:857:857) (981:981:981))
        (PORT datac (2138:2138:2138) (2503:2503:2503))
        (PORT datad (779:779:779) (873:873:873))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2461:2461:2461))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2450:2450:2450) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2911:2911:2911))
        (PORT d[1] (3263:3263:3263) (3720:3720:3720))
        (PORT d[2] (2985:2985:2985) (3416:3416:3416))
        (PORT d[3] (3629:3629:3629) (4189:4189:4189))
        (PORT d[4] (3253:3253:3253) (3712:3712:3712))
        (PORT d[5] (2385:2385:2385) (2739:2739:2739))
        (PORT d[6] (3189:3189:3189) (3637:3637:3637))
        (PORT d[7] (2497:2497:2497) (2882:2882:2882))
        (PORT d[8] (2441:2441:2441) (2846:2846:2846))
        (PORT d[9] (2981:2981:2981) (3394:3394:3394))
        (PORT d[10] (3291:3291:3291) (3758:3758:3758))
        (PORT d[11] (3012:3012:3012) (3488:3488:3488))
        (PORT d[12] (2446:2446:2446) (2818:2818:2818))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2447:2447:2447) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (2174:2174:2174))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT ena (2447:2447:2447) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2339:2339:2339))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (2450:2450:2450) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2450:2450:2450) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2475:2475:2475))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (8106:8106:8106) (7201:7201:7201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2721:2721:2721))
        (PORT d[1] (3093:3093:3093) (3530:3530:3530))
        (PORT d[2] (2788:2788:2788) (3185:3185:3185))
        (PORT d[3] (3469:3469:3469) (4007:4007:4007))
        (PORT d[4] (3061:3061:3061) (3490:3490:3490))
        (PORT d[5] (2363:2363:2363) (2709:2709:2709))
        (PORT d[6] (3531:3531:3531) (4016:4016:4016))
        (PORT d[7] (2331:2331:2331) (2693:2693:2693))
        (PORT d[8] (2255:2255:2255) (2636:2636:2636))
        (PORT d[9] (2809:2809:2809) (3201:3201:3201))
        (PORT d[10] (2949:2949:2949) (3379:3379:3379))
        (PORT d[11] (3017:3017:3017) (3499:3499:3499))
        (PORT d[12] (2279:2279:2279) (2630:2630:2630))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (8103:8103:8103) (7200:7200:7200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (4078:4078:4078))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (8103:8103:8103) (7200:7200:7200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2314:2314:2314))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (8106:8106:8106) (7201:7201:7201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (8106:8106:8106) (7201:7201:7201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2395:2395:2395))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (8412:8412:8412) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2488:2488:2488))
        (PORT d[1] (4257:4257:4257) (4900:4900:4900))
        (PORT d[2] (3524:3524:3524) (4028:4028:4028))
        (PORT d[3] (3821:3821:3821) (4415:4415:4415))
        (PORT d[4] (4344:4344:4344) (4937:4937:4937))
        (PORT d[5] (3059:3059:3059) (3516:3516:3516))
        (PORT d[6] (4295:4295:4295) (4909:4909:4909))
        (PORT d[7] (2839:2839:2839) (3279:3279:3279))
        (PORT d[8] (2837:2837:2837) (3294:3294:3294))
        (PORT d[9] (3883:3883:3883) (4406:4406:4406))
        (PORT d[10] (3844:3844:3844) (4399:4399:4399))
        (PORT d[11] (1900:1900:1900) (2206:2206:2206))
        (PORT d[12] (2846:2846:2846) (3295:3295:3295))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (8409:8409:8409) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3027:3027:3027))
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (PORT ena (8409:8409:8409) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1780:1780:1780))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (8412:8412:8412) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT d[0] (8412:8412:8412) (7464:7464:7464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2478:2478:2478))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (8317:8317:8317) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3267:3267:3267))
        (PORT d[1] (2893:2893:2893) (3297:3297:3297))
        (PORT d[2] (2632:2632:2632) (3007:3007:3007))
        (PORT d[3] (2929:2929:2929) (3396:3396:3396))
        (PORT d[4] (2868:2868:2868) (3274:3274:3274))
        (PORT d[5] (2538:2538:2538) (2908:2908:2908))
        (PORT d[6] (3337:3337:3337) (3793:3793:3793))
        (PORT d[7] (2162:2162:2162) (2508:2508:2508))
        (PORT d[8] (2051:2051:2051) (2394:2394:2394))
        (PORT d[9] (2608:2608:2608) (2959:2959:2959))
        (PORT d[10] (3142:3142:3142) (3599:3599:3599))
        (PORT d[11] (2830:2830:2830) (3285:3285:3285))
        (PORT d[12] (2089:2089:2089) (2414:2414:2414))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (8314:8314:8314) (7385:7385:7385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2275:2275:2275))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT ena (8314:8314:8314) (7385:7385:7385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2118:2118:2118))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT ena (8317:8317:8317) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (8317:8317:8317) (7386:7386:7386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2519:2519:2519))
        (PORT datab (2025:2025:2025) (2329:2329:2329))
        (PORT datac (1141:1141:1141) (1272:1272:1272))
        (PORT datad (836:836:836) (946:946:946))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (613:613:613))
        (PORT datab (693:693:693) (789:789:789))
        (PORT datac (2140:2140:2140) (2505:2505:2505))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (2118:2118:2118))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2171:2171:2171) (2526:2526:2526))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2244:2244:2244))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (9014:9014:9014) (7992:7992:7992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2724:2724:2724))
        (PORT d[1] (4141:4141:4141) (4768:4768:4768))
        (PORT d[2] (2947:2947:2947) (3365:3365:3365))
        (PORT d[3] (3396:3396:3396) (3912:3912:3912))
        (PORT d[4] (3772:3772:3772) (4279:4279:4279))
        (PORT d[5] (2510:2510:2510) (2887:2887:2887))
        (PORT d[6] (3738:3738:3738) (4275:4275:4275))
        (PORT d[7] (2048:2048:2048) (2388:2388:2388))
        (PORT d[8] (2122:2122:2122) (2485:2485:2485))
        (PORT d[9] (3322:3322:3322) (3753:3753:3753))
        (PORT d[10] (3309:3309:3309) (3787:3787:3787))
        (PORT d[11] (2334:2334:2334) (2709:2709:2709))
        (PORT d[12] (2299:2299:2299) (2674:2674:2674))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (9011:9011:9011) (7991:7991:7991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3664:3664:3664))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (9011:9011:9011) (7991:7991:7991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1852:1852:1852))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (9014:9014:9014) (7992:7992:7992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (9014:9014:9014) (7992:7992:7992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2407:2407:2407))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (8815:8815:8815) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2921:2921:2921))
        (PORT d[1] (4062:4062:4062) (4679:4679:4679))
        (PORT d[2] (3169:3169:3169) (3627:3627:3627))
        (PORT d[3] (3583:3583:3583) (4130:4130:4130))
        (PORT d[4] (3965:3965:3965) (4501:4501:4501))
        (PORT d[5] (2701:2701:2701) (3109:3109:3109))
        (PORT d[6] (3923:3923:3923) (4485:4485:4485))
        (PORT d[7] (2235:2235:2235) (2600:2600:2600))
        (PORT d[8] (2474:2474:2474) (2884:2884:2884))
        (PORT d[9] (3529:3529:3529) (3993:3993:3993))
        (PORT d[10] (3512:3512:3512) (4028:4028:4028))
        (PORT d[11] (2487:2487:2487) (2886:2886:2886))
        (PORT d[12] (2489:2489:2489) (2889:2889:2889))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (8812:8812:8812) (7817:7817:7817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (3128:3128:3128))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT ena (8812:8812:8812) (7817:7817:7817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (2038:2038:2038))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT ena (8815:8815:8815) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (8815:8815:8815) (7818:7818:7818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1015:1015:1015) (1164:1164:1164))
        (PORT datac (2134:2134:2134) (2498:2498:2498))
        (PORT datad (1115:1115:1115) (1226:1226:1226))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1788:1788:1788))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2483:2483:2483) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2669:2669:2669))
        (PORT d[1] (3624:3624:3624) (4133:4133:4133))
        (PORT d[2] (3541:3541:3541) (4053:4053:4053))
        (PORT d[3] (4008:4008:4008) (4621:4621:4621))
        (PORT d[4] (3644:3644:3644) (4160:4160:4160))
        (PORT d[5] (1984:1984:1984) (2270:2270:2270))
        (PORT d[6] (3711:3711:3711) (4229:4229:4229))
        (PORT d[7] (2882:2882:2882) (3321:3321:3321))
        (PORT d[8] (3013:3013:3013) (3509:3509:3509))
        (PORT d[9] (3350:3350:3350) (3826:3826:3826))
        (PORT d[10] (3499:3499:3499) (4018:4018:4018))
        (PORT d[11] (1604:1604:1604) (1867:1867:1867))
        (PORT d[12] (1882:1882:1882) (2178:2178:2178))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2480:2480:2480) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2277:2277:2277))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2480:2480:2480) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1315:1315:1315))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (2483:2483:2483) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (2483:2483:2483) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2471:2471:2471))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (8308:8308:8308) (7378:7378:7378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3270:3270:3270))
        (PORT d[1] (3062:3062:3062) (3491:3491:3491))
        (PORT d[2] (2778:2778:2778) (3176:3176:3176))
        (PORT d[3] (3289:3289:3289) (3803:3803:3803))
        (PORT d[4] (3038:3038:3038) (3464:3464:3464))
        (PORT d[5] (2530:2530:2530) (2895:2895:2895))
        (PORT d[6] (3345:3345:3345) (3802:3802:3802))
        (PORT d[7] (2162:2162:2162) (2506:2506:2506))
        (PORT d[8] (1915:1915:1915) (2249:2249:2249))
        (PORT d[9] (2761:2761:2761) (3138:3138:3138))
        (PORT d[10] (3118:3118:3118) (3564:3564:3564))
        (PORT d[11] (2838:2838:2838) (3293:3293:3293))
        (PORT d[12] (2258:2258:2258) (2608:2608:2608))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (8305:8305:8305) (7377:7377:7377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2554:2554:2554))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (PORT ena (8305:8305:8305) (7377:7377:7377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2127:2127:2127))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT ena (8308:8308:8308) (7378:7378:7378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (8308:8308:8308) (7378:7378:7378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2158:2158:2158) (2523:2523:2523))
        (PORT datab (2028:2028:2028) (2332:2332:2332))
        (PORT datac (657:657:657) (738:738:738))
        (PORT datad (675:675:675) (779:779:779))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2026:2026:2026) (2330:2330:2330))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1851:1851:1851) (2141:2141:2141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (2001:2001:2001))
        (PORT datab (1536:1536:1536) (1771:1771:1771))
        (PORT datac (1563:1563:1563) (1794:1794:1794))
        (PORT datad (936:936:936) (1059:1059:1059))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2167:2167:2167) (2522:2522:2522))
        (PORT datad (799:799:799) (930:930:930))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (261:261:261))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (343:343:343) (405:405:405))
        (PORT datad (671:671:671) (786:786:786))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (231:231:231))
        (PORT datab (668:668:668) (802:802:802))
        (PORT datad (361:361:361) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (590:590:590))
        (PORT datab (2016:2016:2016) (2315:2315:2315))
        (PORT datac (120:120:120) (148:148:148))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (805:805:805) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (620:620:620))
        (PORT datab (822:822:822) (964:964:964))
        (PORT datac (1033:1033:1033) (1188:1188:1188))
        (PORT datad (1063:1063:1063) (1223:1223:1223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (609:609:609) (706:706:706))
        (PORT datad (294:294:294) (333:333:333))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (748:748:748))
        (PORT datab (407:407:407) (487:487:487))
        (PORT datac (736:736:736) (854:854:854))
        (PORT datad (673:673:673) (786:786:786))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (445:445:445))
        (PORT datab (413:413:413) (502:502:502))
        (PORT datad (573:573:573) (694:694:694))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (770:770:770))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (748:748:748))
        (PORT datab (801:801:801) (917:917:917))
        (PORT datac (450:450:450) (560:560:560))
        (PORT datad (346:346:346) (398:398:398))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (804:804:804) (915:915:915))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (657:657:657) (739:739:739))
        (PORT clrn (1137:1137:1137) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (416:416:416))
        (PORT datab (328:328:328) (384:384:384))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (594:594:594))
        (PORT datab (1766:1766:1766) (2032:2032:2032))
        (PORT datac (743:743:743) (854:854:854))
        (PORT datad (164:164:164) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (528:528:528))
        (PORT datab (549:549:549) (661:661:661))
        (PORT datad (234:234:234) (282:282:282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (423:423:423))
        (PORT datad (294:294:294) (329:329:329))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (192:192:192) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (392:392:392) (443:443:443))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (300:300:300))
        (PORT datab (175:175:175) (226:226:226))
        (PORT datad (147:147:147) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datab (340:340:340) (404:404:404))
        (PORT datac (211:211:211) (267:267:267))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT asdata (503:503:503) (570:570:570))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (447:447:447) (523:523:523))
        (PORT datad (379:379:379) (442:442:442))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (745:745:745))
        (PORT datab (472:472:472) (589:589:589))
        (PORT datac (302:302:302) (351:351:351))
        (PORT datad (777:777:777) (884:884:884))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (649:649:649) (728:728:728))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (699:699:699))
        (PORT datab (847:847:847) (978:978:978))
        (PORT datac (569:569:569) (650:650:650))
        (PORT datad (477:477:477) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (430:430:430))
        (PORT datab (614:614:614) (707:707:707))
        (PORT datac (105:105:105) (129:129:129))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1437:1437:1437))
        (PORT datab (620:620:620) (743:743:743))
        (PORT datac (612:612:612) (705:705:705))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT asdata (790:790:790) (879:879:879))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (755:755:755))
        (PORT datac (627:627:627) (745:745:745))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (149:149:149))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (727:727:727))
        (PORT datab (491:491:491) (566:566:566))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (310:310:310))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (657:657:657) (727:727:727))
        (PORT sload (877:877:877) (796:796:796))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (650:650:650) (728:728:728))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (425:425:425))
        (PORT datad (288:288:288) (325:325:325))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (281:281:281))
        (PORT datab (371:371:371) (443:443:443))
        (PORT datac (360:360:360) (433:433:433))
        (PORT datad (312:312:312) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (393:393:393) (445:445:445))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (308:308:308))
        (PORT datab (171:171:171) (221:221:221))
        (PORT datad (150:150:150) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (401:401:401))
        (PORT datab (442:442:442) (515:515:515))
        (PORT datac (356:356:356) (435:435:435))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT asdata (518:518:518) (593:593:593))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (268:268:268))
        (PORT datab (448:448:448) (525:525:525))
        (PORT datad (378:378:378) (440:440:440))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (949:949:949))
        (PORT datab (1023:1023:1023) (1197:1197:1197))
        (PORT datad (449:449:449) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (489:489:489))
        (PORT datac (1130:1130:1130) (1286:1286:1286))
        (PORT datad (582:582:582) (676:676:676))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (585:585:585))
        (PORT datab (462:462:462) (534:534:534))
        (PORT datac (319:319:319) (382:382:382))
        (PORT datad (229:229:229) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT ena (639:639:639) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (297:297:297))
        (PORT datab (874:874:874) (1030:1030:1030))
        (PORT datac (699:699:699) (814:814:814))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (622:622:622))
        (PORT datac (605:605:605) (677:677:677))
        (PORT datad (452:452:452) (521:521:521))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (706:706:706) (759:759:759))
        (PORT clrn (1150:1150:1150) (1155:1155:1155))
        (PORT sload (865:865:865) (988:988:988))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datac (412:412:412) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2327:2327:2327))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (1256:1256:1256) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2599:2599:2599))
        (PORT d[1] (3139:3139:3139) (3601:3601:3601))
        (PORT d[2] (2259:2259:2259) (2562:2562:2562))
        (PORT d[3] (2444:2444:2444) (2747:2747:2747))
        (PORT d[4] (3187:3187:3187) (3690:3690:3690))
        (PORT d[5] (2829:2829:2829) (3281:3281:3281))
        (PORT d[6] (3836:3836:3836) (4385:4385:4385))
        (PORT d[7] (1985:1985:1985) (2340:2340:2340))
        (PORT d[8] (2139:2139:2139) (2465:2465:2465))
        (PORT d[9] (2437:2437:2437) (2762:2762:2762))
        (PORT d[10] (3154:3154:3154) (3609:3609:3609))
        (PORT d[11] (3050:3050:3050) (3574:3574:3574))
        (PORT d[12] (2461:2461:2461) (2847:2847:2847))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (1253:1253:1253) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2317:2317:2317))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
        (PORT ena (1253:1253:1253) (1199:1199:1199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2927:2927:2927))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT ena (1256:1256:1256) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (1256:1256:1256) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2556:2556:2556))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2263:2263:2263) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (3002:3002:3002))
        (PORT d[1] (2633:2633:2633) (3003:3003:3003))
        (PORT d[2] (2583:2583:2583) (2931:2931:2931))
        (PORT d[3] (2272:2272:2272) (2634:2634:2634))
        (PORT d[4] (2649:2649:2649) (3025:3025:3025))
        (PORT d[5] (2606:2606:2606) (3028:3028:3028))
        (PORT d[6] (2632:2632:2632) (2984:2984:2984))
        (PORT d[7] (2422:2422:2422) (2814:2814:2814))
        (PORT d[8] (1927:1927:1927) (2255:2255:2255))
        (PORT d[9] (2274:2274:2274) (2596:2596:2596))
        (PORT d[10] (2382:2382:2382) (2697:2697:2697))
        (PORT d[11] (2889:2889:2889) (3377:3377:3377))
        (PORT d[12] (2074:2074:2074) (2390:2390:2390))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2260:2260:2260) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2507:2507:2507))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT ena (2260:2260:2260) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2515:2515:2515))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (2263:2263:2263) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT d[0] (2263:2263:2263) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2581:2581:2581))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (8133:8133:8133) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (3164:3164:3164))
        (PORT d[1] (3706:3706:3706) (4257:4257:4257))
        (PORT d[2] (3538:3538:3538) (4047:4047:4047))
        (PORT d[3] (2614:2614:2614) (2936:2936:2936))
        (PORT d[4] (2979:2979:2979) (3433:3433:3433))
        (PORT d[5] (3046:3046:3046) (3529:3529:3529))
        (PORT d[6] (3906:3906:3906) (4479:4479:4479))
        (PORT d[7] (3038:3038:3038) (3405:3405:3405))
        (PORT d[8] (2435:2435:2435) (2823:2823:2823))
        (PORT d[9] (2570:2570:2570) (2956:2956:2956))
        (PORT d[10] (3407:3407:3407) (3899:3899:3899))
        (PORT d[11] (3121:3121:3121) (3647:3647:3647))
        (PORT d[12] (2581:2581:2581) (2975:2975:2975))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (8130:8130:8130) (7205:7205:7205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3772:3772:3772))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT ena (8130:8130:8130) (7205:7205:7205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (4129:4129:4129))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (8133:8133:8133) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (8133:8133:8133) (7206:7206:7206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2861:2861:2861))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (8098:8098:8098) (7193:7193:7193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2899:2899:2899))
        (PORT d[1] (3268:3268:3268) (3730:3730:3730))
        (PORT d[2] (2966:2966:2966) (3391:3391:3391))
        (PORT d[3] (3470:3470:3470) (4008:4008:4008))
        (PORT d[4] (3229:3229:3229) (3682:3682:3682))
        (PORT d[5] (2382:2382:2382) (2732:2732:2732))
        (PORT d[6] (3532:3532:3532) (4017:4017:4017))
        (PORT d[7] (2345:2345:2345) (2714:2714:2714))
        (PORT d[8] (2436:2436:2436) (2844:2844:2844))
        (PORT d[9] (2964:2964:2964) (3373:3373:3373))
        (PORT d[10] (2950:2950:2950) (3384:3384:3384))
        (PORT d[11] (3025:3025:3025) (3507:3507:3507))
        (PORT d[12] (1903:1903:1903) (2201:2201:2201))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (8095:8095:8095) (7192:7192:7192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3355:3355:3355))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (8095:8095:8095) (7192:7192:7192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (3086:3086:3086))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (8098:8098:8098) (7193:7193:7193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (8098:8098:8098) (7193:7193:7193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (2271:2271:2271))
        (PORT datab (1658:1658:1658) (1908:1908:1908))
        (PORT datac (1007:1007:1007) (1176:1176:1176))
        (PORT datad (957:957:957) (1099:1099:1099))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (2285:2285:2285))
        (PORT datab (1035:1035:1035) (1179:1179:1179))
        (PORT datac (693:693:693) (793:793:793))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3317:3317:3317))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (8597:8597:8597) (7626:7626:7626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3108:3108:3108))
        (PORT d[1] (3898:3898:3898) (4493:4493:4493))
        (PORT d[2] (3342:3342:3342) (3821:3821:3821))
        (PORT d[3] (3635:3635:3635) (4201:4201:4201))
        (PORT d[4] (3982:3982:3982) (4528:4528:4528))
        (PORT d[5] (2867:2867:2867) (3296:3296:3296))
        (PORT d[6] (3938:3938:3938) (4507:4507:4507))
        (PORT d[7] (2496:2496:2496) (2888:2888:2888))
        (PORT d[8] (2638:2638:2638) (3065:3065:3065))
        (PORT d[9] (3552:3552:3552) (4027:4027:4027))
        (PORT d[10] (3681:3681:3681) (4216:4216:4216))
        (PORT d[11] (2682:2682:2682) (3113:3113:3113))
        (PORT d[12] (2513:2513:2513) (2923:2923:2923))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (8594:8594:8594) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2263:2263:2263))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (8594:8594:8594) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3732:3732:3732))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (8597:8597:8597) (7626:7626:7626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (8597:8597:8597) (7626:7626:7626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2643:2643:2643))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (7513:7513:7513) (6663:6663:6663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3947:3947:3947))
        (PORT d[1] (4596:4596:4596) (5288:5288:5288))
        (PORT d[2] (3883:3883:3883) (4416:4416:4416))
        (PORT d[3] (3597:3597:3597) (4141:4141:4141))
        (PORT d[4] (3037:3037:3037) (3508:3508:3508))
        (PORT d[5] (3046:3046:3046) (3537:3537:3537))
        (PORT d[6] (4273:4273:4273) (4903:4903:4903))
        (PORT d[7] (4013:4013:4013) (4492:4492:4492))
        (PORT d[8] (2711:2711:2711) (3163:3163:3163))
        (PORT d[9] (3504:3504:3504) (4016:4016:4016))
        (PORT d[10] (3643:3643:3643) (4160:4160:4160))
        (PORT d[11] (2839:2839:2839) (3265:3265:3265))
        (PORT d[12] (2993:2993:2993) (3467:3467:3467))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (7510:7510:7510) (6662:6662:6662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (3090:3090:3090))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (7510:7510:7510) (6662:6662:6662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4767:4767:4767))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (7513:7513:7513) (6663:6663:6663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (7513:7513:7513) (6663:6663:6663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2457:2457:2457))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (7100:7100:7100) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (4366:4366:4366))
        (PORT d[1] (4774:4774:4774) (5489:5489:5489))
        (PORT d[2] (4057:4057:4057) (4612:4612:4612))
        (PORT d[3] (3572:3572:3572) (4111:4111:4111))
        (PORT d[4] (3222:3222:3222) (3724:3724:3724))
        (PORT d[5] (3233:3233:3233) (3751:3751:3751))
        (PORT d[6] (4456:4456:4456) (5107:5107:5107))
        (PORT d[7] (4183:4183:4183) (4675:4675:4675))
        (PORT d[8] (2531:2531:2531) (2963:2963:2963))
        (PORT d[9] (3675:3675:3675) (4212:4212:4212))
        (PORT d[10] (3821:3821:3821) (4363:4363:4363))
        (PORT d[11] (3181:3181:3181) (3652:3652:3652))
        (PORT d[12] (3355:3355:3355) (3887:3887:3887))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (7097:7097:7097) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2436:2436:2436))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT ena (7097:7097:7097) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (5124:5124:5124))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (7100:7100:7100) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (7100:7100:7100) (6304:6304:6304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (912:912:912))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1986:1986:1986))
        (PORT datab (1748:1748:1748) (2016:2016:2016))
        (PORT datac (2052:2052:2052) (2318:2318:2318))
        (PORT datad (1627:1627:1627) (1863:1863:1863))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2379:2379:2379))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3523:3523:3523) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3822:3822:3822))
        (PORT d[1] (1591:1591:1591) (1827:1827:1827))
        (PORT d[2] (1305:1305:1305) (1489:1489:1489))
        (PORT d[3] (1352:1352:1352) (1572:1572:1572))
        (PORT d[4] (1755:1755:1755) (2008:2008:2008))
        (PORT d[5] (2978:2978:2978) (3443:3443:3443))
        (PORT d[6] (1448:1448:1448) (1644:1644:1644))
        (PORT d[7] (3300:3300:3300) (3820:3820:3820))
        (PORT d[8] (2448:2448:2448) (2841:2841:2841))
        (PORT d[9] (3208:3208:3208) (3672:3672:3672))
        (PORT d[10] (1609:1609:1609) (1831:1831:1831))
        (PORT d[11] (1844:1844:1844) (2144:2144:2144))
        (PORT d[12] (2056:2056:2056) (2375:2375:2375))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3520:3520:3520) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (4363:4363:4363))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3520:3520:3520) (3167:3167:3167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1742:1742:1742))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (3523:3523:3523) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (3523:3523:3523) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1786:1786:1786))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1713:1713:1713) (1957:1957:1957))
        (PORT datad (566:566:566) (642:642:642))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (2054:2054:2054))
        (PORT datab (1515:1515:1515) (1765:1765:1765))
        (PORT datac (941:941:941) (1073:1073:1073))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1991:1991:1991))
        (PORT datab (1746:1746:1746) (2015:2015:2015))
        (PORT datac (1492:1492:1492) (1735:1735:1735))
        (PORT datad (768:768:768) (879:879:879))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (532:532:532) (608:608:608))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (2970:2970:2970) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (589:589:589) (691:691:691))
        (PORT d[1] (707:707:707) (813:813:813))
        (PORT d[2] (1666:1666:1666) (1900:1900:1900))
        (PORT d[3] (935:935:935) (1059:1059:1059))
        (PORT d[4] (1442:1442:1442) (1642:1642:1642))
        (PORT d[5] (716:716:716) (819:819:819))
        (PORT d[6] (2090:2090:2090) (2374:2374:2374))
        (PORT d[7] (3458:3458:3458) (4038:4038:4038))
        (PORT d[8] (1281:1281:1281) (1486:1486:1486))
        (PORT d[9] (1378:1378:1378) (1588:1588:1588))
        (PORT d[10] (2498:2498:2498) (2826:2826:2826))
        (PORT d[11] (1006:1006:1006) (1157:1157:1157))
        (PORT d[12] (1326:1326:1326) (1514:1514:1514))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (2967:2967:2967) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1538:1538:1538))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
        (PORT ena (2967:2967:2967) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (772:772:772))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT ena (2970:2970:2970) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (2970:2970:2970) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2661:2661:2661))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6468:6468:6468) (5751:5751:5751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (4427:4427:4427))
        (PORT d[1] (3433:3433:3433) (3954:3954:3954))
        (PORT d[2] (4789:4789:4789) (5480:5480:5480))
        (PORT d[3] (3716:3716:3716) (4204:4204:4204))
        (PORT d[4] (3910:3910:3910) (4502:4502:4502))
        (PORT d[5] (3766:3766:3766) (4358:4358:4358))
        (PORT d[6] (5015:5015:5015) (5741:5741:5741))
        (PORT d[7] (1973:1973:1973) (2335:2335:2335))
        (PORT d[8] (3081:3081:3081) (3593:3593:3593))
        (PORT d[9] (2711:2711:2711) (3139:3139:3139))
        (PORT d[10] (4525:4525:4525) (5160:5160:5160))
        (PORT d[11] (4107:4107:4107) (4687:4687:4687))
        (PORT d[12] (3928:3928:3928) (4553:4553:4553))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6465:6465:6465) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1308:1308:1308))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6465:6465:6465) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1486:1486:1486))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6468:6468:6468) (5751:5751:5751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (6468:6468:6468) (5751:5751:5751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (652:652:652))
        (PORT datab (645:645:645) (739:739:739))
        (PORT datac (1333:1333:1333) (1548:1548:1548))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3713:3713:3713))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (8198:8198:8198) (7278:7278:7278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2612:2612:2612))
        (PORT d[1] (4265:4265:4265) (4903:4903:4903))
        (PORT d[2] (3692:3692:3692) (4215:4215:4215))
        (PORT d[3] (3998:3998:3998) (4610:4610:4610))
        (PORT d[4] (4359:4359:4359) (4961:4961:4961))
        (PORT d[5] (3215:3215:3215) (3692:3692:3692))
        (PORT d[6] (4288:4288:4288) (4902:4902:4902))
        (PORT d[7] (2873:2873:2873) (3326:3326:3326))
        (PORT d[8] (2995:2995:2995) (3473:3473:3473))
        (PORT d[9] (3914:3914:3914) (4446:4446:4446))
        (PORT d[10] (4033:4033:4033) (4619:4619:4619))
        (PORT d[11] (1826:1826:1826) (2122:2122:2122))
        (PORT d[12] (2876:2876:2876) (3337:3337:3337))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (8195:8195:8195) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3478:3478:3478))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT ena (8195:8195:8195) (7277:7277:7277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (4113:4113:4113))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT ena (8198:8198:8198) (7278:7278:7278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (8198:8198:8198) (7278:7278:7278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2410:2410:2410))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (7255:7255:7255) (6455:6455:6455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2400:2400:2400))
        (PORT d[1] (3989:3989:3989) (4552:4552:4552))
        (PORT d[2] (3737:3737:3737) (4276:4276:4276))
        (PORT d[3] (4190:4190:4190) (4829:4829:4829))
        (PORT d[4] (3993:3993:3993) (4558:4558:4558))
        (PORT d[5] (2721:2721:2721) (3124:3124:3124))
        (PORT d[6] (3909:3909:3909) (4455:4455:4455))
        (PORT d[7] (1267:1267:1267) (1473:1473:1473))
        (PORT d[8] (3205:3205:3205) (3728:3728:3728))
        (PORT d[9] (3689:3689:3689) (4204:4204:4204))
        (PORT d[10] (3511:3511:3511) (4027:4027:4027))
        (PORT d[11] (1873:1873:1873) (2183:2183:2183))
        (PORT d[12] (2512:2512:2512) (2914:2914:2914))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (7252:7252:7252) (6454:6454:6454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1972:1972:1972))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (7252:7252:7252) (6454:6454:6454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3911:3911:3911))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (7255:7255:7255) (6455:6455:6455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (7255:7255:7255) (6455:6455:6455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1989:1989:1989))
        (PORT datab (860:860:860) (985:985:985))
        (PORT datac (1730:1730:1730) (1993:1993:1993))
        (PORT datad (605:605:605) (676:676:676))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (2138:2138:2138))
        (PORT datab (1747:1747:1747) (2016:2016:2016))
        (PORT datac (1494:1494:1494) (1737:1737:1737))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1742:1742:1742) (2031:2031:2031))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (947:947:947))
        (PORT datac (687:687:687) (811:811:811))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (672:672:672))
        (PORT datab (497:497:497) (576:576:576))
        (PORT datac (1355:1355:1355) (1518:1518:1518))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (PORT ena (658:658:658) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (788:788:788))
        (PORT datab (324:324:324) (384:384:384))
        (PORT datad (454:454:454) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (626:626:626) (693:693:693))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (302:302:302))
        (PORT datab (711:711:711) (847:847:847))
        (PORT datac (894:894:894) (1057:1057:1057))
        (PORT datad (311:311:311) (368:368:368))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (538:538:538))
        (PORT datac (468:468:468) (533:533:533))
        (PORT datad (769:769:769) (899:899:899))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (539:539:539))
        (PORT datab (309:309:309) (356:356:356))
        (PORT datac (289:289:289) (336:336:336))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (853:853:853))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (606:606:606))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT sclr (928:928:928) (1074:1074:1074))
        (PORT sload (808:808:808) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (604:604:604))
        (PORT datab (643:643:643) (755:755:755))
        (PORT datac (686:686:686) (804:804:804))
        (PORT datad (744:744:744) (887:887:887))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (453:453:453))
        (PORT datab (395:395:395) (471:471:471))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (606:606:606))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (424:424:424) (485:485:485))
        (PORT datad (372:372:372) (450:450:450))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (339:339:339) (412:412:412))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datac (1061:1061:1061) (1236:1236:1236))
        (PORT datad (374:374:374) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (569:569:569))
        (PORT datab (479:479:479) (549:549:549))
        (PORT datac (745:745:745) (847:847:847))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1017:1017:1017) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (375:375:375))
        (PORT datab (740:740:740) (868:868:868))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datac (502:502:502) (580:580:580))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (356:356:356) (437:437:437))
        (PORT datad (361:361:361) (429:429:429))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1256:1256:1256))
        (PORT datac (388:388:388) (470:470:470))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (516:516:516) (582:582:582))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (761:761:761))
        (PORT datab (651:651:651) (748:748:748))
        (PORT datac (492:492:492) (585:585:585))
        (PORT datad (767:767:767) (874:874:874))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1043:1043:1043) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (625:625:625))
        (PORT datab (898:898:898) (1029:1029:1029))
        (PORT datac (727:727:727) (857:857:857))
        (PORT datad (551:551:551) (657:657:657))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (873:873:873))
        (PORT datac (630:630:630) (734:734:734))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (597:597:597))
        (PORT datab (649:649:649) (751:751:751))
        (PORT datac (458:458:458) (532:532:532))
        (PORT datad (485:485:485) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (599:599:599))
        (PORT datab (396:396:396) (471:471:471))
        (PORT datad (573:573:573) (676:676:676))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (460:460:460))
        (PORT datab (483:483:483) (556:556:556))
        (PORT datac (593:593:593) (707:707:707))
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (209:209:209))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (634:634:634) (697:697:697))
        (PORT sload (1055:1055:1055) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (612:612:612) (683:683:683))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (954:954:954))
        (PORT datab (998:998:998) (1170:1170:1170))
        (PORT datad (214:214:214) (268:268:268))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (426:426:426))
        (PORT datad (307:307:307) (347:347:347))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datac (359:359:359) (433:433:433))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (391:391:391) (442:442:442))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (307:307:307))
        (PORT datab (171:171:171) (221:221:221))
        (PORT datad (149:149:149) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (522:522:522))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (165:165:165) (198:198:198))
        (PORT datad (321:321:321) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT asdata (497:497:497) (557:557:557))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (PORT datab (449:449:449) (525:525:525))
        (PORT datad (378:378:378) (440:440:440))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (369:369:369) (437:437:437))
        (PORT datac (1228:1228:1228) (1440:1440:1440))
        (PORT datad (289:289:289) (328:328:328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (883:883:883))
        (PORT datab (466:466:466) (538:538:538))
        (PORT datac (735:735:735) (877:877:877))
        (PORT datad (296:296:296) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1154:1154:1154))
        (PORT ena (435:435:435) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (483:483:483))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (573:573:573) (650:650:650))
        (PORT datad (355:355:355) (428:428:428))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (720:720:720))
        (PORT datac (651:651:651) (737:737:737))
        (PORT datad (638:638:638) (737:737:737))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (395:395:395))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (871:871:871) (956:956:956))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT sload (556:556:556) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (828:828:828))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1222:1222:1222))
        (PORT datab (2187:2187:2187) (2518:2518:2518))
        (PORT datac (1363:1363:1363) (1610:1610:1610))
        (PORT datad (721:721:721) (813:813:813))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1830:1830:1830))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (7565:7565:7565) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3377:3377:3377))
        (PORT d[1] (4808:4808:4808) (5522:5522:5522))
        (PORT d[2] (4239:4239:4239) (4839:4839:4839))
        (PORT d[3] (4515:4515:4515) (5194:5194:5194))
        (PORT d[4] (4949:4949:4949) (5645:5645:5645))
        (PORT d[5] (3742:3742:3742) (4293:4293:4293))
        (PORT d[6] (4820:4820:4820) (5507:5507:5507))
        (PORT d[7] (1482:1482:1482) (1731:1731:1731))
        (PORT d[8] (3563:3563:3563) (4129:4129:4129))
        (PORT d[9] (4461:4461:4461) (5076:5076:5076))
        (PORT d[10] (4559:4559:4559) (5212:5212:5212))
        (PORT d[11] (2281:2281:2281) (2649:2649:2649))
        (PORT d[12] (3423:3423:3423) (3962:3962:3962))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (7562:7562:7562) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2632:2632:2632))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (7562:7562:7562) (6729:6729:6729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4715:4715:4715))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (7565:7565:7565) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (7565:7565:7565) (6730:6730:6730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1804:1804:1804))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6835:6835:6835) (6089:6089:6089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2129:2129:2129))
        (PORT d[1] (4167:4167:4167) (4754:4754:4754))
        (PORT d[2] (4122:4122:4122) (4722:4722:4722))
        (PORT d[3] (4556:4556:4556) (5249:5249:5249))
        (PORT d[4] (4211:4211:4211) (4808:4808:4808))
        (PORT d[5] (2157:2157:2157) (2466:2466:2466))
        (PORT d[6] (4281:4281:4281) (4879:4879:4879))
        (PORT d[7] (1972:1972:1972) (2278:2278:2278))
        (PORT d[8] (2274:2274:2274) (2638:2638:2638))
        (PORT d[9] (3889:3889:3889) (4438:4438:4438))
        (PORT d[10] (4069:4069:4069) (4676:4676:4676))
        (PORT d[11] (2049:2049:2049) (2383:2383:2383))
        (PORT d[12] (2886:2886:2886) (3342:3342:3342))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6832:6832:6832) (6088:6088:6088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2364:2364:2364))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6832:6832:6832) (6088:6088:6088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (4331:4331:4331))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6835:6835:6835) (6089:6089:6089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (6835:6835:6835) (6089:6089:6089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1584:1584:1584) (1822:1822:1822))
        (PORT datac (1319:1319:1319) (1471:1471:1471))
        (PORT datad (441:441:441) (491:491:491))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1734:1734:1734))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (7024:7024:7024) (6253:6253:6253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2635:2635:2635))
        (PORT d[1] (4161:4161:4161) (4744:4744:4744))
        (PORT d[2] (3948:3948:3948) (4521:4521:4521))
        (PORT d[3] (4534:4534:4534) (5222:5222:5222))
        (PORT d[4] (4204:4204:4204) (4799:4799:4799))
        (PORT d[5] (2900:2900:2900) (3324:3324:3324))
        (PORT d[6] (4091:4091:4091) (4660:4660:4660))
        (PORT d[7] (1951:1951:1951) (2254:2254:2254))
        (PORT d[8] (2075:2075:2075) (2409:2409:2409))
        (PORT d[9] (3887:3887:3887) (4432:4432:4432))
        (PORT d[10] (3896:3896:3896) (4477:4477:4477))
        (PORT d[11] (2059:2059:2059) (2394:2394:2394))
        (PORT d[12] (2681:2681:2681) (3109:3109:3109))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (7021:7021:7021) (6252:6252:6252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2319:2319:2319))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (PORT ena (7021:7021:7021) (6252:6252:6252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (4094:4094:4094))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT ena (7024:7024:7024) (6253:6253:6253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (7024:7024:7024) (6253:6253:6253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1736:1736:1736))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6834:6834:6834) (6086:6086:6086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (2123:2123:2123))
        (PORT d[1] (4162:4162:4162) (4745:4745:4745))
        (PORT d[2] (3948:3948:3948) (4520:4520:4520))
        (PORT d[3] (4548:4548:4548) (5239:5239:5239))
        (PORT d[4] (4212:4212:4212) (4809:4809:4809))
        (PORT d[5] (2154:2154:2154) (2460:2460:2460))
        (PORT d[6] (3386:3386:3386) (3862:3862:3862))
        (PORT d[7] (1977:1977:1977) (2289:2289:2289))
        (PORT d[8] (2076:2076:2076) (2410:2410:2410))
        (PORT d[9] (3901:3901:3901) (4452:4452:4452))
        (PORT d[10] (4055:4055:4055) (4659:4659:4659))
        (PORT d[11] (2062:2062:2062) (2401:2401:2401))
        (PORT d[12] (2868:2868:2868) (3320:3320:3320))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6831:6831:6831) (6085:6085:6085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1817:1817:1817))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6831:6831:6831) (6085:6085:6085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (4322:4322:4322))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (6834:6834:6834) (6086:6086:6086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (6834:6834:6834) (6086:6086:6086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (747:747:747))
        (PORT datac (1563:1563:1563) (1793:1793:1793))
        (PORT datad (636:636:636) (723:723:723))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (2008:2008:2008))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1513:1513:1513) (1740:1740:1740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2208:2208:2208))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7133:7133:7133) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1968:1968:1968))
        (PORT d[1] (4904:4904:4904) (5558:5558:5558))
        (PORT d[2] (4794:4794:4794) (5475:5475:5475))
        (PORT d[3] (3929:3929:3929) (4515:4515:4515))
        (PORT d[4] (3503:3503:3503) (4026:4026:4026))
        (PORT d[5] (4105:4105:4105) (4703:4703:4703))
        (PORT d[6] (3980:3980:3980) (4591:4591:4591))
        (PORT d[7] (2077:2077:2077) (2420:2420:2420))
        (PORT d[8] (3927:3927:3927) (4540:4540:4540))
        (PORT d[9] (2151:2151:2151) (2504:2504:2504))
        (PORT d[10] (3600:3600:3600) (4134:4134:4134))
        (PORT d[11] (2837:2837:2837) (3299:3299:3299))
        (PORT d[12] (3466:3466:3466) (3943:3943:3943))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7130:7130:7130) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2761:2761:2761))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (7130:7130:7130) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (5285:5285:5285))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT ena (7133:7133:7133) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (7133:7133:7133) (6360:6360:6360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2012:2012:2012))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (7136:7136:7136) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2525:2525:2525))
        (PORT d[1] (4899:4899:4899) (5548:5548:5548))
        (PORT d[2] (4621:4621:4621) (5279:5279:5279))
        (PORT d[3] (4876:4876:4876) (5607:5607:5607))
        (PORT d[4] (5324:5324:5324) (6072:6072:6072))
        (PORT d[5] (4086:4086:4086) (4678:4678:4678))
        (PORT d[6] (5354:5354:5354) (6120:6120:6120))
        (PORT d[7] (2057:2057:2057) (2397:2397:2397))
        (PORT d[8] (3923:3923:3923) (4538:4538:4538))
        (PORT d[9] (2332:2332:2332) (2712:2712:2712))
        (PORT d[10] (4915:4915:4915) (5615:5615:5615))
        (PORT d[11] (2650:2650:2650) (3080:3080:3080))
        (PORT d[12] (3793:3793:3793) (4392:4392:4392))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (7133:7133:7133) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3523:3523:3523))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (7133:7133:7133) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (5126:5126:5126))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (7136:7136:7136) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (7136:7136:7136) (6361:6361:6361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1645:1645:1645))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (6608:6608:6608) (5890:5890:5890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2151:2151:2151))
        (PORT d[1] (4525:4525:4525) (5160:5160:5160))
        (PORT d[2] (4328:4328:4328) (4955:4955:4955))
        (PORT d[3] (4740:4740:4740) (5462:5462:5462))
        (PORT d[4] (3024:3024:3024) (3456:3456:3456))
        (PORT d[5] (1864:1864:1864) (2125:2125:2125))
        (PORT d[6] (4469:4469:4469) (5096:5096:5096))
        (PORT d[7] (1084:1084:1084) (1270:1270:1270))
        (PORT d[8] (2430:2430:2430) (2811:2811:2811))
        (PORT d[9] (1326:1326:1326) (1514:1514:1514))
        (PORT d[10] (2338:2338:2338) (2676:2676:2676))
        (PORT d[11] (2444:2444:2444) (2844:2844:2844))
        (PORT d[12] (3064:3064:3064) (3547:3547:3547))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (6605:6605:6605) (5889:5889:5889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2389:2389:2389))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (6605:6605:6605) (5889:5889:5889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (4515:4515:4515))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT ena (6608:6608:6608) (5890:5890:5890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (6608:6608:6608) (5890:5890:5890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1793:1793:1793))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (7549:7549:7549) (6718:6718:6718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2165:2165:2165))
        (PORT d[1] (5022:5022:5022) (5787:5787:5787))
        (PORT d[2] (4592:4592:4592) (5242:5242:5242))
        (PORT d[3] (4700:4700:4700) (5410:5410:5410))
        (PORT d[4] (5147:5147:5147) (5873:5873:5873))
        (PORT d[5] (3755:3755:3755) (4310:4310:4310))
        (PORT d[6] (4999:4999:4999) (5712:5712:5712))
        (PORT d[7] (1727:1727:1727) (2027:2027:2027))
        (PORT d[8] (3563:3563:3563) (4129:4129:4129))
        (PORT d[9] (4627:4627:4627) (5264:5264:5264))
        (PORT d[10] (4725:4725:4725) (5399:5399:5399))
        (PORT d[11] (2471:2471:2471) (2870:2870:2870))
        (PORT d[12] (3590:3590:3590) (4150:4150:4150))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (7546:7546:7546) (6717:6717:6717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (3060:3060:3060))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (7546:7546:7546) (6717:6717:6717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4919:4919:4919))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (7549:7549:7549) (6718:6718:6718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (7549:7549:7549) (6718:6718:6718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (794:794:794))
        (PORT datab (1200:1200:1200) (1392:1392:1392))
        (PORT datac (1431:1431:1431) (1684:1684:1684))
        (PORT datad (1450:1450:1450) (1613:1613:1613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1099:1099:1099))
        (PORT datab (1445:1445:1445) (1702:1702:1702))
        (PORT datac (1535:1535:1535) (1775:1775:1775))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1574:1574:1574))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (3296:3296:3296) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2676:2676:2676))
        (PORT d[1] (1393:1393:1393) (1598:1598:1598))
        (PORT d[2] (1811:1811:1811) (2065:2065:2065))
        (PORT d[3] (1176:1176:1176) (1365:1365:1365))
        (PORT d[4] (1977:1977:1977) (2272:2272:2272))
        (PORT d[5] (3157:3157:3157) (3647:3647:3647))
        (PORT d[6] (1259:1259:1259) (1430:1430:1430))
        (PORT d[7] (3678:3678:3678) (4259:4259:4259))
        (PORT d[8] (1708:1708:1708) (1992:1992:1992))
        (PORT d[9] (957:957:957) (1093:1093:1093))
        (PORT d[10] (1791:1791:1791) (2036:2036:2036))
        (PORT d[11] (2021:2021:2021) (2344:2344:2344))
        (PORT d[12] (1351:1351:1351) (1550:1550:1550))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (3293:3293:3293) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1391:1391:1391))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT ena (3293:3293:3293) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2098:2098:2098))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT ena (3296:3296:3296) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (3296:3296:3296) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1561:1561:1561))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (3333:3333:3333) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2635:2635:2635))
        (PORT d[1] (1562:1562:1562) (1787:1787:1787))
        (PORT d[2] (1960:1960:1960) (2233:2233:2233))
        (PORT d[3] (1165:1165:1165) (1357:1357:1357))
        (PORT d[4] (1976:1976:1976) (2271:2271:2271))
        (PORT d[5] (3157:3157:3157) (3646:3646:3646))
        (PORT d[6] (1275:1275:1275) (1449:1449:1449))
        (PORT d[7] (3498:3498:3498) (4049:4049:4049))
        (PORT d[8] (1687:1687:1687) (1964:1964:1964))
        (PORT d[9] (954:954:954) (1097:1097:1097))
        (PORT d[10] (1796:1796:1796) (2047:2047:2047))
        (PORT d[11] (2034:2034:2034) (2361:2361:2361))
        (PORT d[12] (1352:1352:1352) (1554:1554:1554))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (3330:3330:3330) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1335:1335:1335))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (3330:3330:3330) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1926:1926:1926))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (3333:3333:3333) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (3333:3333:3333) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1661:1661:1661))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (6591:6591:6591) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2150:2150:2150))
        (PORT d[1] (4510:4510:4510) (5137:5137:5137))
        (PORT d[2] (4347:4347:4347) (4979:4979:4979))
        (PORT d[3] (4905:4905:4905) (5647:5647:5647))
        (PORT d[4] (3018:3018:3018) (3462:3462:3462))
        (PORT d[5] (1867:1867:1867) (2132:2132:2132))
        (PORT d[6] (4652:4652:4652) (5301:5301:5301))
        (PORT d[7] (2346:2346:2346) (2710:2710:2710))
        (PORT d[8] (2438:2438:2438) (2819:2819:2819))
        (PORT d[9] (1338:1338:1338) (1532:1532:1532))
        (PORT d[10] (2329:2329:2329) (2665:2665:2665))
        (PORT d[11] (2440:2440:2440) (2833:2833:2833))
        (PORT d[12] (3055:3055:3055) (3534:3534:3534))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (6588:6588:6588) (5875:5875:5875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3333:3333:3333))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT ena (6588:6588:6588) (5875:5875:5875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (4493:4493:4493))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT ena (6591:6591:6591) (5876:5876:5876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (6591:6591:6591) (5876:5876:5876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1977:1977:1977))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT ena (7343:7343:7343) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3585:3585:3585))
        (PORT d[1] (5007:5007:5007) (5756:5756:5756))
        (PORT d[2] (4433:4433:4433) (5064:5064:5064))
        (PORT d[3] (4711:4711:4711) (5423:5423:5423))
        (PORT d[4] (5137:5137:5137) (5858:5858:5858))
        (PORT d[5] (3926:3926:3926) (4499:4499:4499))
        (PORT d[6] (5013:5013:5013) (5732:5732:5732))
        (PORT d[7] (1871:1871:1871) (2187:2187:2187))
        (PORT d[8] (3712:3712:3712) (4292:4292:4292))
        (PORT d[9] (4651:4651:4651) (5298:5298:5298))
        (PORT d[10] (4745:4745:4745) (5426:5426:5426))
        (PORT d[11] (2471:2471:2471) (2871:2871:2871))
        (PORT d[12] (3613:3613:3613) (4184:4184:4184))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT ena (7340:7340:7340) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3227:3227:3227))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT ena (7340:7340:7340) (6539:6539:6539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4926:4926:4926))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT ena (7343:7343:7343) (6540:6540:6540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (7343:7343:7343) (6540:6540:6540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1223:1223:1223))
        (PORT datab (1379:1379:1379) (1632:1632:1632))
        (PORT datac (610:610:610) (681:681:681))
        (PORT datad (1610:1610:1610) (1835:1835:1835))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (928:928:928))
        (PORT datab (887:887:887) (1020:1020:1020))
        (PORT datac (1359:1359:1359) (1605:1605:1605))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (536:536:536))
        (PORT datab (1590:1590:1590) (1832:1832:1832))
        (PORT datac (2169:2169:2169) (2496:2496:2496))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1588:1588:1588) (1830:1830:1830))
        (PORT datac (756:756:756) (851:851:851))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (668:668:668))
        (PORT datab (500:500:500) (579:579:579))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (533:533:533) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (PORT ena (658:658:658) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[30\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (259:259:259))
        (PORT datab (540:540:540) (641:641:641))
        (PORT datac (528:528:528) (633:633:633))
        (PORT datad (554:554:554) (655:655:655))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[30\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (700:700:700))
        (PORT datab (735:735:735) (870:870:870))
        (PORT datac (700:700:700) (831:831:831))
        (PORT datad (501:501:501) (593:593:593))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datab (489:489:489) (572:572:572))
        (PORT datac (294:294:294) (343:343:343))
        (PORT datad (470:470:470) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (498:498:498))
        (PORT datab (470:470:470) (553:553:553))
        (PORT datac (474:474:474) (569:569:569))
        (PORT datad (705:705:705) (828:828:828))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (501:501:501))
        (PORT datab (362:362:362) (438:438:438))
        (PORT datac (706:706:706) (833:833:833))
        (PORT datad (471:471:471) (573:573:573))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (516:516:516))
        (PORT datab (472:472:472) (548:548:548))
        (PORT datac (747:747:747) (855:855:855))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (328:328:328))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (262:262:262) (298:298:298))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (738:738:738) (853:853:853))
        (PORT datac (186:186:186) (220:220:220))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (864:864:864))
        (PORT datab (518:518:518) (610:610:610))
        (PORT datac (632:632:632) (736:736:736))
        (PORT datad (952:952:952) (1104:1104:1104))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (853:853:853))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (631:631:631) (731:731:731))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (495:495:495))
        (PORT datab (537:537:537) (654:654:654))
        (PORT datac (706:706:706) (833:833:833))
        (PORT datad (434:434:434) (505:505:505))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (769:769:769))
        (PORT datab (723:723:723) (852:852:852))
        (PORT datac (377:377:377) (471:471:471))
        (PORT datad (332:332:332) (396:396:396))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (373:373:373))
        (PORT datab (205:205:205) (249:249:249))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (314:314:314) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (664:664:664))
        (PORT datab (546:546:546) (649:649:649))
        (PORT datac (521:521:521) (622:622:622))
        (PORT datad (596:596:596) (693:693:693))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (430:430:430) (501:501:501))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datab (430:430:430) (497:497:497))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (388:388:388))
        (PORT datac (291:291:291) (329:329:329))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1057:1057:1057))
        (PORT datab (229:229:229) (273:273:273))
        (PORT datac (638:638:638) (767:767:767))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[32\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (731:731:731) (865:865:865))
        (PORT datac (863:863:863) (988:988:988))
        (PORT datad (447:447:447) (533:533:533))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (431:431:431))
        (PORT datab (239:239:239) (284:284:284))
        (PORT datac (518:518:518) (610:610:610))
        (PORT datad (506:506:506) (625:625:625))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (547:547:547))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (188:188:188) (227:227:227))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1045:1045:1045))
        (PORT datab (364:364:364) (445:445:445))
        (PORT datac (539:539:539) (653:653:653))
        (PORT datad (477:477:477) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1038:1038:1038))
        (PORT datab (367:367:367) (449:449:449))
        (PORT datac (98:98:98) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (381:381:381))
        (PORT datab (356:356:356) (418:418:418))
        (PORT datac (329:329:329) (377:377:377))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (610:610:610))
        (PORT datab (707:707:707) (827:827:827))
        (PORT datac (464:464:464) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (744:744:744))
        (PORT datab (653:653:653) (764:764:764))
        (PORT datac (108:108:108) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (769:769:769) (857:857:857))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (600:600:600))
        (PORT datab (658:658:658) (777:777:777))
        (PORT datac (639:639:639) (735:735:735))
        (PORT datad (749:749:749) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1255:1255:1255))
        (PORT datac (372:372:372) (441:441:441))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (678:678:678))
        (PORT datab (796:796:796) (937:937:937))
        (PORT datac (193:193:193) (227:227:227))
        (PORT datad (606:606:606) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (1170:1170:1170))
        (PORT datac (781:781:781) (930:930:930))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datac (1270:1270:1270) (1451:1451:1451))
        (PORT datad (723:723:723) (823:823:823))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (PORT ena (886:886:886) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (370:370:370))
        (PORT datab (616:616:616) (724:724:724))
        (PORT datad (312:312:312) (368:368:368))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (623:623:623) (690:690:690))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (749:749:749) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (364:364:364))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datad (885:885:885) (1023:1023:1023))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (567:567:567))
        (PORT datab (504:504:504) (597:597:597))
        (PORT datad (487:487:487) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (610:610:610))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT sclr (890:890:890) (1016:1016:1016))
        (PORT sload (1106:1106:1106) (1268:1268:1268))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1000:1000:1000))
        (PORT datab (679:679:679) (793:793:793))
        (PORT datac (697:697:697) (817:817:817))
        (PORT datad (643:643:643) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (2307:2307:2307))
        (PORT datab (699:699:699) (830:830:830))
        (PORT datac (763:763:763) (893:893:893))
        (PORT datad (1025:1025:1025) (1157:1157:1157))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2408:2408:2408))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (5519:5519:5519) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3297:3297:3297))
        (PORT d[1] (2042:2042:2042) (2317:2317:2317))
        (PORT d[2] (3750:3750:3750) (4306:4306:4306))
        (PORT d[3] (2822:2822:2822) (3201:3201:3201))
        (PORT d[4] (2568:2568:2568) (2928:2928:2928))
        (PORT d[5] (778:778:778) (893:893:893))
        (PORT d[6] (908:908:908) (1036:1036:1036))
        (PORT d[7] (1583:1583:1583) (1858:1858:1858))
        (PORT d[8] (1101:1101:1101) (1258:1258:1258))
        (PORT d[9] (1934:1934:1934) (2240:2240:2240))
        (PORT d[10] (1781:1781:1781) (2029:2029:2029))
        (PORT d[11] (856:856:856) (984:984:984))
        (PORT d[12] (2416:2416:2416) (2716:2716:2716))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5516:5516:5516) (4924:4924:4924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1532:1532:1532))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5516:5516:5516) (4924:4924:4924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1409:1409:1409))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (5519:5519:5519) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (5519:5519:5519) (4925:4925:4925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1697:1697:1697))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (6618:6618:6618) (5899:5899:5899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2142:2142:2142))
        (PORT d[1] (4348:4348:4348) (4960:4960:4960))
        (PORT d[2] (4324:4324:4324) (4952:4952:4952))
        (PORT d[3] (4739:4739:4739) (5456:5456:5456))
        (PORT d[4] (3024:3024:3024) (3458:3458:3458))
        (PORT d[5] (1499:1499:1499) (1711:1711:1711))
        (PORT d[6] (3412:3412:3412) (3891:3891:3891))
        (PORT d[7] (2167:2167:2167) (2505:2505:2505))
        (PORT d[8] (2417:2417:2417) (2797:2797:2797))
        (PORT d[9] (1893:1893:1893) (2210:2210:2210))
        (PORT d[10] (4272:4272:4272) (4909:4909:4909))
        (PORT d[11] (2259:2259:2259) (2629:2629:2629))
        (PORT d[12] (3056:3056:3056) (3538:3538:3538))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT ena (6615:6615:6615) (5898:5898:5898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2575:2575:2575))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT ena (6615:6615:6615) (5898:5898:5898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (1067:1067:1067))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT ena (6618:6618:6618) (5899:5899:5899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (6618:6618:6618) (5899:5899:5899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (598:598:598))
        (PORT datab (698:698:698) (829:829:829))
        (PORT datac (761:761:761) (890:890:890))
        (PORT datad (1030:1030:1030) (1173:1173:1173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2323:2323:2323))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (6179:6179:6179) (5517:5517:5517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2334:2334:2334))
        (PORT d[1] (4336:4336:4336) (4910:4910:4910))
        (PORT d[2] (4543:4543:4543) (5223:5223:5223))
        (PORT d[3] (4684:4684:4684) (5375:5375:5375))
        (PORT d[4] (3367:3367:3367) (3855:3855:3855))
        (PORT d[5] (1491:1491:1491) (1701:1701:1701))
        (PORT d[6] (3528:3528:3528) (4054:4054:4054))
        (PORT d[7] (1648:1648:1648) (1920:1920:1920))
        (PORT d[8] (2615:2615:2615) (3019:3019:3019))
        (PORT d[9] (1312:1312:1312) (1499:1499:1499))
        (PORT d[10] (3002:3002:3002) (3444:3444:3444))
        (PORT d[11] (2640:2640:2640) (3067:3067:3067))
        (PORT d[12] (1156:1156:1156) (1312:1312:1312))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (6176:6176:6176) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2874:2874:2874))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (6176:6176:6176) (5516:5516:5516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (823:823:823))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (6179:6179:6179) (5517:5517:5517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (6179:6179:6179) (5517:5517:5517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2239:2239:2239))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (5510:5510:5510) (4921:4921:4921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3290:3290:3290))
        (PORT d[1] (1866:1866:1866) (2123:2123:2123))
        (PORT d[2] (3563:3563:3563) (4090:4090:4090))
        (PORT d[3] (2813:2813:2813) (3192:3192:3192))
        (PORT d[4] (2556:2556:2556) (2911:2911:2911))
        (PORT d[5] (765:765:765) (874:874:874))
        (PORT d[6] (1079:1079:1079) (1233:1233:1233))
        (PORT d[7] (1581:1581:1581) (1859:1859:1859))
        (PORT d[8] (2744:2744:2744) (3175:3175:3175))
        (PORT d[9] (1946:1946:1946) (2258:2258:2258))
        (PORT d[10] (1790:1790:1790) (2042:2042:2042))
        (PORT d[11] (1005:1005:1005) (1151:1151:1151))
        (PORT d[12] (2404:2404:2404) (2697:2697:2697))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (5507:5507:5507) (4920:4920:4920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2490:2490:2490))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (5507:5507:5507) (4920:4920:4920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (1022:1022:1022))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (5510:5510:5510) (4921:4921:4921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (5510:5510:5510) (4921:4921:4921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (848:848:848))
        (PORT datab (697:697:697) (828:828:828))
        (PORT datac (753:753:753) (884:884:884))
        (PORT datad (657:657:657) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1874:1874:1874) (2186:2186:2186))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (397:397:397) (464:464:464))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3561:3561:3561) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (389:389:389) (457:457:457))
        (PORT d[1] (3440:3440:3440) (3934:3934:3934))
        (PORT d[2] (3686:3686:3686) (4222:4222:4222))
        (PORT d[3] (843:843:843) (961:961:961))
        (PORT d[4] (1159:1159:1159) (1317:1317:1317))
        (PORT d[5] (923:923:923) (1062:1062:1062))
        (PORT d[6] (539:539:539) (612:612:612))
        (PORT d[7] (552:552:552) (628:628:628))
        (PORT d[8] (2880:2880:2880) (3318:3318:3318))
        (PORT d[9] (1581:1581:1581) (1838:1838:1838))
        (PORT d[10] (1816:1816:1816) (2070:2070:2070))
        (PORT d[11] (3325:3325:3325) (3816:3816:3816))
        (PORT d[12] (2297:2297:2297) (2616:2616:2616))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3558:3558:3558) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1110:1110:1110))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (3558:3558:3558) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1606:1606:1606))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (3561:3561:3561) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (3561:3561:3561) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1030:1030:1030))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT ena (2681:2681:2681) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1130:1130:1130))
        (PORT d[1] (4455:4455:4455) (5077:5077:5077))
        (PORT d[2] (1446:1446:1446) (1650:1650:1650))
        (PORT d[3] (1295:1295:1295) (1458:1458:1458))
        (PORT d[4] (1776:1776:1776) (2020:2020:2020))
        (PORT d[5] (4133:4133:4133) (4783:4783:4783))
        (PORT d[6] (1560:1560:1560) (1766:1766:1766))
        (PORT d[7] (3233:3233:3233) (3774:3774:3774))
        (PORT d[8] (3107:3107:3107) (3573:3573:3573))
        (PORT d[9] (2846:2846:2846) (3240:3240:3240))
        (PORT d[10] (2029:2029:2029) (2293:2293:2293))
        (PORT d[11] (2751:2751:2751) (3152:3152:3152))
        (PORT d[12] (2409:2409:2409) (2785:2785:2785))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2678:2678:2678) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1088:1088:1088))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT ena (2678:2678:2678) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1744:1744:1744))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT ena (2681:2681:2681) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT d[0] (2681:2681:2681) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (777:777:777))
        (PORT datab (179:179:179) (243:243:243))
        (PORT datac (742:742:742) (840:840:840))
        (PORT datad (819:819:819) (930:930:930))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (651:651:651))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (3757:3757:3757) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (877:877:877))
        (PORT d[1] (3263:3263:3263) (3738:3738:3738))
        (PORT d[2] (3545:3545:3545) (4062:4062:4062))
        (PORT d[3] (995:995:995) (1130:1130:1130))
        (PORT d[4] (2789:2789:2789) (3210:3210:3210))
        (PORT d[5] (723:723:723) (833:833:833))
        (PORT d[6] (3468:3468:3468) (3965:3965:3965))
        (PORT d[7] (2704:2704:2704) (3126:3126:3126))
        (PORT d[8] (2732:2732:2732) (3157:3157:3157))
        (PORT d[9] (2296:2296:2296) (2649:2649:2649))
        (PORT d[10] (1631:1631:1631) (1856:1856:1856))
        (PORT d[11] (3173:3173:3173) (3650:3650:3650))
        (PORT d[12] (2288:2288:2288) (2607:2607:2607))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (3754:3754:3754) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2724:2724:2724))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (3754:3754:3754) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1408:1408:1408))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (3757:3757:3757) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (3757:3757:3757) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (661:661:661))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (2950:2950:2950) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (696:696:696))
        (PORT d[1] (716:716:716) (824:824:824))
        (PORT d[2] (1652:1652:1652) (1885:1885:1885))
        (PORT d[3] (816:816:816) (930:930:930))
        (PORT d[4] (1421:1421:1421) (1616:1616:1616))
        (PORT d[5] (4290:4290:4290) (4950:4950:4950))
        (PORT d[6] (1924:1924:1924) (2181:2181:2181))
        (PORT d[7] (3467:3467:3467) (4046:4046:4046))
        (PORT d[8] (1984:1984:1984) (2285:2285:2285))
        (PORT d[9] (1371:1371:1371) (1580:1580:1580))
        (PORT d[10] (2400:2400:2400) (2716:2716:2716))
        (PORT d[11] (828:828:828) (949:949:949))
        (PORT d[12] (1157:1157:1157) (1316:1316:1316))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (2947:2947:2947) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (701:701:701))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT ena (2947:2947:2947) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1554:1554:1554))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT ena (2950:2950:2950) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (2950:2950:2950) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (732:732:732) (848:848:848))
        (PORT datac (161:161:161) (219:219:219))
        (PORT datad (361:361:361) (414:414:414))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1662:1662:1662))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (6315:6315:6315) (5628:5628:5628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2882:2882:2882))
        (PORT d[1] (1595:1595:1595) (1819:1819:1819))
        (PORT d[2] (1969:1969:1969) (2248:2248:2248))
        (PORT d[3] (1147:1147:1147) (1330:1330:1330))
        (PORT d[4] (2160:2160:2160) (2483:2483:2483))
        (PORT d[5] (3316:3316:3316) (3823:3823:3823))
        (PORT d[6] (1086:1086:1086) (1234:1234:1234))
        (PORT d[7] (3683:3683:3683) (4261:4261:4261))
        (PORT d[8] (1153:1153:1153) (1333:1333:1333))
        (PORT d[9] (1107:1107:1107) (1270:1270:1270))
        (PORT d[10] (1957:1957:1957) (2228:2228:2228))
        (PORT d[11] (2221:2221:2221) (2575:2575:2575))
        (PORT d[12] (1533:1533:1533) (1761:1761:1761))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (6312:6312:6312) (5627:5627:5627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1140:1140:1140))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (6312:6312:6312) (5627:5627:5627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1543:1543:1543))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (6315:6315:6315) (5628:5628:5628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (6315:6315:6315) (5628:5628:5628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (391:391:391) (456:456:456))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (3473:3473:3473) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (868:868:868))
        (PORT d[1] (548:548:548) (621:621:621))
        (PORT d[2] (1842:1842:1842) (2100:2100:2100))
        (PORT d[3] (635:635:635) (717:717:717))
        (PORT d[4] (576:576:576) (665:665:665))
        (PORT d[5] (718:718:718) (824:824:824))
        (PORT d[6] (2108:2108:2108) (2393:2393:2393))
        (PORT d[7] (3622:3622:3622) (4219:4219:4219))
        (PORT d[8] (646:646:646) (740:740:740))
        (PORT d[9] (1555:1555:1555) (1790:1790:1790))
        (PORT d[10] (2186:2186:2186) (2492:2492:2492))
        (PORT d[11] (1025:1025:1025) (1176:1176:1176))
        (PORT d[12] (1345:1345:1345) (1535:1535:1535))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (3470:3470:3470) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (640:640:640) (670:670:670))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (3470:3470:3470) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2162:2162:2162))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT ena (3473:3473:3473) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (3473:3473:3473) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1678:1678:1678))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (3090:3090:3090) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2656:2656:2656))
        (PORT d[1] (1239:1239:1239) (1426:1426:1426))
        (PORT d[2] (1966:1966:1966) (2240:2240:2240))
        (PORT d[3] (1162:1162:1162) (1355:1355:1355))
        (PORT d[4] (2166:2166:2166) (2493:2493:2493))
        (PORT d[5] (3154:3154:3154) (3644:3644:3644))
        (PORT d[6] (2455:2455:2455) (2780:2780:2780))
        (PORT d[7] (3682:3682:3682) (4260:4260:4260))
        (PORT d[8] (1141:1141:1141) (1314:1314:1314))
        (PORT d[9] (952:952:952) (1090:1090:1090))
        (PORT d[10] (1805:1805:1805) (2056:2056:2056))
        (PORT d[11] (2013:2013:2013) (2332:2332:2332))
        (PORT d[12] (1348:1348:1348) (1545:1545:1545))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (3087:3087:3087) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2892:2892:2892))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (PORT ena (3087:3087:3087) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1544:1544:1544))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT ena (3090:3090:3090) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (3090:3090:3090) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (897:897:897))
        (PORT datab (697:697:697) (828:828:828))
        (PORT datac (756:756:756) (885:885:885))
        (PORT datad (854:854:854) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2238:2238:2238))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (5312:5312:5312) (4745:4745:4745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (3100:3100:3100))
        (PORT d[1] (2224:2224:2224) (2523:2523:2523))
        (PORT d[2] (3540:3540:3540) (4064:4064:4064))
        (PORT d[3] (2650:2650:2650) (3009:3009:3009))
        (PORT d[4] (2365:2365:2365) (2692:2692:2692))
        (PORT d[5] (1775:1775:1775) (2037:2037:2037))
        (PORT d[6] (1100:1100:1100) (1253:1253:1253))
        (PORT d[7] (2646:2646:2646) (3073:3073:3073))
        (PORT d[8] (2726:2726:2726) (3157:3157:3157))
        (PORT d[9] (1749:1749:1749) (2026:2026:2026))
        (PORT d[10] (1594:1594:1594) (1818:1818:1818))
        (PORT d[11] (1039:1039:1039) (1192:1192:1192))
        (PORT d[12] (2248:2248:2248) (2527:2527:2527))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (5309:5309:5309) (4744:4744:4744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1717:1717:1717))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (5309:5309:5309) (4744:4744:4744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1179:1179:1179))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (5312:5312:5312) (4745:4745:4745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (5312:5312:5312) (4745:4745:4745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (988:988:988))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (761:761:761) (891:891:891))
        (PORT datad (654:654:654) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (798:798:798))
        (PORT datab (1973:1973:1973) (2292:2292:2292))
        (PORT datac (1875:1875:1875) (2186:2186:2186))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (1960:1960:1960) (2272:2272:2272))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (315:315:315) (383:383:383))
        (PORT datad (496:496:496) (596:596:596))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (344:344:344) (415:415:415))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (722:722:722))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datad (345:345:345) (418:418:418))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (728:728:728))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (469:469:469) (542:542:542))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (601:601:601))
        (PORT sload (1055:1055:1055) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (606:606:606) (680:680:680))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1143:1143:1143) (1150:1150:1150))
        (PORT ena (660:660:660) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (389:389:389) (440:440:440))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (302:302:302))
        (PORT datab (357:357:357) (437:437:437))
        (PORT datad (158:158:158) (197:197:197))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (210:210:210))
        (PORT datab (176:176:176) (227:227:227))
        (PORT datac (712:712:712) (812:812:812))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (517:517:517) (588:588:588))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (552:552:552))
        (PORT datac (202:202:202) (260:260:260))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (300:300:300) (361:361:361))
        (PORT datac (342:342:342) (403:403:403))
        (PORT datad (672:672:672) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (947:947:947))
        (PORT datab (997:997:997) (1168:1168:1168))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (619:619:619))
        (PORT datab (746:746:746) (851:851:851))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (332:332:332) (388:388:388))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (PORT ena (886:886:886) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (890:890:890))
        (PORT datac (876:876:876) (1036:1036:1036))
        (PORT datad (664:664:664) (780:780:780))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (362:362:362))
        (PORT datab (381:381:381) (470:470:470))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (675:675:675))
        (PORT datab (773:773:773) (922:922:922))
        (PORT datac (845:845:845) (1010:1010:1010))
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (569:569:569))
        (PORT datab (420:420:420) (512:512:512))
        (PORT datac (267:267:267) (309:309:309))
        (PORT datad (106:106:106) (126:126:126))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (420:420:420) (512:512:512))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (598:598:598))
        (PORT datac (1055:1055:1055) (1195:1195:1195))
        (PORT datad (820:820:820) (972:972:972))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (581:581:581))
        (PORT datab (881:881:881) (1042:1042:1042))
        (PORT datac (276:276:276) (316:316:316))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (493:493:493))
        (PORT datab (472:472:472) (567:567:567))
        (PORT datac (706:706:706) (833:833:833))
        (PORT datad (322:322:322) (387:387:387))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (543:543:543))
        (PORT datab (470:470:470) (552:552:552))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (525:525:525) (592:592:592))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (643:643:643))
        (PORT datab (528:528:528) (630:630:630))
        (PORT datac (454:454:454) (540:540:540))
        (PORT datad (1202:1202:1202) (1408:1408:1408))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1555:1555:1555))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (6512:6512:6512) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2911:2911:2911))
        (PORT d[1] (4360:4360:4360) (4949:4949:4949))
        (PORT d[2] (4387:4387:4387) (5058:5058:5058))
        (PORT d[3] (3394:3394:3394) (3913:3913:3913))
        (PORT d[4] (3086:3086:3086) (3540:3540:3540))
        (PORT d[5] (3093:3093:3093) (3506:3506:3506))
        (PORT d[6] (3574:3574:3574) (4128:4128:4128))
        (PORT d[7] (1687:1687:1687) (1965:1965:1965))
        (PORT d[8] (2517:2517:2517) (2940:2940:2940))
        (PORT d[9] (1962:1962:1962) (2286:2286:2286))
        (PORT d[10] (3058:3058:3058) (3523:3523:3523))
        (PORT d[11] (3035:3035:3035) (3517:3517:3517))
        (PORT d[12] (2974:2974:2974) (3394:3394:3394))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT ena (6509:6509:6509) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3299:3299:3299))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT ena (6509:6509:6509) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1769:1769:1769))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (6512:6512:6512) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (6512:6512:6512) (5823:5823:5823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (1006:1006:1006))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (5392:5392:5392) (4816:4816:4816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2859:2859:2859))
        (PORT d[1] (3331:3331:3331) (3821:3821:3821))
        (PORT d[2] (4187:4187:4187) (4778:4778:4778))
        (PORT d[3] (2566:2566:2566) (2905:2905:2905))
        (PORT d[4] (4488:4488:4488) (5176:5176:5176))
        (PORT d[5] (2315:2315:2315) (2627:2627:2627))
        (PORT d[6] (3408:3408:3408) (3924:3924:3924))
        (PORT d[7] (1561:1561:1561) (1846:1846:1846))
        (PORT d[8] (1674:1674:1674) (1949:1949:1949))
        (PORT d[9] (2735:2735:2735) (3166:3166:3166))
        (PORT d[10] (3163:3163:3163) (3668:3668:3668))
        (PORT d[11] (3044:3044:3044) (3505:3505:3505))
        (PORT d[12] (3395:3395:3395) (3847:3847:3847))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (5389:5389:5389) (4815:4815:4815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1972:1972:1972))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (5389:5389:5389) (4815:4815:4815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1778:1778:1778))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (5392:5392:5392) (4816:4816:4816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (5392:5392:5392) (4816:4816:4816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (880:880:880))
        (PORT datab (1610:1610:1610) (1890:1890:1890))
        (PORT datac (1534:1534:1534) (1742:1742:1742))
        (PORT datad (1186:1186:1186) (1368:1368:1368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1991:1991:1991))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (6720:6720:6720) (6003:6003:6003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2669:2669:2669))
        (PORT d[1] (4536:4536:4536) (5146:5146:5146))
        (PORT d[2] (4548:4548:4548) (5234:5234:5234))
        (PORT d[3] (3546:3546:3546) (4078:4078:4078))
        (PORT d[4] (3275:3275:3275) (3763:3763:3763))
        (PORT d[5] (3104:3104:3104) (3517:3517:3517))
        (PORT d[6] (3607:3607:3607) (4168:4168:4168))
        (PORT d[7] (1859:1859:1859) (2162:2162:2162))
        (PORT d[8] (2526:2526:2526) (2947:2947:2947))
        (PORT d[9] (1897:1897:1897) (2217:2217:2217))
        (PORT d[10] (3245:3245:3245) (3738:3738:3738))
        (PORT d[11] (3183:3183:3183) (3688:3688:3688))
        (PORT d[12] (3125:3125:3125) (3563:3563:3563))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (6717:6717:6717) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (4175:4175:4175))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (6717:6717:6717) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1989:1989:1989))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (6720:6720:6720) (6003:6003:6003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (6720:6720:6720) (6003:6003:6003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1767:1767:1767))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (6503:6503:6503) (5816:5816:5816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2725:2725:2725))
        (PORT d[1] (4199:4199:4199) (4759:4759:4759))
        (PORT d[2] (4378:4378:4378) (5047:5047:5047))
        (PORT d[3] (3355:3355:3355) (3863:3863:3863))
        (PORT d[4] (2922:2922:2922) (3361:3361:3361))
        (PORT d[5] (2917:2917:2917) (3303:3303:3303))
        (PORT d[6] (3417:3417:3417) (3949:3949:3949))
        (PORT d[7] (1669:1669:1669) (1942:1942:1942))
        (PORT d[8] (2361:2361:2361) (2762:2762:2762))
        (PORT d[9] (2491:2491:2491) (2914:2914:2914))
        (PORT d[10] (2893:2893:2893) (3340:3340:3340))
        (PORT d[11] (2870:2870:2870) (3332:3332:3332))
        (PORT d[12] (2780:2780:2780) (3170:3170:3170))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (6500:6500:6500) (5815:5815:5815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2404:2404:2404))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (6500:6500:6500) (5815:5815:5815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1782:1782:1782))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (6503:6503:6503) (5816:5816:5816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (6503:6503:6503) (5816:5816:5816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1247:1247:1247))
        (PORT datab (1201:1201:1201) (1392:1392:1392))
        (PORT datac (1591:1591:1591) (1863:1863:1863))
        (PORT datad (926:926:926) (1074:1074:1074))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (2099:2099:2099) (2427:2427:2427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1892:1892:1892))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (6721:6721:6721) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2685:2685:2685))
        (PORT d[1] (4377:4377:4377) (4970:4970:4970))
        (PORT d[2] (4564:4564:4564) (5257:5257:5257))
        (PORT d[3] (3573:3573:3573) (4114:4114:4114))
        (PORT d[4] (3122:3122:3122) (3587:3587:3587))
        (PORT d[5] (3276:3276:3276) (3715:3715:3715))
        (PORT d[6] (3763:3763:3763) (4344:4344:4344))
        (PORT d[7] (1891:1891:1891) (2206:2206:2206))
        (PORT d[8] (2360:2360:2360) (2758:2758:2758))
        (PORT d[9] (1960:1960:1960) (2289:2289:2289))
        (PORT d[10] (3399:3399:3399) (3913:3913:3913))
        (PORT d[11] (3169:3169:3169) (3669:3669:3669))
        (PORT d[12] (3152:3152:3152) (3596:3596:3596))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (6718:6718:6718) (6003:6003:6003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2509:2509:2509))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT ena (6718:6718:6718) (6003:6003:6003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1977:1977:1977))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT ena (6721:6721:6721) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (6721:6721:6721) (6004:6004:6004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1769:1769:1769))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (6511:6511:6511) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2896:2896:2896))
        (PORT d[1] (4309:4309:4309) (4879:4879:4879))
        (PORT d[2] (4370:4370:4370) (5034:5034:5034))
        (PORT d[3] (3367:3367:3367) (3877:3877:3877))
        (PORT d[4] (3086:3086:3086) (3547:3547:3547))
        (PORT d[5] (2917:2917:2917) (3304:3304:3304))
        (PORT d[6] (3408:3408:3408) (3937:3937:3937))
        (PORT d[7] (1699:1699:1699) (1983:1983:1983))
        (PORT d[8] (2351:2351:2351) (2750:2750:2750))
        (PORT d[9] (2468:2468:2468) (2882:2882:2882))
        (PORT d[10] (2881:2881:2881) (3322:3322:3322))
        (PORT d[11] (2870:2870:2870) (3333:3333:3333))
        (PORT d[12] (2955:2955:2955) (3372:3372:3372))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (6508:6508:6508) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3773:3773:3773))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (6508:6508:6508) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1799:1799:1799))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (6511:6511:6511) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (6511:6511:6511) (5823:5823:5823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1969:1969:1969))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (6514:6514:6514) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2902:2902:2902))
        (PORT d[1] (4383:4383:4383) (4977:4977:4977))
        (PORT d[2] (4379:4379:4379) (5044:5044:5044))
        (PORT d[3] (3915:3915:3915) (4499:4499:4499))
        (PORT d[4] (2955:2955:2955) (3401:3401:3401))
        (PORT d[5] (3096:3096:3096) (3508:3508:3508))
        (PORT d[6] (3598:3598:3598) (4158:4158:4158))
        (PORT d[7] (1683:1683:1683) (1962:1962:1962))
        (PORT d[8] (2532:2532:2532) (2958:2958:2958))
        (PORT d[9] (1957:1957:1957) (2280:2280:2280))
        (PORT d[10] (3079:3079:3079) (3552:3552:3552))
        (PORT d[11] (3041:3041:3041) (3523:3523:3523))
        (PORT d[12] (2964:2964:2964) (3382:3382:3382))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (6511:6511:6511) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2918:2918:2918))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (6511:6511:6511) (5822:5822:5822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1750:1750:1750))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (6514:6514:6514) (5823:5823:5823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (6514:6514:6514) (5823:5823:5823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1526:1526:1526))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (5747:5747:5747) (5139:5139:5139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2618:2618:2618))
        (PORT d[1] (3984:3984:3984) (4522:4522:4522))
        (PORT d[2] (4229:4229:4229) (4863:4863:4863))
        (PORT d[3] (4344:4344:4344) (4997:4997:4997))
        (PORT d[4] (3160:3160:3160) (3591:3591:3591))
        (PORT d[5] (2212:2212:2212) (2520:2520:2520))
        (PORT d[6] (3161:3161:3161) (3639:3639:3639))
        (PORT d[7] (1085:1085:1085) (1274:1274:1274))
        (PORT d[8] (2778:2778:2778) (3219:3219:3219))
        (PORT d[9] (1758:1758:1758) (2049:2049:2049))
        (PORT d[10] (2645:2645:2645) (3039:3039:3039))
        (PORT d[11] (3616:3616:3616) (4202:4202:4202))
        (PORT d[12] (2809:2809:2809) (3191:3191:3191))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (5744:5744:5744) (5138:5138:5138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3057:3057:3057))
        (PORT clk (1302:1302:1302) (1326:1326:1326))
        (PORT ena (5744:5744:5744) (5138:5138:5138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (1069:1069:1069))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT ena (5747:5747:5747) (5139:5139:5139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (5747:5747:5747) (5139:5139:5139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1340:1340:1340))
        (PORT datab (1202:1202:1202) (1392:1392:1392))
        (PORT datac (1589:1589:1589) (1860:1860:1860))
        (PORT datad (508:508:508) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (869:869:869))
        (PORT datab (1609:1609:1609) (1888:1888:1888))
        (PORT datac (1303:1303:1303) (1454:1454:1454))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1502:1502:1502))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5963:5963:5963) (5328:5328:5328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2822:2822:2822))
        (PORT d[1] (4010:4010:4010) (4550:4550:4550))
        (PORT d[2] (4366:4366:4366) (5024:5024:5024))
        (PORT d[3] (4517:4517:4517) (5190:5190:5190))
        (PORT d[4] (3349:3349:3349) (3806:3806:3806))
        (PORT d[5] (1232:1232:1232) (1393:1393:1393))
        (PORT d[6] (3343:3343:3343) (3846:3846:3846))
        (PORT d[7] (1281:1281:1281) (1497:1497:1497))
        (PORT d[8] (2965:2965:2965) (3433:3433:3433))
        (PORT d[9] (1747:1747:1747) (2036:2036:2036))
        (PORT d[10] (2829:2829:2829) (3247:3247:3247))
        (PORT d[11] (2811:2811:2811) (3256:3256:3256))
        (PORT d[12] (2988:2988:2988) (3396:3396:3396))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5960:5960:5960) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1519:1519:1519))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5960:5960:5960) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1239:1239:1239))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5963:5963:5963) (5328:5328:5328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (5963:5963:5963) (5328:5328:5328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1504:1504:1504))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5962:5962:5962) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1985:1985:1985))
        (PORT d[1] (3832:3832:3832) (4348:4348:4348))
        (PORT d[2] (4365:4365:4365) (5024:5024:5024))
        (PORT d[3] (4517:4517:4517) (5192:5192:5192))
        (PORT d[4] (3198:3198:3198) (3629:3629:3629))
        (PORT d[5] (1252:1252:1252) (1422:1422:1422))
        (PORT d[6] (3350:3350:3350) (3858:3858:3858))
        (PORT d[7] (1291:1291:1291) (1509:1509:1509))
        (PORT d[8] (2947:2947:2947) (3411:3411:3411))
        (PORT d[9] (1927:1927:1927) (2239:2239:2239))
        (PORT d[10] (2815:2815:2815) (3230:3230:3230))
        (PORT d[11] (3636:3636:3636) (4223:4223:4223))
        (PORT d[12] (3000:3000:3000) (3415:3415:3415))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5959:5959:5959) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2327:2327:2327))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5959:5959:5959) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1091:1091:1091))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5962:5962:5962) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (5962:5962:5962) (5327:5327:5327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1705:1705:1705))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (5722:5722:5722) (5117:5117:5117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2389:2389:2389))
        (PORT d[1] (3625:3625:3625) (4105:4105:4105))
        (PORT d[2] (4036:4036:4036) (4650:4650:4650))
        (PORT d[3] (4163:4163:4163) (4791:4791:4791))
        (PORT d[4] (2989:2989:2989) (3399:3399:3399))
        (PORT d[5] (1664:1664:1664) (1892:1892:1892))
        (PORT d[6] (2973:2973:2973) (3426:3426:3426))
        (PORT d[7] (1267:1267:1267) (1475:1475:1475))
        (PORT d[8] (2591:2591:2591) (3006:3006:3006))
        (PORT d[9] (1766:1766:1766) (2052:2052:2052))
        (PORT d[10] (2480:2480:2480) (2855:2855:2855))
        (PORT d[11] (3258:3258:3258) (3794:3794:3794))
        (PORT d[12] (2585:2585:2585) (2923:2923:2923))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (5719:5719:5719) (5116:5116:5116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2434:2434:2434))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT ena (5719:5719:5719) (5116:5116:5116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (1062:1062:1062))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT ena (5722:5722:5722) (5117:5117:5117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (PORT d[0] (5722:5722:5722) (5117:5117:5117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1518:1518:1518))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT ena (5746:5746:5746) (5138:5138:5138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2612:2612:2612))
        (PORT d[1] (3646:3646:3646) (4133:4133:4133))
        (PORT d[2] (4043:4043:4043) (4657:4657:4657))
        (PORT d[3] (4356:4356:4356) (5012:5012:5012))
        (PORT d[4] (3014:3014:3014) (3421:3421:3421))
        (PORT d[5] (2224:2224:2224) (2538:2538:2538))
        (PORT d[6] (2990:2990:2990) (3444:3444:3444))
        (PORT d[7] (1287:1287:1287) (1502:1502:1502))
        (PORT d[8] (2760:2760:2760) (3197:3197:3197))
        (PORT d[9] (1776:1776:1776) (2071:2071:2071))
        (PORT d[10] (2646:2646:2646) (3033:3033:3033))
        (PORT d[11] (3444:3444:3444) (4007:4007:4007))
        (PORT d[12] (2788:2788:2788) (3163:3163:3163))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT ena (5743:5743:5743) (5137:5137:5137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3819:3819:3819))
        (PORT clk (1294:1294:1294) (1319:1319:1319))
        (PORT ena (5743:5743:5743) (5137:5137:5137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1270:1270:1270))
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT ena (5746:5746:5746) (5138:5138:5138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (PORT d[0] (5746:5746:5746) (5138:5138:5138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (939:939:939))
        (PORT datab (1604:1604:1604) (1883:1883:1883))
        (PORT datac (498:498:498) (560:560:560))
        (PORT datad (1188:1188:1188) (1370:1370:1370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (629:629:629))
        (PORT datab (351:351:351) (400:400:400))
        (PORT datac (1588:1588:1588) (1860:1860:1860))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1974:1974:1974) (2282:2282:2282))
        (PORT datac (2102:2102:2102) (2429:2429:2429))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2456:2456:2456))
        (PORT datab (1202:1202:1202) (1393:1393:1393))
        (PORT datac (1587:1587:1587) (1858:1858:1858))
        (PORT datad (1192:1192:1192) (1374:1374:1374))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (1975:1975:1975) (2283:2283:2283))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (335:335:335) (396:396:396))
        (PORT datad (588:588:588) (679:679:679))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (950:950:950))
        (PORT datab (347:347:347) (407:407:407))
        (PORT datad (983:983:983) (1146:1146:1146))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (967:967:967))
        (PORT datab (744:744:744) (849:849:849))
        (PORT datac (284:284:284) (327:327:327))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (PORT ena (886:886:886) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1052:1052:1052))
        (PORT datab (542:542:542) (645:645:645))
        (PORT datac (717:717:717) (855:855:855))
        (PORT datad (668:668:668) (783:783:783))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (430:430:430))
        (PORT datab (506:506:506) (597:597:597))
        (PORT datac (381:381:381) (461:461:461))
        (PORT datad (217:217:217) (257:257:257))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datac (373:373:373) (459:459:459))
        (PORT datad (400:400:400) (481:481:481))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (988:988:988))
        (PORT datab (516:516:516) (622:622:622))
        (PORT datad (912:912:912) (1070:1070:1070))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (350:350:350))
        (PORT datab (324:324:324) (378:378:378))
        (PORT datac (675:675:675) (801:801:801))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (610:610:610))
        (PORT datab (527:527:527) (629:629:629))
        (PORT datac (496:496:496) (602:602:602))
        (PORT datad (917:917:917) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datac (167:167:167) (199:199:199))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (761:761:761))
        (PORT datad (619:619:619) (718:718:718))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (627:627:627) (696:696:696))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (600:600:600))
        (PORT datab (405:405:405) (494:494:494))
        (PORT datac (588:588:588) (685:685:685))
        (PORT datad (730:730:730) (847:847:847))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (502:502:502))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (469:469:469) (546:546:546))
        (PORT datad (426:426:426) (490:490:490))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (295:295:295))
        (PORT datab (434:434:434) (506:506:506))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (1315:1315:1315) (1524:1524:1524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (441:441:441))
        (PORT datab (189:189:189) (226:226:226))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (589:589:589) (680:680:680))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (747:747:747))
        (PORT datab (867:867:867) (1004:1004:1004))
        (PORT datac (571:571:571) (654:654:654))
        (PORT datad (626:626:626) (728:728:728))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (766:766:766) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (455:455:455))
        (PORT datac (329:329:329) (405:405:405))
        (PORT datad (305:305:305) (344:344:344))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (370:370:370) (442:442:442))
        (PORT datac (219:219:219) (280:280:280))
        (PORT datad (200:200:200) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (467:467:467) (523:523:523))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (310:310:310))
        (PORT datab (172:172:172) (222:222:222))
        (PORT datad (151:151:151) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (340:340:340) (404:404:404))
        (PORT datac (339:339:339) (406:406:406))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (662:662:662))
        (PORT datab (369:369:369) (438:438:438))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (366:366:366) (424:424:424))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (730:730:730))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (463:463:463) (534:534:534))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (540:540:540) (599:599:599))
        (PORT sload (1055:1055:1055) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (724:724:724))
        (PORT datab (377:377:377) (446:446:446))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (359:359:359) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (400:400:400))
        (PORT datab (247:247:247) (293:293:293))
        (PORT datac (320:320:320) (374:374:374))
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT ena (639:639:639) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1102:1102:1102))
        (PORT datab (479:479:479) (556:556:556))
        (PORT datac (492:492:492) (594:594:594))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (885:885:885))
        (PORT datab (528:528:528) (633:633:633))
        (PORT datac (613:613:613) (719:719:719))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (516:516:516))
        (PORT datac (528:528:528) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (319:319:319) (359:359:359))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (607:607:607))
        (PORT datab (624:624:624) (733:733:733))
        (PORT datad (639:639:639) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (851:851:851))
        (PORT datac (639:639:639) (752:752:752))
        (PORT datad (613:613:613) (716:716:716))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (400:400:400))
        (PORT datab (221:221:221) (278:278:278))
        (PORT datac (215:215:215) (275:275:275))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (601:601:601) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (149:149:149))
        (PORT datac (362:362:362) (436:436:436))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (191:191:191) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (295:295:295))
        (PORT datab (212:212:212) (274:274:274))
        (PORT datac (202:202:202) (258:258:258))
        (PORT datad (199:199:199) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (367:367:367) (447:447:447))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (776:776:776) (907:907:907))
        (PORT datac (761:761:761) (879:879:879))
        (PORT datad (188:188:188) (231:231:231))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (593:593:593))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (441:441:441))
        (PORT datab (783:783:783) (918:918:918))
        (PORT datac (408:408:408) (506:506:506))
        (PORT datad (333:333:333) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (874:874:874) (1030:1030:1030))
        (PORT datad (836:836:836) (944:944:944))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1059:1059:1059) (1175:1175:1175))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (PORT sload (1052:1052:1052) (1215:1215:1215))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (823:823:823) (952:952:952))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1953:1953:1953))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (8398:8398:8398) (7451:7451:7451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2489:2489:2489))
        (PORT d[1] (4083:4083:4083) (4697:4697:4697))
        (PORT d[2] (3517:3517:3517) (4021:4021:4021))
        (PORT d[3] (3821:3821:3821) (4410:4410:4410))
        (PORT d[4] (4173:4173:4173) (4748:4748:4748))
        (PORT d[5] (3045:3045:3045) (3498:3498:3498))
        (PORT d[6] (4116:4116:4116) (4710:4710:4710))
        (PORT d[7] (2695:2695:2695) (3120:3120:3120))
        (PORT d[8] (2819:2819:2819) (3272:3272:3272))
        (PORT d[9] (3733:3733:3733) (4236:4236:4236))
        (PORT d[10] (3856:3856:3856) (4416:4416:4416))
        (PORT d[11] (1890:1890:1890) (2194:2194:2194))
        (PORT d[12] (2693:2693:2693) (3129:3129:3129))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (8395:8395:8395) (7450:7450:7450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4402:4402:4402))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (8395:8395:8395) (7450:7450:7450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3923:3923:3923))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT ena (8398:8398:8398) (7451:7451:7451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (8398:8398:8398) (7451:7451:7451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2179:2179:2179))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (1921:1921:1921) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (2163:2163:2163))
        (PORT d[1] (3606:3606:3606) (4124:4124:4124))
        (PORT d[2] (1966:1966:1966) (2223:2223:2223))
        (PORT d[3] (2092:2092:2092) (2358:2358:2358))
        (PORT d[4] (2043:2043:2043) (2333:2333:2333))
        (PORT d[5] (3031:3031:3031) (3515:3515:3515))
        (PORT d[6] (4191:4191:4191) (4789:4789:4789))
        (PORT d[7] (2111:2111:2111) (2486:2486:2486))
        (PORT d[8] (2488:2488:2488) (2866:2866:2866))
        (PORT d[9] (2814:2814:2814) (3200:3200:3200))
        (PORT d[10] (3377:3377:3377) (3873:3873:3873))
        (PORT d[11] (2040:2040:2040) (2326:2326:2326))
        (PORT d[12] (2787:2787:2787) (3216:3216:3216))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (1918:1918:1918) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2058:2058:2058))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (1918:1918:1918) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2484:2484:2484))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (1921:1921:1921) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (1921:1921:1921) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (2275:2275:2275))
        (PORT datab (1656:1656:1656) (1871:1871:1871))
        (PORT datad (838:838:838) (948:948:948))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1887:1887:1887))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (8502:8502:8502) (7550:7550:7550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (3086:3086:3086))
        (PORT d[1] (3681:3681:3681) (4233:4233:4233))
        (PORT d[2] (2759:2759:2759) (3147:3147:3147))
        (PORT d[3] (3089:3089:3089) (3564:3564:3564))
        (PORT d[4] (3209:3209:3209) (3663:3663:3663))
        (PORT d[5] (2518:2518:2518) (2882:2882:2882))
        (PORT d[6] (3172:3172:3172) (3601:3601:3601))
        (PORT d[7] (2000:2000:2000) (2322:2322:2322))
        (PORT d[8] (2132:2132:2132) (2485:2485:2485))
        (PORT d[9] (2794:2794:2794) (3176:3176:3176))
        (PORT d[10] (2980:2980:2980) (3410:3410:3410))
        (PORT d[11] (2641:2641:2641) (3068:3068:3068))
        (PORT d[12] (2293:2293:2293) (2645:2645:2645))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8499:8499:8499) (7549:7549:7549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2546:2546:2546))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8499:8499:8499) (7549:7549:7549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (3255:3255:3255))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (8502:8502:8502) (7550:7550:7550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (8502:8502:8502) (7550:7550:7550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1512:1512:1512))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT ena (7475:7475:7475) (6648:6648:6648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2682:2682:2682))
        (PORT d[1] (3625:3625:3625) (4132:4132:4132))
        (PORT d[2] (3371:3371:3371) (3858:3858:3858))
        (PORT d[3] (4001:4001:4001) (4613:4613:4613))
        (PORT d[4] (3644:3644:3644) (4161:4161:4161))
        (PORT d[5] (2511:2511:2511) (2882:2882:2882))
        (PORT d[6] (3698:3698:3698) (4216:4216:4216))
        (PORT d[7] (2869:2869:2869) (3301:3301:3301))
        (PORT d[8] (2995:2995:2995) (3486:3486:3486))
        (PORT d[9] (3357:3357:3357) (3832:3832:3832))
        (PORT d[10] (3332:3332:3332) (3825:3825:3825))
        (PORT d[11] (1649:1649:1649) (1913:1913:1913))
        (PORT d[12] (2141:2141:2141) (2488:2488:2488))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT ena (7472:7472:7472) (6647:6647:6647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2280:2280:2280))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT ena (7472:7472:7472) (6647:6647:6647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3511:3511:3511))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT ena (7475:7475:7475) (6648:6648:6648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (PORT d[0] (7475:7475:7475) (6648:6648:6648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (2283:2283:2283))
        (PORT datab (1665:1665:1665) (1916:1916:1916))
        (PORT datac (1219:1219:1219) (1388:1388:1388))
        (PORT datad (1028:1028:1028) (1140:1140:1140))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1664:1664:1664) (1915:1915:1915))
        (PORT datac (2057:2057:2057) (2389:2389:2389))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (2173:2173:2173))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (1463:1463:1463) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2346:2346:2346))
        (PORT d[1] (3442:3442:3442) (3943:3943:3943))
        (PORT d[2] (2090:2090:2090) (2372:2372:2372))
        (PORT d[3] (1979:1979:1979) (2232:2232:2232))
        (PORT d[4] (3382:3382:3382) (3914:3914:3914))
        (PORT d[5] (3021:3021:3021) (3503:3503:3503))
        (PORT d[6] (4014:4014:4014) (4589:4589:4589))
        (PORT d[7] (2079:2079:2079) (2447:2447:2447))
        (PORT d[8] (2335:2335:2335) (2696:2696:2696))
        (PORT d[9] (2628:2628:2628) (2981:2981:2981))
        (PORT d[10] (2963:2963:2963) (3386:3386:3386))
        (PORT d[11] (3415:3415:3415) (3994:3994:3994))
        (PORT d[12] (2651:2651:2651) (3068:3068:3068))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1460:1460:1460) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2241:2241:2241))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT ena (1460:1460:1460) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2698:2698:2698))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT ena (1463:1463:1463) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1463:1463:1463) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1985:1985:1985))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2518:2518:2518) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (3171:3171:3171))
        (PORT d[1] (2699:2699:2699) (3090:3090:3090))
        (PORT d[2] (2393:2393:2393) (2714:2714:2714))
        (PORT d[3] (2643:2643:2643) (3055:3055:3055))
        (PORT d[4] (2681:2681:2681) (3070:3070:3070))
        (PORT d[5] (2605:2605:2605) (3025:3025:3025))
        (PORT d[6] (2647:2647:2647) (3001:3001:3001))
        (PORT d[7] (2240:2240:2240) (2606:2606:2606))
        (PORT d[8] (1957:1957:1957) (2294:2294:2294))
        (PORT d[9] (2974:2974:2974) (3368:3368:3368))
        (PORT d[10] (2425:2425:2425) (2749:2749:2749))
        (PORT d[11] (2716:2716:2716) (3181:3181:3181))
        (PORT d[12] (2096:2096:2096) (2414:2414:2414))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (2515:2515:2515) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2748:2748:2748))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT ena (2515:2515:2515) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2717:2717:2717))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT ena (2518:2518:2518) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT d[0] (2518:2518:2518) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1959:1959:1959))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (4342:4342:4342) (3884:3884:3884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3191:3191:3191))
        (PORT d[1] (2667:2667:2667) (3036:3036:3036))
        (PORT d[2] (2601:2601:2601) (2958:2958:2958))
        (PORT d[3] (2255:2255:2255) (2608:2608:2608))
        (PORT d[4] (2955:2955:2955) (3381:3381:3381))
        (PORT d[5] (2806:2806:2806) (3245:3245:3245))
        (PORT d[6] (2794:2794:2794) (3165:3165:3165))
        (PORT d[7] (2599:2599:2599) (3018:3018:3018))
        (PORT d[8] (1946:1946:1946) (2274:2274:2274))
        (PORT d[9] (2453:2453:2453) (2796:2796:2796))
        (PORT d[10] (2403:2403:2403) (2722:2722:2722))
        (PORT d[11] (1781:1781:1781) (2063:2063:2063))
        (PORT d[12] (2268:2268:2268) (2616:2616:2616))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (4339:4339:4339) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2592:2592:2592))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT ena (4339:4339:4339) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2950:2950:2950))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (4342:4342:4342) (3884:3884:3884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT d[0] (4342:4342:4342) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (960:960:960))
        (PORT datab (1660:1660:1660) (1911:1911:1911))
        (PORT datac (504:504:504) (569:569:569))
        (PORT datad (1919:1919:1919) (2242:2242:2242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1914:1914:1914))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (8517:8517:8517) (7562:7562:7562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3063:3063:3063))
        (PORT d[1] (3662:3662:3662) (4206:4206:4206))
        (PORT d[2] (2770:2770:2770) (3160:3160:3160))
        (PORT d[3] (3112:3112:3112) (3601:3601:3601))
        (PORT d[4] (3063:3063:3063) (3497:3497:3497))
        (PORT d[5] (2367:2367:2367) (2716:2716:2716))
        (PORT d[6] (3149:3149:3149) (3567:3567:3567))
        (PORT d[7] (1992:1992:1992) (2313:2313:2313))
        (PORT d[8] (2314:2314:2314) (2698:2698:2698))
        (PORT d[9] (2781:2781:2781) (3157:3157:3157))
        (PORT d[10] (3212:3212:3212) (3671:3671:3671))
        (PORT d[11] (2622:2622:2622) (3042:3042:3042))
        (PORT d[12] (2299:2299:2299) (2657:2657:2657))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (8514:8514:8514) (7561:7561:7561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2000:2000:2000))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT ena (8514:8514:8514) (7561:7561:7561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (3256:3256:3256))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT ena (8517:8517:8517) (7562:7562:7562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (8517:8517:8517) (7562:7562:7562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (2273:2273:2273))
        (PORT datab (896:896:896) (1022:1022:1022))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1166:1166:1166) (1328:1328:1328))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1964:1964:1964))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (8814:8814:8814) (7817:7817:7817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2915:2915:2915))
        (PORT d[1] (4222:4222:4222) (4855:4855:4855))
        (PORT d[2] (3176:3176:3176) (3634:3634:3634))
        (PORT d[3] (3457:3457:3457) (3995:3995:3995))
        (PORT d[4] (3974:3974:3974) (4521:4521:4521))
        (PORT d[5] (2703:2703:2703) (3114:3114:3114))
        (PORT d[6] (3930:3930:3930) (4491:4491:4491))
        (PORT d[7] (2232:2232:2232) (2594:2594:2594))
        (PORT d[8] (2472:2472:2472) (2880:2880:2880))
        (PORT d[9] (3537:3537:3537) (4001:4001:4001))
        (PORT d[10] (3500:3500:3500) (4010:4010:4010))
        (PORT d[11] (2660:2660:2660) (3083:3083:3083))
        (PORT d[12] (2496:2496:2496) (2896:2896:2896))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (8811:8811:8811) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2269:2269:2269))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (8811:8811:8811) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3735:3735:3735))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (8814:8814:8814) (7817:7817:7817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (8814:8814:8814) (7817:7817:7817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2374:2374:2374))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (1728:1728:1728) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1950:1950:1950))
        (PORT d[1] (3779:3779:3779) (4320:4320:4320))
        (PORT d[2] (2276:2276:2276) (2582:2582:2582))
        (PORT d[3] (1923:1923:1923) (2168:2168:2168))
        (PORT d[4] (1846:1846:1846) (2108:2108:2108))
        (PORT d[5] (3398:3398:3398) (3940:3940:3940))
        (PORT d[6] (3612:3612:3612) (4131:4131:4131))
        (PORT d[7] (2304:2304:2304) (2708:2708:2708))
        (PORT d[8] (2197:2197:2197) (2538:2538:2538))
        (PORT d[9] (2999:2999:2999) (3407:3407:3407))
        (PORT d[10] (2793:2793:2793) (3194:3194:3194))
        (PORT d[11] (2378:2378:2378) (2707:2707:2707))
        (PORT d[12] (2958:2958:2958) (3409:3409:3409))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1725:1725:1725) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4591:4591:4591))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (1725:1725:1725) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3574:3574:3574))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (1728:1728:1728) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (1728:1728:1728) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1993:1993:1993))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (1326:1326:1326) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2383:2383:2383))
        (PORT d[1] (3436:3436:3436) (3933:3933:3933))
        (PORT d[2] (2115:2115:2115) (2395:2395:2395))
        (PORT d[3] (2118:2118:2118) (2388:2388:2388))
        (PORT d[4] (3393:3393:3393) (3929:3929:3929))
        (PORT d[5] (3006:3006:3006) (3485:3485:3485))
        (PORT d[6] (4020:4020:4020) (4600:4600:4600))
        (PORT d[7] (1925:1925:1925) (2274:2274:2274))
        (PORT d[8] (2321:2321:2321) (2676:2676:2676))
        (PORT d[9] (2640:2640:2640) (3000:3000:3000))
        (PORT d[10] (3186:3186:3186) (3648:3648:3648))
        (PORT d[11] (3235:3235:3235) (3788:3788:3788))
        (PORT d[12] (2620:2620:2620) (3026:3026:3026))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (1323:1323:1323) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1733:1733:1733))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (1323:1323:1323) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2726:2726:2726))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT ena (1326:1326:1326) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1326:1326:1326) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2559:2559:2559))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (1864:1864:1864) (1734:1734:1734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1960:1960:1960))
        (PORT d[1] (3780:3780:3780) (4321:4321:4321))
        (PORT d[2] (2423:2423:2423) (2749:2749:2749))
        (PORT d[3] (1949:1949:1949) (2192:2192:2192))
        (PORT d[4] (2389:2389:2389) (2743:2743:2743))
        (PORT d[5] (3392:3392:3392) (3928:3928:3928))
        (PORT d[6] (3623:3623:3623) (4143:4143:4143))
        (PORT d[7] (2464:2464:2464) (2890:2890:2890))
        (PORT d[8] (2218:2218:2218) (2566:2566:2566))
        (PORT d[9] (2111:2111:2111) (2404:2404:2404))
        (PORT d[10] (2816:2816:2816) (3223:3223:3223))
        (PORT d[11] (2385:2385:2385) (2714:2714:2714))
        (PORT d[12] (1912:1912:1912) (2219:2219:2219))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (1861:1861:1861) (1733:1733:1733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1799:1799:1799))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (1861:1861:1861) (1733:1733:1733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3553:3553:3553))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT ena (1864:1864:1864) (1734:1734:1734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1864:1864:1864) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (2286:2286:2286))
        (PORT datab (842:842:842) (968:968:968))
        (PORT datac (1650:1650:1650) (1897:1897:1897))
        (PORT datad (679:679:679) (765:765:765))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (2284:2284:2284))
        (PORT datab (1153:1153:1153) (1315:1315:1315))
        (PORT datac (525:525:525) (595:595:595))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2412:2412:2412))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (1962:1962:1962) (2283:2283:2283))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (2282:2282:2282))
        (PORT datab (1664:1664:1664) (1916:1916:1916))
        (PORT datac (2057:2057:2057) (2389:2389:2389))
        (PORT datad (828:828:828) (937:937:937))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (159:159:159) (192:192:192))
        (PORT datad (1963:1963:1963) (2284:2284:2284))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (698:698:698))
        (PORT datab (378:378:378) (441:441:441))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (1555:1555:1555) (1748:1748:1748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (PORT ena (796:796:796) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (183:183:183))
        (PORT datab (899:899:899) (1018:1018:1018))
        (PORT datac (610:610:610) (717:717:717))
        (PORT datad (243:243:243) (307:307:307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1051:1051:1051))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (876:876:876) (973:973:973))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (581:581:581))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (612:612:612) (678:678:678))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (953:953:953))
        (PORT datab (412:412:412) (500:500:500))
        (PORT datac (640:640:640) (739:739:739))
        (PORT datad (575:575:575) (696:696:696))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (773:773:773))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (742:742:742))
        (PORT datab (797:797:797) (912:912:912))
        (PORT datac (452:452:452) (563:563:563))
        (PORT datad (310:310:310) (354:354:354))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (789:789:789) (896:896:896))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (586:586:586))
        (PORT datac (643:643:643) (756:756:756))
        (PORT datad (647:647:647) (770:770:770))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (590:590:590))
        (PORT datab (135:135:135) (171:171:171))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (265:265:265) (299:299:299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (805:805:805) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (377:377:377))
        (PORT datab (688:688:688) (812:812:812))
        (PORT datad (708:708:708) (794:794:794))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (738:738:738) (816:816:816))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (378:378:378))
        (PORT datac (754:754:754) (876:876:876))
        (PORT datad (276:276:276) (315:315:315))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (434:434:434) (501:501:501))
        (PORT datac (190:190:190) (218:218:218))
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (725:725:725))
        (PORT datab (412:412:412) (500:500:500))
        (PORT datac (680:680:680) (804:804:804))
        (PORT datad (769:769:769) (882:882:882))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (445:445:445))
        (PORT datac (596:596:596) (702:702:702))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (559:559:559))
        (PORT datab (502:502:502) (594:594:594))
        (PORT datac (438:438:438) (496:496:496))
        (PORT datad (518:518:518) (611:611:611))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (666:666:666) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (574:574:574))
        (PORT datab (375:375:375) (449:449:449))
        (PORT datac (608:608:608) (712:712:712))
        (PORT datad (647:647:647) (754:754:754))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (453:453:453))
        (PORT datab (414:414:414) (510:510:510))
        (PORT datac (344:344:344) (412:412:412))
        (PORT datad (392:392:392) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (445:445:445))
        (PORT datab (411:411:411) (505:505:505))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (561:561:561) (641:641:641))
        (PORT sload (1130:1130:1130) (1262:1262:1262))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (899:899:899))
        (PORT datab (376:376:376) (442:442:442))
        (PORT datac (391:391:391) (477:477:477))
        (PORT datad (500:500:500) (584:584:584))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (521:521:521))
        (PORT datac (533:533:533) (633:633:633))
        (PORT datad (493:493:493) (578:578:578))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (599:599:599))
        (PORT datab (221:221:221) (281:281:281))
        (PORT datac (852:852:852) (982:982:982))
        (PORT datad (165:165:165) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (874:874:874))
        (PORT datab (614:614:614) (716:716:716))
        (PORT datac (377:377:377) (454:454:454))
        (PORT datad (660:660:660) (778:778:778))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (756:756:756) (889:889:889))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (PORT datab (868:868:868) (1003:1003:1003))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (438:438:438) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (778:778:778))
        (PORT datab (373:373:373) (458:458:458))
        (PORT datac (610:610:610) (714:714:714))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datac (560:560:560) (676:676:676))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (600:600:600))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (852:852:852) (982:982:982))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (376:376:376))
        (PORT datab (747:747:747) (862:862:862))
        (PORT datad (513:513:513) (601:601:601))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (813:813:813) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (770:770:770))
        (PORT datac (498:498:498) (582:582:582))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (165:165:165))
        (PORT datab (621:621:621) (756:756:756))
        (PORT datac (506:506:506) (614:614:614))
        (PORT datad (580:580:580) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1128:1128:1128) (1134:1134:1134))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (778:778:778))
        (PORT datac (827:827:827) (970:970:970))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (417:417:417))
        (PORT datab (2090:2090:2090) (2344:2344:2344))
        (PORT datac (599:599:599) (691:691:691))
        (PORT datad (494:494:494) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (666:666:666) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (742:742:742))
        (PORT datac (496:496:496) (622:622:622))
        (PORT datad (622:622:622) (704:704:704))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (463:463:463))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1468:1468:1468))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5436:5436:5436) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2833:2833:2833))
        (PORT d[1] (3183:3183:3183) (3652:3652:3652))
        (PORT d[2] (3891:3891:3891) (4458:4458:4458))
        (PORT d[3] (2801:2801:2801) (3158:3158:3158))
        (PORT d[4] (3534:3534:3534) (4079:4079:4079))
        (PORT d[5] (2954:2954:2954) (3316:3316:3316))
        (PORT d[6] (3385:3385:3385) (3891:3891:3891))
        (PORT d[7] (2109:2109:2109) (2481:2481:2481))
        (PORT d[8] (2747:2747:2747) (3178:3178:3178))
        (PORT d[9] (2373:2373:2373) (2766:2766:2766))
        (PORT d[10] (3213:3213:3213) (3718:3718:3718))
        (PORT d[11] (3426:3426:3426) (3954:3954:3954))
        (PORT d[12] (4016:4016:4016) (4513:4513:4513))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5433:5433:5433) (4847:4847:4847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2357:2357:2357))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5433:5433:5433) (4847:4847:4847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3350:3350:3350))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5436:5436:5436) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (5436:5436:5436) (4848:4848:4848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2019:2019:2019))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (5181:5181:5181) (4630:4630:4630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2652:2652:2652))
        (PORT d[1] (2967:2967:2967) (3402:3402:3402))
        (PORT d[2] (3806:3806:3806) (4338:4338:4338))
        (PORT d[3] (2363:2363:2363) (2670:2670:2670))
        (PORT d[4] (4323:4323:4323) (4992:4992:4992))
        (PORT d[5] (2099:2099:2099) (2381:2381:2381))
        (PORT d[6] (3025:3025:3025) (3477:3477:3477))
        (PORT d[7] (2086:2086:2086) (2441:2441:2441))
        (PORT d[8] (2616:2616:2616) (3020:3020:3020))
        (PORT d[9] (2360:2360:2360) (2737:2737:2737))
        (PORT d[10] (2788:2788:2788) (3232:3232:3232))
        (PORT d[11] (3730:3730:3730) (4289:4289:4289))
        (PORT d[12] (3215:3215:3215) (3647:3647:3647))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (5178:5178:5178) (4629:4629:4629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3439:3439:3439))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (PORT ena (5178:5178:5178) (4629:4629:4629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2892:2892:2892))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT ena (5181:5181:5181) (4630:4630:4630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (5181:5181:5181) (4630:4630:4630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2482:2482:2482))
        (PORT datac (1193:1193:1193) (1369:1369:1369))
        (PORT datad (615:615:615) (699:699:699))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1802:1802:1802))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (4968:4968:4968) (4445:4445:4445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2437:2437:2437))
        (PORT d[1] (3182:3182:3182) (3649:3649:3649))
        (PORT d[2] (3810:3810:3810) (4344:4344:4344))
        (PORT d[3] (2200:2200:2200) (2479:2479:2479))
        (PORT d[4] (4138:4138:4138) (4776:4776:4776))
        (PORT d[5] (1938:1938:1938) (2196:2196:2196))
        (PORT d[6] (2845:2845:2845) (3272:3272:3272))
        (PORT d[7] (2066:2066:2066) (2423:2423:2423))
        (PORT d[8] (2596:2596:2596) (3001:3001:3001))
        (PORT d[9] (2367:2367:2367) (2746:2746:2746))
        (PORT d[10] (2780:2780:2780) (3227:3227:3227))
        (PORT d[11] (3442:3442:3442) (3965:3965:3965))
        (PORT d[12] (3038:3038:3038) (3445:3445:3445))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (4965:4965:4965) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2872:2872:2872))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (4965:4965:4965) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2691:2691:2691))
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT ena (4968:4968:4968) (4445:4445:4445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (PORT d[0] (4968:4968:4968) (4445:4445:4445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1584:1584:1584))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5571:5571:5571) (4978:4978:4978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (3075:3075:3075))
        (PORT d[1] (3189:3189:3189) (3659:3659:3659))
        (PORT d[2] (4342:4342:4342) (4951:4951:4951))
        (PORT d[3] (2732:2732:2732) (3094:3094:3094))
        (PORT d[4] (2987:2987:2987) (3444:3444:3444))
        (PORT d[5] (2478:2478:2478) (2816:2816:2816))
        (PORT d[6] (3416:3416:3416) (3932:3932:3932))
        (PORT d[7] (1532:1532:1532) (1807:1807:1807))
        (PORT d[8] (2989:2989:2989) (3448:3448:3448))
        (PORT d[9] (1757:1757:1757) (2045:2045:2045))
        (PORT d[10] (3332:3332:3332) (3860:3860:3860))
        (PORT d[11] (3037:3037:3037) (3501:3501:3501))
        (PORT d[12] (3559:3559:3559) (4027:4027:4027))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5568:5568:5568) (4977:4977:4977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1995:1995:1995))
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (PORT ena (5568:5568:5568) (4977:4977:4977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1528:1528:1528))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5571:5571:5571) (4978:4978:4978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (5571:5571:5571) (4978:4978:4978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1335:1335:1335))
        (PORT datab (895:895:895) (1022:1022:1022))
        (PORT datac (2073:2073:2073) (2462:2462:2462))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (2184:2184:2184) (2554:2554:2554))
        (PORT datac (1147:1147:1147) (1310:1310:1310))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1334:1334:1334))
        (PORT datab (2184:2184:2184) (2554:2554:2554))
        (PORT datac (2061:2061:2061) (2446:2446:2446))
        (PORT datad (835:835:835) (964:964:964))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1760:1760:1760))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (4967:4967:4967) (4442:4442:4442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2424:2424:2424))
        (PORT d[1] (3165:3165:3165) (3632:3632:3632))
        (PORT d[2] (3631:3631:3631) (4143:4143:4143))
        (PORT d[3] (2181:2181:2181) (2464:2464:2464))
        (PORT d[4] (4140:4140:4140) (4781:4781:4781))
        (PORT d[5] (1937:1937:1937) (2199:2199:2199))
        (PORT d[6] (2995:2995:2995) (3434:3434:3434))
        (PORT d[7] (1922:1922:1922) (2259:2259:2259))
        (PORT d[8] (2425:2425:2425) (2804:2804:2804))
        (PORT d[9] (2193:2193:2193) (2545:2545:2545))
        (PORT d[10] (2626:2626:2626) (3048:3048:3048))
        (PORT d[11] (3568:3568:3568) (4114:4114:4114))
        (PORT d[12] (3011:3011:3011) (3408:3408:3408))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (4964:4964:4964) (4441:4441:4441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1823:1823:1823))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT ena (4964:4964:4964) (4441:4441:4441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2699:2699:2699))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT ena (4967:4967:4967) (4442:4442:4442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (4967:4967:4967) (4442:4442:4442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (2003:2003:2003))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5187:5187:5187) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2652:2652:2652))
        (PORT d[1] (2976:2976:2976) (3416:3416:3416))
        (PORT d[2] (3983:3983:3983) (4542:4542:4542))
        (PORT d[3] (2381:2381:2381) (2693:2693:2693))
        (PORT d[4] (4324:4324:4324) (4993:4993:4993))
        (PORT d[5] (2114:2114:2114) (2399:2399:2399))
        (PORT d[6] (3033:3033:3033) (3485:3485:3485))
        (PORT d[7] (2231:2231:2231) (2605:2605:2605))
        (PORT d[8] (2787:2787:2787) (3219:3219:3219))
        (PORT d[9] (2536:2536:2536) (2938:2938:2938))
        (PORT d[10] (2972:2972:2972) (3447:3447:3447))
        (PORT d[11] (3615:3615:3615) (4157:4157:4157))
        (PORT d[12] (3216:3216:3216) (3648:3648:3648))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5184:5184:5184) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3250:3250:3250))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (5184:5184:5184) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2881:2881:2881))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (5187:5187:5187) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (5187:5187:5187) (4636:4636:4636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1448:1448:1448))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (4968:4968:4968) (4447:4447:4447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2236:2236:2236))
        (PORT d[1] (3146:3146:3146) (3597:3597:3597))
        (PORT d[2] (3132:3132:3132) (3576:3576:3576))
        (PORT d[3] (2174:2174:2174) (2450:2450:2450))
        (PORT d[4] (3921:3921:3921) (4518:4518:4518))
        (PORT d[5] (1941:1941:1941) (2196:2196:2196))
        (PORT d[6] (2977:2977:2977) (3415:3415:3415))
        (PORT d[7] (2059:2059:2059) (2408:2408:2408))
        (PORT d[8] (2412:2412:2412) (2792:2792:2792))
        (PORT d[9] (2321:2321:2321) (2688:2688:2688))
        (PORT d[10] (2783:2783:2783) (3225:3225:3225))
        (PORT d[11] (3267:3267:3267) (3765:3765:3765))
        (PORT d[12] (3026:3026:3026) (3425:3425:3425))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (4965:4965:4965) (4446:4446:4446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3686:3686:3686))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (PORT ena (4965:4965:4965) (4446:4446:4446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2485:2485:2485))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT ena (4968:4968:4968) (4447:4447:4447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (4968:4968:4968) (4447:4447:4447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1334:1334:1334))
        (PORT datab (793:793:793) (905:905:905))
        (PORT datac (2062:2062:2062) (2447:2447:2447))
        (PORT datad (1056:1056:1056) (1181:1181:1181))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1635:1635:1635))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4894:4894:4894) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1873:1873:1873))
        (PORT d[1] (3175:3175:3175) (3640:3640:3640))
        (PORT d[2] (3634:3634:3634) (4144:4144:4144))
        (PORT d[3] (2026:2026:2026) (2280:2280:2280))
        (PORT d[4] (3940:3940:3940) (4542:4542:4542))
        (PORT d[5] (1671:1671:1671) (1896:1896:1896))
        (PORT d[6] (2994:2994:2994) (3433:3433:3433))
        (PORT d[7] (1934:1934:1934) (2278:2278:2278))
        (PORT d[8] (2430:2430:2430) (2812:2812:2812))
        (PORT d[9] (2192:2192:2192) (2544:2544:2544))
        (PORT d[10] (2907:2907:2907) (3370:3370:3370))
        (PORT d[11] (3555:3555:3555) (4094:4094:4094))
        (PORT d[12] (2851:2851:2851) (3231:3231:3231))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (4891:4891:4891) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2042:2042:2042))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (4891:4891:4891) (4383:4383:4383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2698:2698:2698))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (4894:4894:4894) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (4894:4894:4894) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1108:1108:1108))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2066:2066:2066) (2453:2453:2453))
        (PORT datad (853:853:853) (963:963:963))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1635:1635:1635))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5442:5442:5442) (4851:4851:4851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2825:2825:2825))
        (PORT d[1] (3205:3205:3205) (3683:3683:3683))
        (PORT d[2] (3882:3882:3882) (4446:4446:4446))
        (PORT d[3] (2811:2811:2811) (3173:3173:3173))
        (PORT d[4] (3399:3399:3399) (3924:3924:3924))
        (PORT d[5] (2961:2961:2961) (3328:3328:3328))
        (PORT d[6] (3225:3225:3225) (3707:3707:3707))
        (PORT d[7] (1937:1937:1937) (2282:2282:2282))
        (PORT d[8] (2603:2603:2603) (3015:3015:3015))
        (PORT d[9] (2361:2361:2361) (2751:2751:2751))
        (PORT d[10] (3011:3011:3011) (3479:3479:3479))
        (PORT d[11] (3421:3421:3421) (3949:3949:3949))
        (PORT d[12] (4027:4027:4027) (4531:4531:4531))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5439:5439:5439) (4850:4850:4850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2850:2850:2850))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5439:5439:5439) (4850:4850:4850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3355:3355:3355))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5442:5442:5442) (4851:4851:4851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (5442:5442:5442) (4851:4851:4851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1847:1847:1847))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (5201:5201:5201) (4645:4645:4645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2598:2598:2598))
        (PORT d[1] (3645:3645:3645) (4171:4171:4171))
        (PORT d[2] (3671:3671:3671) (4201:4201:4201))
        (PORT d[3] (2647:2647:2647) (2988:2988:2988))
        (PORT d[4] (3547:3547:3547) (4089:4089:4089))
        (PORT d[5] (2751:2751:2751) (3082:3082:3082))
        (PORT d[6] (3038:3038:3038) (3495:3495:3495))
        (PORT d[7] (2120:2120:2120) (2491:2491:2491))
        (PORT d[8] (2398:2398:2398) (2778:2778:2778))
        (PORT d[9] (2539:2539:2539) (2945:2945:2945))
        (PORT d[10] (2828:2828:2828) (3272:3272:3272))
        (PORT d[11] (3442:3442:3442) (3973:3973:3973))
        (PORT d[12] (3841:3841:3841) (4320:4320:4320))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (5198:5198:5198) (4644:4644:4644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3322:3322:3322))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (5198:5198:5198) (4644:4644:4644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3103:3103:3103))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (5201:5201:5201) (4645:4645:4645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (5201:5201:5201) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1653:1653:1653))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (4952:4952:4952) (4433:4433:4433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2233:2233:2233))
        (PORT d[1] (3192:3192:3192) (3661:3661:3661))
        (PORT d[2] (3633:3633:3633) (4144:4144:4144))
        (PORT d[3] (2331:2331:2331) (2621:2621:2621))
        (PORT d[4] (3939:3939:3939) (4541:4541:4541))
        (PORT d[5] (1927:1927:1927) (2182:2182:2182))
        (PORT d[6] (2671:2671:2671) (3078:3078:3078))
        (PORT d[7] (1924:1924:1924) (2262:2262:2262))
        (PORT d[8] (2419:2419:2419) (2798:2798:2798))
        (PORT d[9] (2183:2183:2183) (2534:2534:2534))
        (PORT d[10] (2790:2790:2790) (3237:3237:3237))
        (PORT d[11] (3547:3547:3547) (4085:4085:4085))
        (PORT d[12] (2993:2993:2993) (3381:3381:3381))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (4949:4949:4949) (4432:4432:4432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2216:2216:2216))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (4949:4949:4949) (4432:4432:4432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2724:2724:2724))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (4952:4952:4952) (4433:4433:4433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (4952:4952:4952) (4433:4433:4433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1847:1847:1847))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5833:5833:5833) (5197:5197:5197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3241:3241:3241))
        (PORT d[1] (3399:3399:3399) (3908:3908:3908))
        (PORT d[2] (4253:4253:4253) (4869:4869:4869))
        (PORT d[3] (3182:3182:3182) (3599:3599:3599))
        (PORT d[4] (3906:3906:3906) (4501:4501:4501))
        (PORT d[5] (3318:3318:3318) (3736:3736:3736))
        (PORT d[6] (3797:3797:3797) (4369:4369:4369))
        (PORT d[7] (1917:1917:1917) (2254:2254:2254))
        (PORT d[8] (2246:2246:2246) (2604:2604:2604))
        (PORT d[9] (2015:2015:2015) (2348:2348:2348))
        (PORT d[10] (3566:3566:3566) (4118:4118:4118))
        (PORT d[11] (3251:3251:3251) (3751:3751:3751))
        (PORT d[12] (4552:4552:4552) (5121:5121:5121))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5830:5830:5830) (5196:5196:5196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3552:3552:3552))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT ena (5830:5830:5830) (5196:5196:5196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3764:3764:3764))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT ena (5833:5833:5833) (5197:5197:5197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (5833:5833:5833) (5197:5197:5197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2476:2476:2476))
        (PORT datab (950:950:950) (1075:1075:1075))
        (PORT datac (1148:1148:1148) (1311:1311:1311))
        (PORT datad (1184:1184:1184) (1325:1325:1325))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2475:2475:2475))
        (PORT datab (1268:1268:1268) (1469:1469:1469))
        (PORT datac (1221:1221:1221) (1404:1404:1404))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (2081:2081:2081))
        (PORT datab (2183:2183:2183) (2553:2553:2553))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (2086:2086:2086))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (974:974:974) (1126:1126:1126))
        (PORT datac (368:368:368) (449:449:449))
        (PORT datad (307:307:307) (361:361:361))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (284:284:284))
        (PORT datab (1220:1220:1220) (1382:1382:1382))
        (PORT datac (310:310:310) (363:363:363))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (PORT ena (672:672:672) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1042:1042:1042))
        (PORT datac (342:342:342) (401:401:401))
        (PORT datad (966:966:966) (1098:1098:1098))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (557:557:557))
        (PORT datad (810:810:810) (952:952:952))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~195\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1740:1740:1740))
        (PORT datab (2179:2179:2179) (2530:2530:2530))
        (PORT datac (2099:2099:2099) (2443:2443:2443))
        (PORT datad (701:701:701) (798:798:798))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2515:2515:2515))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT ena (1299:1299:1299) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2749:2749:2749))
        (PORT d[1] (3310:3310:3310) (3797:3797:3797))
        (PORT d[2] (2281:2281:2281) (2594:2594:2594))
        (PORT d[3] (2122:2122:2122) (2386:2386:2386))
        (PORT d[4] (3362:3362:3362) (3892:3892:3892))
        (PORT d[5] (2850:2850:2850) (3309:3309:3309))
        (PORT d[6] (3837:3837:3837) (4386:4386:4386))
        (PORT d[7] (1978:1978:1978) (2332:2332:2332))
        (PORT d[8] (2153:2153:2153) (2486:2486:2486))
        (PORT d[9] (2616:2616:2616) (2972:2972:2972))
        (PORT d[10] (3190:3190:3190) (3658:3658:3658))
        (PORT d[11] (3240:3240:3240) (3798:3798:3798))
        (PORT d[12] (2459:2459:2459) (2842:2842:2842))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
        (PORT ena (1296:1296:1296) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4613:4613:4613))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
        (PORT ena (1296:1296:1296) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2813:2813:2813))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT ena (1299:1299:1299) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT d[0] (1299:1299:1299) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2714:2714:2714))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1304:1304:1304) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2559:2559:2559))
        (PORT d[1] (3114:3114:3114) (3573:3573:3573))
        (PORT d[2] (2110:2110:2110) (2396:2396:2396))
        (PORT d[3] (2135:2135:2135) (2410:2410:2410))
        (PORT d[4] (3385:3385:3385) (3921:3921:3921))
        (PORT d[5] (2838:2838:2838) (3290:3290:3290))
        (PORT d[6] (3995:3995:3995) (4568:4568:4568))
        (PORT d[7] (1952:1952:1952) (2297:2297:2297))
        (PORT d[8] (2323:2323:2323) (2680:2680:2680))
        (PORT d[9] (2631:2631:2631) (2990:2990:2990))
        (PORT d[10] (3186:3186:3186) (3647:3647:3647))
        (PORT d[11] (3234:3234:3234) (3787:3787:3787))
        (PORT d[12] (2619:2619:2619) (3025:3025:3025))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (1301:1301:1301) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1577:1577:1577))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
        (PORT ena (1301:1301:1301) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2643:2643:2643))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT ena (1304:1304:1304) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1304:1304:1304) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2709:2709:2709))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (1913:1913:1913) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1748:1748:1748))
        (PORT d[1] (3951:3951:3951) (4510:4510:4510))
        (PORT d[2] (2301:2301:2301) (2620:2620:2620))
        (PORT d[3] (1633:1633:1633) (1845:1845:1845))
        (PORT d[4] (1673:1673:1673) (1910:1910:1910))
        (PORT d[5] (3388:3388:3388) (3926:3926:3926))
        (PORT d[6] (3790:3790:3790) (4332:4332:4332))
        (PORT d[7] (2497:2497:2497) (2929:2929:2929))
        (PORT d[8] (2396:2396:2396) (2772:2772:2772))
        (PORT d[9] (2286:2286:2286) (2599:2599:2599))
        (PORT d[10] (2814:2814:2814) (3218:3218:3218))
        (PORT d[11] (2374:2374:2374) (2704:2704:2704))
        (PORT d[12] (2106:2106:2106) (2445:2445:2445))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (1910:1910:1910) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1962:1962:1962))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (1910:1910:1910) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1806:1806:1806))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT ena (1913:1913:1913) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (PORT d[0] (1913:1913:1913) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~192\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1739:1739:1739))
        (PORT datab (895:895:895) (1026:1026:1026))
        (PORT datac (2158:2158:2158) (2506:2506:2506))
        (PORT datad (494:494:494) (557:557:557))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1786:1786:1786))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (7957:7957:7957) (7051:7051:7051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3553:3553:3553))
        (PORT d[1] (4072:4072:4072) (4673:4673:4673))
        (PORT d[2] (3529:3529:3529) (4010:4010:4010))
        (PORT d[3] (4099:4099:4099) (4712:4712:4712))
        (PORT d[4] (2996:2996:2996) (3457:3457:3457))
        (PORT d[5] (2863:2863:2863) (3323:3323:3323))
        (PORT d[6] (3886:3886:3886) (4450:4450:4450))
        (PORT d[7] (3649:3649:3649) (4071:4071:4071))
        (PORT d[8] (2382:2382:2382) (2796:2796:2796))
        (PORT d[9] (3182:3182:3182) (3642:3642:3642))
        (PORT d[10] (3009:3009:3009) (3442:3442:3442))
        (PORT d[11] (2841:2841:2841) (3264:3264:3264))
        (PORT d[12] (2632:2632:2632) (3049:3049:3049))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7954:7954:7954) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2838:2838:2838))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (7954:7954:7954) (7050:7050:7050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3256:3256:3256))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (7957:7957:7957) (7051:7051:7051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (7957:7957:7957) (7051:7051:7051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~193\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1111:1111:1111))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2154:2154:2154) (2502:2502:2502))
        (PORT datad (1733:1733:1733) (2007:2007:2007))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2224:2224:2224))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (8127:8127:8127) (7200:7200:7200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3303:3303:3303))
        (PORT d[1] (3706:3706:3706) (4258:4258:4258))
        (PORT d[2] (3387:3387:3387) (3885:3885:3885))
        (PORT d[3] (2574:2574:2574) (2879:2879:2879))
        (PORT d[4] (2810:2810:2810) (3246:3246:3246))
        (PORT d[5] (2824:2824:2824) (3275:3275:3275))
        (PORT d[6] (3864:3864:3864) (4433:4433:4433))
        (PORT d[7] (3025:3025:3025) (3390:3390:3390))
        (PORT d[8] (2444:2444:2444) (2832:2832:2832))
        (PORT d[9] (2577:2577:2577) (2963:2963:2963))
        (PORT d[10] (3395:3395:3395) (3881:3881:3881))
        (PORT d[11] (3290:3290:3290) (3844:3844:3844))
        (PORT d[12] (2109:2109:2109) (2435:2435:2435))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (8124:8124:8124) (7199:7199:7199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2629:2629:2629))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (8124:8124:8124) (7199:7199:7199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (3044:3044:3044))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT ena (8127:8127:8127) (7200:7200:7200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (8127:8127:8127) (7200:7200:7200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2511:2511:2511))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT ena (1097:1097:1097) (1050:1050:1050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2798:2798:2798))
        (PORT d[1] (3251:3251:3251) (3724:3724:3724))
        (PORT d[2] (2487:2487:2487) (2821:2821:2821))
        (PORT d[3] (2280:2280:2280) (2561:2561:2561))
        (PORT d[4] (3155:3155:3155) (3646:3646:3646))
        (PORT d[5] (2792:2792:2792) (3234:3234:3234))
        (PORT d[6] (3656:3656:3656) (4181:4181:4181))
        (PORT d[7] (2144:2144:2144) (2516:2516:2516))
        (PORT d[8] (1869:1869:1869) (2167:2167:2167))
        (PORT d[9] (2244:2244:2244) (2538:2538:2538))
        (PORT d[10] (3149:3149:3149) (3600:3600:3600))
        (PORT d[11] (3029:3029:3029) (3550:3550:3550))
        (PORT d[12] (2249:2249:2249) (2596:2596:2596))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (1094:1094:1094) (1049:1049:1049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2294:2294:2294))
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (PORT ena (1094:1094:1094) (1049:1049:1049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2854:2854:2854))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT ena (1097:1097:1097) (1050:1050:1050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1410:1410:1410))
        (PORT d[0] (1097:1097:1097) (1050:1050:1050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2483:2483:2483))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (1284:1284:1284) (1219:1219:1219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2805:2805:2805))
        (PORT d[1] (3146:3146:3146) (3608:3608:3608))
        (PORT d[2] (2299:2299:2299) (2617:2617:2617))
        (PORT d[3] (2417:2417:2417) (2722:2722:2722))
        (PORT d[4] (3188:3188:3188) (3680:3680:3680))
        (PORT d[5] (2816:2816:2816) (3265:3265:3265))
        (PORT d[6] (3841:3841:3841) (4396:4396:4396))
        (PORT d[7] (1986:1986:1986) (2341:2341:2341))
        (PORT d[8] (2145:2145:2145) (2477:2477:2477))
        (PORT d[9] (2430:2430:2430) (2754:2754:2754))
        (PORT d[10] (2987:2987:2987) (3422:3422:3422))
        (PORT d[11] (3050:3050:3050) (3573:3573:3573))
        (PORT d[12] (2452:2452:2452) (2838:2838:2838))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (1281:1281:1281) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2405:2405:2405))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT ena (1281:1281:1281) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3014:3014:3014))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (1284:1284:1284) (1219:1219:1219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT d[0] (1284:1284:1284) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2751:2751:2751))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (8107:8107:8107) (7202:7202:7202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3278:3278:3278))
        (PORT d[1] (3092:3092:3092) (3529:3529:3529))
        (PORT d[2] (2789:2789:2789) (3187:3187:3187))
        (PORT d[3] (3462:3462:3462) (3999:3999:3999))
        (PORT d[4] (3071:3071:3071) (3505:3505:3505))
        (PORT d[5] (2187:2187:2187) (2510:2510:2510))
        (PORT d[6] (3525:3525:3525) (4009:4009:4009))
        (PORT d[7] (2324:2324:2324) (2685:2685:2685))
        (PORT d[8] (2251:2251:2251) (2628:2628:2628))
        (PORT d[9] (2785:2785:2785) (3166:3166:3166))
        (PORT d[10] (2968:2968:2968) (3405:3405:3405))
        (PORT d[11] (3004:3004:3004) (3483:3483:3483))
        (PORT d[12] (2278:2278:2278) (2629:2629:2629))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (8104:8104:8104) (7201:7201:7201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3141:3141:3141))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (8104:8104:8104) (7201:7201:7201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3323:3323:3323))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (8107:8107:8107) (7202:7202:7202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (8107:8107:8107) (7202:7202:7202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~190\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1738:1738:1738))
        (PORT datab (1172:1172:1172) (1323:1323:1323))
        (PORT datac (2157:2157:2157) (2506:2506:2506))
        (PORT datad (1082:1082:1082) (1244:1244:1244))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~191\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1188:1188:1188))
        (PORT datab (1178:1178:1178) (1330:1330:1330))
        (PORT datac (2155:2155:2155) (2503:2503:2503))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~194\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2467:2467:2467))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2094:2094:2094) (2429:2429:2429))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2435:2435:2435))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (1639:1639:1639) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3499:3499:3499))
        (PORT d[1] (3673:3673:3673) (4217:4217:4217))
        (PORT d[2] (3361:3361:3361) (3840:3840:3840))
        (PORT d[3] (2963:2963:2963) (3328:3328:3328))
        (PORT d[4] (2964:2964:2964) (3415:3415:3415))
        (PORT d[5] (2809:2809:2809) (3254:3254:3254))
        (PORT d[6] (3901:3901:3901) (4474:4474:4474))
        (PORT d[7] (3225:3225:3225) (3615:3615:3615))
        (PORT d[8] (2093:2093:2093) (2443:2443:2443))
        (PORT d[9] (2523:2523:2523) (2895:2895:2895))
        (PORT d[10] (3030:3030:3030) (3468:3468:3468))
        (PORT d[11] (2924:2924:2924) (3423:3423:3423))
        (PORT d[12] (2288:2288:2288) (2639:2639:2639))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (1636:1636:1636) (1543:1543:1543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (3073:3073:3073))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT ena (1636:1636:1636) (1543:1543:1543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3185:3185:3185))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT ena (1639:1639:1639) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (1639:1639:1639) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (3034:3034:3034))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (7466:7466:7466) (6640:6640:6640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2268:2268:2268))
        (PORT d[1] (3783:3783:3783) (4313:4313:4313))
        (PORT d[2] (3545:3545:3545) (4055:4055:4055))
        (PORT d[3] (4009:4009:4009) (4622:4622:4622))
        (PORT d[4] (3802:3802:3802) (4339:4339:4339))
        (PORT d[5] (2533:2533:2533) (2908:2908:2908))
        (PORT d[6] (3728:3728:3728) (4251:4251:4251))
        (PORT d[7] (1304:1304:1304) (1528:1528:1528))
        (PORT d[8] (3004:3004:3004) (3496:3496:3496))
        (PORT d[9] (3518:3518:3518) (4010:4010:4010))
        (PORT d[10] (3498:3498:3498) (4013:4013:4013))
        (PORT d[11] (1877:1877:1877) (2186:2186:2186))
        (PORT d[12] (2319:2319:2319) (2690:2690:2690))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (7463:7463:7463) (6639:6639:6639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2253:2253:2253))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (7463:7463:7463) (6639:6639:6639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2318:2318:2318))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (7466:7466:7466) (6640:6640:6640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (7466:7466:7466) (6640:6640:6640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~197\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1738:1738:1738))
        (PORT datab (2177:2177:2177) (2528:2528:2528))
        (PORT datac (1322:1322:1322) (1493:1493:1493))
        (PORT datad (972:972:972) (1117:1117:1117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2502:2502:2502))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (1097:1097:1097) (1051:1051:1051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2790:2790:2790))
        (PORT d[1] (3147:3147:3147) (3609:3609:3609))
        (PORT d[2] (2276:2276:2276) (2582:2582:2582))
        (PORT d[3] (2300:2300:2300) (2595:2595:2595))
        (PORT d[4] (3194:3194:3194) (3687:3687:3687))
        (PORT d[5] (2785:2785:2785) (3232:3232:3232))
        (PORT d[6] (3816:3816:3816) (4363:4363:4363))
        (PORT d[7] (2121:2121:2121) (2488:2488:2488))
        (PORT d[8] (2132:2132:2132) (2462:2462:2462))
        (PORT d[9] (2552:2552:2552) (2887:2887:2887))
        (PORT d[10] (3136:3136:3136) (3585:3585:3585))
        (PORT d[11] (3042:3042:3042) (3565:3565:3565))
        (PORT d[12] (2277:2277:2277) (2632:2632:2632))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (1094:1094:1094) (1050:1050:1050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2527:2527:2527))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT ena (1094:1094:1094) (1050:1050:1050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2832:2832:2832))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT ena (1097:1097:1097) (1051:1051:1051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d[0] (1097:1097:1097) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2202:2202:2202))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (7930:7930:7930) (7028:7028:7028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2958:2958:2958))
        (PORT d[1] (3490:3490:3490) (4002:4002:4002))
        (PORT d[2] (3552:3552:3552) (4071:4071:4071))
        (PORT d[3] (2463:2463:2463) (2764:2764:2764))
        (PORT d[4] (2791:2791:2791) (3219:3219:3219))
        (PORT d[5] (3229:3229:3229) (3739:3739:3739))
        (PORT d[6] (3910:3910:3910) (4485:4485:4485))
        (PORT d[7] (2871:2871:2871) (3215:3215:3215))
        (PORT d[8] (2600:2600:2600) (3009:3009:3009))
        (PORT d[9] (2579:2579:2579) (2964:2964:2964))
        (PORT d[10] (3552:3552:3552) (4059:4059:4059))
        (PORT d[11] (3480:3480:3480) (4061:4061:4061))
        (PORT d[12] (2603:2603:2603) (3003:3003:3003))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7927:7927:7927) (7027:7027:7027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2632:2632:2632))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7927:7927:7927) (7027:7027:7027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (3211:3211:3211))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (7930:7930:7930) (7028:7028:7028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (7930:7930:7930) (7028:7028:7028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~196\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1736:1736:1736))
        (PORT datab (2175:2175:2175) (2526:2526:2526))
        (PORT datac (1184:1184:1184) (1337:1337:1337))
        (PORT datad (1000:1000:1000) (1137:1137:1137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~198\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2466:2466:2466))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~199\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (2111:2111:2111) (2452:2452:2452))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (972:972:972) (1124:1124:1124))
        (PORT datad (305:305:305) (358:358:358))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (278:278:278))
        (PORT datab (1765:1765:1765) (2030:2030:2030))
        (PORT datac (306:306:306) (359:359:359))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1337:1337:1337) (1370:1370:1370))
        (PORT ena (672:672:672) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (594:594:594))
        (PORT datab (364:364:364) (415:415:415))
        (PORT datad (305:305:305) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (720:720:720) (794:794:794))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (816:816:816))
        (PORT datab (412:412:412) (498:498:498))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (369:369:369) (438:438:438))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (528:528:528))
        (PORT datab (293:293:293) (339:339:339))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (897:897:897) (1032:1032:1032))
        (PORT datad (661:661:661) (768:768:768))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (729:729:729))
        (PORT datab (501:501:501) (592:592:592))
        (PORT datac (341:341:341) (410:410:410))
        (PORT datad (369:369:369) (447:447:447))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (194:194:194))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (142:142:142) (183:183:183))
        (PORT datad (361:361:361) (436:436:436))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (458:458:458))
        (PORT datab (376:376:376) (456:456:456))
        (PORT datac (485:485:485) (563:563:563))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (536:536:536))
        (PORT datab (444:444:444) (512:512:512))
        (PORT datac (542:542:542) (613:613:613))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1234:1234:1234))
        (PORT datab (539:539:539) (638:638:638))
        (PORT datac (929:929:929) (1085:1085:1085))
        (PORT datad (512:512:512) (607:607:607))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (450:450:450))
        (PORT datab (434:434:434) (506:506:506))
        (PORT datac (705:705:705) (809:809:809))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (243:243:243))
        (PORT datab (167:167:167) (225:225:225))
        (PORT datac (326:326:326) (380:380:380))
        (PORT datad (807:807:807) (948:948:948))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (668:668:668))
        (PORT datab (453:453:453) (523:523:523))
        (PORT datad (454:454:454) (527:527:527))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (448:448:448))
        (PORT datab (460:460:460) (531:531:531))
        (PORT datac (705:705:705) (806:806:806))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~275\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1805:1805:1805))
        (PORT datab (1989:1989:1989) (2257:2257:2257))
        (PORT datac (2308:2308:2308) (2690:2690:2690))
        (PORT datad (2151:2151:2151) (2488:2488:2488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2896:2896:2896))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7734:7734:7734) (6856:6856:6856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3776:3776:3776))
        (PORT d[1] (4268:4268:4268) (4909:4909:4909))
        (PORT d[2] (3683:3683:3683) (4185:4185:4185))
        (PORT d[3] (4301:4301:4301) (4951:4951:4951))
        (PORT d[4] (2970:2970:2970) (3417:3417:3417))
        (PORT d[5] (2851:2851:2851) (3309:3309:3309))
        (PORT d[6] (3922:3922:3922) (4500:4500:4500))
        (PORT d[7] (3809:3809:3809) (4254:4254:4254))
        (PORT d[8] (2351:2351:2351) (2747:2747:2747))
        (PORT d[9] (3317:3317:3317) (3803:3803:3803))
        (PORT d[10] (3432:3432:3432) (3910:3910:3910))
        (PORT d[11] (2831:2831:2831) (3254:3254:3254))
        (PORT d[12] (2823:2823:2823) (3271:3271:3271))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7731:7731:7731) (6855:6855:6855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2161:2161:2161))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7731:7731:7731) (6855:6855:6855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4560:4560:4560))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7734:7734:7734) (6856:6856:6856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (7734:7734:7734) (6856:6856:6856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2946:2946:2946))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (8327:8327:8327) (7378:7378:7378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3385:3385:3385))
        (PORT d[1] (3544:3544:3544) (4079:4079:4079))
        (PORT d[2] (3356:3356:3356) (3835:3835:3835))
        (PORT d[3] (2956:2956:2956) (3322:3322:3322))
        (PORT d[4] (2810:2810:2810) (3239:3239:3239))
        (PORT d[5] (2840:2840:2840) (3301:3301:3301))
        (PORT d[6] (3878:3878:3878) (4447:4447:4447))
        (PORT d[7] (3224:3224:3224) (3615:3615:3615))
        (PORT d[8] (2229:2229:2229) (2588:2588:2588))
        (PORT d[9] (2557:2557:2557) (2937:2937:2937))
        (PORT d[10] (3281:3281:3281) (3746:3746:3746))
        (PORT d[11] (2822:2822:2822) (3243:3243:3243))
        (PORT d[12] (2299:2299:2299) (2655:2655:2655))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (8324:8324:8324) (7377:7377:7377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (3067:3067:3067))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (8324:8324:8324) (7377:7377:7377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3794:3794:3794))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT ena (8327:8327:8327) (7378:7378:7378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (8327:8327:8327) (7378:7378:7378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~277\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2174:2174:2174) (2519:2519:2519))
        (PORT datac (1130:1130:1130) (1294:1294:1294))
        (PORT datad (758:758:758) (881:881:881))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2509:2509:2509))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8164:8164:8164) (7233:7233:7233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3363:3363:3363))
        (PORT d[1] (3744:3744:3744) (4314:4314:4314))
        (PORT d[2] (3047:3047:3047) (3465:3465:3465))
        (PORT d[3] (3788:3788:3788) (4354:4354:4354))
        (PORT d[4] (2949:2949:2949) (3400:3400:3400))
        (PORT d[5] (3032:3032:3032) (3512:3512:3512))
        (PORT d[6] (3935:3935:3935) (4516:4516:4516))
        (PORT d[7] (3172:3172:3172) (3528:3528:3528))
        (PORT d[8] (2298:2298:2298) (2679:2679:2679))
        (PORT d[9] (2879:2879:2879) (3301:3301:3301))
        (PORT d[10] (3195:3195:3195) (3650:3650:3650))
        (PORT d[11] (3019:3019:3019) (3466:3466:3466))
        (PORT d[12] (2428:2428:2428) (2812:2812:2812))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (8161:8161:8161) (7232:7232:7232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (3028:3028:3028))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (PORT ena (8161:8161:8161) (7232:7232:7232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3977:3977:3977))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT ena (8164:8164:8164) (7233:7233:7233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (8164:8164:8164) (7233:7233:7233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2657:2657:2657))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (8163:8163:8163) (7232:7232:7232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3693:3693:3693))
        (PORT d[1] (3898:3898:3898) (4488:4488:4488))
        (PORT d[2] (3348:3348:3348) (3800:3800:3800))
        (PORT d[3] (4107:4107:4107) (4728:4728:4728))
        (PORT d[4] (3103:3103:3103) (3573:3573:3573))
        (PORT d[5] (3011:3011:3011) (3484:3484:3484))
        (PORT d[6] (3934:3934:3934) (4515:4515:4515))
        (PORT d[7] (3448:3448:3448) (3837:3837:3837))
        (PORT d[8] (2185:2185:2185) (2565:2565:2565))
        (PORT d[9] (2891:2891:2891) (3319:3319:3319))
        (PORT d[10] (3434:3434:3434) (3913:3913:3913))
        (PORT d[11] (3328:3328:3328) (3819:3819:3819))
        (PORT d[12] (2596:2596:2596) (3005:3005:3005))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (8160:8160:8160) (7231:7231:7231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2894:2894:2894))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (8160:8160:8160) (7231:7231:7231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (4166:4166:4166))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (8163:8163:8163) (7232:7232:7232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (8163:8163:8163) (7232:7232:7232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~276\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1200:1200:1200))
        (PORT datab (2173:2173:2173) (2518:2518:2518))
        (PORT datac (1151:1151:1151) (1328:1328:1328))
        (PORT datad (1971:1971:1971) (2232:2232:2232))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~278\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1993:1993:1993) (2261:2261:2261))
        (PORT datac (2305:2305:2305) (2687:2687:2687))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2737:2737:2737))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7950:7950:7950) (7042:7042:7042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3762:3762:3762))
        (PORT d[1] (4109:4109:4109) (4723:4723:4723))
        (PORT d[2] (3514:3514:3514) (3992:3992:3992))
        (PORT d[3] (4122:4122:4122) (4746:4746:4746))
        (PORT d[4] (2772:2772:2772) (3195:3195:3195))
        (PORT d[5] (2813:2813:2813) (3257:3257:3257))
        (PORT d[6] (3925:3925:3925) (4505:4505:4505))
        (PORT d[7] (3809:3809:3809) (4253:4253:4253))
        (PORT d[8] (2363:2363:2363) (2764:2764:2764))
        (PORT d[9] (2887:2887:2887) (3313:3313:3313))
        (PORT d[10] (3432:3432:3432) (3914:3914:3914))
        (PORT d[11] (2833:2833:2833) (3256:3256:3256))
        (PORT d[12] (2822:2822:2822) (3271:3271:3271))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7947:7947:7947) (7041:7041:7041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1884:1884:1884))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (7947:7947:7947) (7041:7041:7041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4554:4554:4554))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT ena (7950:7950:7950) (7042:7042:7042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (7950:7950:7950) (7042:7042:7042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2950:2950:2950))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7965:7965:7965) (7055:7055:7055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3768:3768:3768))
        (PORT d[1] (4081:4081:4081) (4695:4695:4695))
        (PORT d[2] (3508:3508:3508) (3981:3981:3981))
        (PORT d[3] (3787:3787:3787) (4363:4363:4363))
        (PORT d[4] (2986:2986:2986) (3445:3445:3445))
        (PORT d[5] (2837:2837:2837) (3289:3289:3289))
        (PORT d[6] (3902:3902:3902) (4478:4478:4478))
        (PORT d[7] (3650:3650:3650) (4072:4072:4072))
        (PORT d[8] (2377:2377:2377) (2785:2785:2785))
        (PORT d[9] (3118:3118:3118) (3567:3567:3567))
        (PORT d[10] (3263:3263:3263) (3723:3723:3723))
        (PORT d[11] (2840:2840:2840) (3264:3264:3264))
        (PORT d[12] (2815:2815:2815) (3263:3263:3263))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7962:7962:7962) (7054:7054:7054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2500:2500:2500))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT ena (7962:7962:7962) (7054:7054:7054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (4390:4390:4390))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT ena (7965:7965:7965) (7055:7055:7055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (7965:7965:7965) (7055:7055:7055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2703:2703:2703))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (7723:7723:7723) (6845:6845:6845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3334:3334:3334))
        (PORT d[1] (3989:3989:3989) (4577:4577:4577))
        (PORT d[2] (3755:3755:3755) (4306:4306:4306))
        (PORT d[3] (3251:3251:3251) (3658:3658:3658))
        (PORT d[4] (2552:2552:2552) (2948:2948:2948))
        (PORT d[5] (2618:2618:2618) (3029:3029:3029))
        (PORT d[6] (3727:3727:3727) (4282:4282:4282))
        (PORT d[7] (3220:3220:3220) (3615:3615:3615))
        (PORT d[8] (2825:2825:2825) (3273:3273:3273))
        (PORT d[9] (2349:2349:2349) (2692:2692:2692))
        (PORT d[10] (3739:3739:3739) (4275:4275:4275))
        (PORT d[11] (2639:2639:2639) (3032:3032:3032))
        (PORT d[12] (2943:2943:2943) (3388:3388:3388))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (7720:7720:7720) (6844:6844:6844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3343:3343:3343))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (7720:7720:7720) (6844:6844:6844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3560:3560:3560))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT ena (7723:7723:7723) (6845:6845:6845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (7723:7723:7723) (6845:6845:6845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2917:2917:2917))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (8342:8342:8342) (7389:7389:7389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3370:3370:3370))
        (PORT d[1] (3530:3530:3530) (4056:4056:4056))
        (PORT d[2] (3347:3347:3347) (3824:3824:3824))
        (PORT d[3] (2948:2948:2948) (3311:3311:3311))
        (PORT d[4] (2831:2831:2831) (3259:3259:3259))
        (PORT d[5] (2867:2867:2867) (3329:3329:3329))
        (PORT d[6] (3912:3912:3912) (4488:4488:4488))
        (PORT d[7] (3218:3218:3218) (3608:3608:3608))
        (PORT d[8] (2255:2255:2255) (2618:2618:2618))
        (PORT d[9] (2586:2586:2586) (2973:2973:2973))
        (PORT d[10] (3290:3290:3290) (3757:3757:3757))
        (PORT d[11] (3025:3025:3025) (3534:3534:3534))
        (PORT d[12] (2137:2137:2137) (2473:2473:2473))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (8339:8339:8339) (7388:7388:7388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3745:3745:3745))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT ena (8339:8339:8339) (7388:7388:7388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3940:3940:3940))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT ena (8342:8342:8342) (7389:7389:7389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (8342:8342:8342) (7389:7389:7389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~270\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (376:376:376))
        (PORT datab (2171:2171:2171) (2516:2516:2516))
        (PORT datac (896:896:896) (1024:1024:1024))
        (PORT datad (1969:1969:1969) (2230:2230:2230))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~271\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1315:1315:1315))
        (PORT datab (2174:2174:2174) (2520:2520:2520))
        (PORT datac (1135:1135:1135) (1267:1267:1267))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2730:2730:2730))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7923:7923:7923) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3134:3134:3134))
        (PORT d[1] (3784:3784:3784) (4338:4338:4338))
        (PORT d[2] (3570:3570:3570) (4094:4094:4094))
        (PORT d[3] (2785:2785:2785) (3129:3129:3129))
        (PORT d[4] (2628:2628:2628) (3031:3031:3031))
        (PORT d[5] (2849:2849:2849) (3307:3307:3307))
        (PORT d[6] (3873:3873:3873) (4439:4439:4439))
        (PORT d[7] (3045:3045:3045) (3415:3415:3415))
        (PORT d[8] (2632:2632:2632) (3048:3048:3048))
        (PORT d[9] (2518:2518:2518) (2896:2896:2896))
        (PORT d[10] (3570:3570:3570) (4080:4080:4080))
        (PORT d[11] (3454:3454:3454) (4024:4024:4024))
        (PORT d[12] (2771:2771:2771) (3192:3192:3192))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (7920:7920:7920) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4860:4860:4860))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (7920:7920:7920) (7020:7020:7020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (4353:4353:4353))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7923:7923:7923) (7021:7021:7021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (7923:7923:7923) (7021:7021:7021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2854:2854:2854))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (7530:7530:7530) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3870:3870:3870))
        (PORT d[1] (3827:3827:3827) (4391:4391:4391))
        (PORT d[2] (3920:3920:3920) (4492:4492:4492))
        (PORT d[3] (3261:3261:3261) (3666:3666:3666))
        (PORT d[4] (2803:2803:2803) (3222:3222:3222))
        (PORT d[5] (2659:2659:2659) (3084:3084:3084))
        (PORT d[6] (3904:3904:3904) (4488:4488:4488))
        (PORT d[7] (3386:3386:3386) (3798:3798:3798))
        (PORT d[8] (2979:2979:2979) (3445:3445:3445))
        (PORT d[9] (2314:2314:2314) (2657:2657:2657))
        (PORT d[10] (3883:3883:3883) (4432:4432:4432))
        (PORT d[11] (2584:2584:2584) (2968:2968:2968))
        (PORT d[12] (3109:3109:3109) (3578:3578:3578))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (7527:7527:7527) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2532:2532:2532))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT ena (7527:7527:7527) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3537:3537:3537))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT ena (7530:7530:7530) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (7530:7530:7530) (6675:6675:6675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (856:856:856))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2671:2671:2671))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (7958:7958:7958) (7052:7052:7052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3552:3552:3552))
        (PORT d[1] (4080:4080:4080) (4698:4698:4698))
        (PORT d[2] (3500:3500:3500) (3973:3973:3973))
        (PORT d[3] (3945:3945:3945) (4542:4542:4542))
        (PORT d[4] (3010:3010:3010) (3471:3471:3471))
        (PORT d[5] (2857:2857:2857) (3311:3311:3311))
        (PORT d[6] (3902:3902:3902) (4476:4476:4476))
        (PORT d[7] (3654:3654:3654) (4082:4082:4082))
        (PORT d[8] (2182:2182:2182) (2556:2556:2556))
        (PORT d[9] (3097:3097:3097) (3542:3542:3542))
        (PORT d[10] (3177:3177:3177) (3632:3632:3632))
        (PORT d[11] (3012:3012:3012) (3461:3461:3461))
        (PORT d[12] (2634:2634:2634) (3054:3054:3054))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7955:7955:7955) (7051:7051:7051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2252:2252:2252))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7955:7955:7955) (7051:7051:7051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4375:4375:4375))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (7958:7958:7958) (7052:7052:7052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (7958:7958:7958) (7052:7052:7052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2701:2701:2701))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (7521:7521:7521) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3341:3341:3341))
        (PORT d[1] (4012:4012:4012) (4605:4605:4605))
        (PORT d[2] (3917:3917:3917) (4491:4491:4491))
        (PORT d[3] (3253:3253:3253) (3658:3658:3658))
        (PORT d[4] (2706:2706:2706) (3115:3115:3115))
        (PORT d[5] (2659:2659:2659) (3088:3088:3088))
        (PORT d[6] (3866:3866:3866) (4436:4436:4436))
        (PORT d[7] (3227:3227:3227) (3622:3622:3622))
        (PORT d[8] (2972:2972:2972) (3438:3438:3438))
        (PORT d[9] (2351:2351:2351) (2697:2697:2697))
        (PORT d[10] (3730:3730:3730) (4263:4263:4263))
        (PORT d[11] (2629:2629:2629) (3023:3023:3023))
        (PORT d[12] (2950:2950:2950) (3397:3397:3397))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (7518:7518:7518) (6665:6665:6665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2872:2872:2872))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT ena (7518:7518:7518) (6665:6665:6665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3546:3546:3546))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (7521:7521:7521) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (7521:7521:7521) (6666:6666:6666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~272\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1329:1329:1329))
        (PORT datab (1989:1989:1989) (2258:2258:2258))
        (PORT datac (336:336:336) (388:388:388))
        (PORT datad (2151:2151:2151) (2489:2489:2489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~273\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (722:722:722))
        (PORT datab (2175:2175:2175) (2520:2520:2520))
        (PORT datac (358:358:358) (414:414:414))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~274\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1953:1953:1953) (2275:2275:2275))
        (PORT datac (2307:2307:2307) (2689:2689:2689))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~279\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1956:1956:1956) (2277:2277:2277))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (830:830:830))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (781:781:781) (918:918:918))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (673:673:673))
        (PORT datab (496:496:496) (575:575:575))
        (PORT datac (1210:1210:1210) (1419:1419:1419))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (PORT ena (658:658:658) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (368:368:368))
        (PORT datab (681:681:681) (810:810:810))
        (PORT datad (449:449:449) (504:504:504))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1109:1109:1109) (1245:1245:1245))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (734:734:734) (847:847:847))
        (PORT datad (534:534:534) (633:633:633))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (664:664:664))
        (PORT datab (336:336:336) (398:398:398))
        (PORT datac (500:500:500) (568:568:568))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (538:538:538))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (446:446:446))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (675:675:675) (808:808:808))
        (PORT datac (767:767:767) (891:891:891))
        (PORT datad (462:462:462) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3313:3313:3313) (2925:2925:2925))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1740:1740:1740))
        (PORT datab (2179:2179:2179) (2530:2530:2530))
        (PORT datac (2099:2099:2099) (2443:2443:2443))
        (PORT datad (667:667:667) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2523:2523:2523))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7522:7522:7522) (6668:6668:6668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3538:3538:3538))
        (PORT d[1] (4174:4174:4174) (4791:4791:4791))
        (PORT d[2] (3938:3938:3938) (4515:4515:4515))
        (PORT d[3] (3441:3441:3441) (3877:3877:3877))
        (PORT d[4] (2712:2712:2712) (3117:3117:3117))
        (PORT d[5] (2668:2668:2668) (3093:3093:3093))
        (PORT d[6] (4217:4217:4217) (4835:4835:4835))
        (PORT d[7] (3408:3408:3408) (3827:3827:3827))
        (PORT d[8] (3032:3032:3032) (3522:3522:3522))
        (PORT d[9] (2361:2361:2361) (2710:2710:2710))
        (PORT d[10] (3917:3917:3917) (4475:4475:4475))
        (PORT d[11] (2619:2619:2619) (3005:3005:3005))
        (PORT d[12] (3129:3129:3129) (3600:3600:3600))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (7519:7519:7519) (6667:6667:6667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (3129:3129:3129))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT ena (7519:7519:7519) (6667:6667:6667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3956:3956:3956))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7522:7522:7522) (6668:6668:6668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (7522:7522:7522) (6668:6668:6668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1817:1817:1817))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2117:2117:2117) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1925:1925:1925))
        (PORT d[1] (3971:3971:3971) (4532:4532:4532))
        (PORT d[2] (2477:2477:2477) (2818:2818:2818))
        (PORT d[3] (1782:1782:1782) (2005:2005:2005))
        (PORT d[4] (1655:1655:1655) (1894:1894:1894))
        (PORT d[5] (3574:3574:3574) (4136:4136:4136))
        (PORT d[6] (3810:3810:3810) (4354:4354:4354))
        (PORT d[7] (2693:2693:2693) (3160:3160:3160))
        (PORT d[8] (2553:2553:2553) (2946:2946:2946))
        (PORT d[9] (2455:2455:2455) (2792:2792:2792))
        (PORT d[10] (2998:2998:2998) (3431:3431:3431))
        (PORT d[11] (2404:2404:2404) (2756:2756:2756))
        (PORT d[12] (2292:2292:2292) (2658:2658:2658))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2114:2114:2114) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1662:1662:1662))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT ena (2114:2114:2114) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2041:2041:2041))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT ena (2117:2117:2117) (1945:1945:1945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2117:2117:2117) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2176:2176:2176) (2527:2527:2527))
        (PORT datac (522:522:522) (589:589:589))
        (PORT datad (484:484:484) (545:545:545))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2760:2760:2760))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7521:7521:7521) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3962:3962:3962))
        (PORT d[1] (4413:4413:4413) (5075:5075:5075))
        (PORT d[2] (4005:4005:4005) (4545:4545:4545))
        (PORT d[3] (4463:4463:4463) (5129:5129:5129))
        (PORT d[4] (2990:2990:2990) (3450:3450:3450))
        (PORT d[5] (2874:2874:2874) (3337:3337:3337))
        (PORT d[6] (4103:4103:4103) (4709:4709:4709))
        (PORT d[7] (3968:3968:3968) (4430:4430:4430))
        (PORT d[8] (2553:2553:2553) (2984:2984:2984))
        (PORT d[9] (3496:3496:3496) (4007:4007:4007))
        (PORT d[10] (3621:3621:3621) (4133:4133:4133))
        (PORT d[11] (3259:3259:3259) (3733:3733:3733))
        (PORT d[12] (3002:3002:3002) (3478:3478:3478))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (7518:7518:7518) (6671:6671:6671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2354:2354:2354))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (7518:7518:7518) (6671:6671:6671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3450:3450:3450))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (7521:7521:7521) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (7521:7521:7521) (6672:6672:6672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1939:1939:1939))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (2120:2120:2120) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1541:1541:1541))
        (PORT d[1] (4117:4117:4117) (4693:4693:4693))
        (PORT d[2] (2478:2478:2478) (2824:2824:2824))
        (PORT d[3] (1472:1472:1472) (1665:1665:1665))
        (PORT d[4] (1498:1498:1498) (1711:1711:1711))
        (PORT d[5] (3568:3568:3568) (4132:4132:4132))
        (PORT d[6] (3990:3990:3990) (4561:4561:4561))
        (PORT d[7] (2678:2678:2678) (3135:3135:3135))
        (PORT d[8] (2569:2569:2569) (2967:2967:2967))
        (PORT d[9] (2467:2467:2467) (2806:2806:2806))
        (PORT d[10] (3167:3167:3167) (3625:3625:3625))
        (PORT d[11] (2543:2543:2543) (2894:2894:2894))
        (PORT d[12] (2054:2054:2054) (2378:2378:2378))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (2117:2117:2117) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1441:1441:1441))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT ena (2117:2117:2117) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2042:2042:2042))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT ena (2120:2120:2120) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (2120:2120:2120) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1737:1737:1737))
        (PORT datab (2176:2176:2176) (2527:2527:2527))
        (PORT datac (1317:1317:1317) (1465:1465:1465))
        (PORT datad (514:514:514) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1738:1738:1738))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2099:2099:2099) (2444:2444:2444))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1895:1895:1895))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3729:3729:3729) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3612:3612:3612))
        (PORT d[1] (1778:1778:1778) (2036:2036:2036))
        (PORT d[2] (3162:3162:3162) (3600:3600:3600))
        (PORT d[3] (1702:1702:1702) (1971:1971:1971))
        (PORT d[4] (3484:3484:3484) (3983:3983:3983))
        (PORT d[5] (2618:2618:2618) (3031:3031:3031))
        (PORT d[6] (1955:1955:1955) (2222:2222:2222))
        (PORT d[7] (3145:3145:3145) (3644:3644:3644))
        (PORT d[8] (2287:2287:2287) (2668:2668:2668))
        (PORT d[9] (2984:2984:2984) (3409:3409:3409))
        (PORT d[10] (2913:2913:2913) (3310:3310:3310))
        (PORT d[11] (1635:1635:1635) (1904:1904:1904))
        (PORT d[12] (1880:1880:1880) (2177:2177:2177))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3726:3726:3726) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1757:1757:1757))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (3726:3726:3726) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2576:2576:2576))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT ena (3729:3729:3729) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT d[0] (3729:3729:3729) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2642:2642:2642))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (7522:7522:7522) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3968:3968:3968))
        (PORT d[1] (4415:4415:4415) (5080:5080:5080))
        (PORT d[2] (3703:3703:3703) (4209:4209:4209))
        (PORT d[3] (4308:4308:4308) (4957:4957:4957))
        (PORT d[4] (2864:2864:2864) (3315:3315:3315))
        (PORT d[5] (2873:2873:2873) (3336:3336:3336))
        (PORT d[6] (4096:4096:4096) (4701:4701:4701))
        (PORT d[7] (3827:3827:3827) (4274:4274:4274))
        (PORT d[8] (2552:2552:2552) (2983:2983:2983))
        (PORT d[9] (3326:3326:3326) (3813:3813:3813))
        (PORT d[10] (3451:3451:3451) (3933:3933:3933))
        (PORT d[11] (2976:2976:2976) (3422:3422:3422))
        (PORT d[12] (2995:2995:2995) (3471:3471:3471))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7519:7519:7519) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2023:2023:2023))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT ena (7519:7519:7519) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3466:3466:3466))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT ena (7522:7522:7522) (6674:6674:6674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (7522:7522:7522) (6674:6674:6674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1926:1926:1926))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2071:2071:2071) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1753:1753:1753))
        (PORT d[1] (3948:3948:3948) (4510:4510:4510))
        (PORT d[2] (2455:2455:2455) (2789:2789:2789))
        (PORT d[3] (1793:1793:1793) (2020:2020:2020))
        (PORT d[4] (2557:2557:2557) (2935:2935:2935))
        (PORT d[5] (3573:3573:3573) (4135:4135:4135))
        (PORT d[6] (3809:3809:3809) (4353:4353:4353))
        (PORT d[7] (2656:2656:2656) (3110:3110:3110))
        (PORT d[8] (2405:2405:2405) (2783:2783:2783))
        (PORT d[9] (2305:2305:2305) (2622:2622:2622))
        (PORT d[10] (2997:2997:2997) (3430:3430:3430))
        (PORT d[11] (2553:2553:2553) (2908:2908:2908))
        (PORT d[12] (2101:2101:2101) (2434:2434:2434))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2068:2068:2068) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1998:1998:1998))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT ena (2068:2068:2068) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2027:2027:2027))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT ena (2071:2071:2071) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (2071:2071:2071) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2241:2241:2241))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3721:3721:3721) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3788:3788:3788))
        (PORT d[1] (1757:1757:1757) (2016:2016:2016))
        (PORT d[2] (3162:3162:3162) (3602:3602:3602))
        (PORT d[3] (1547:1547:1547) (1793:1793:1793))
        (PORT d[4] (3661:3661:3661) (4182:4182:4182))
        (PORT d[5] (2804:2804:2804) (3247:3247:3247))
        (PORT d[6] (1963:1963:1963) (2231:2231:2231))
        (PORT d[7] (3327:3327:3327) (3858:3858:3858))
        (PORT d[8] (2282:2282:2282) (2657:2657:2657))
        (PORT d[9] (3008:3008:3008) (3438:3438:3438))
        (PORT d[10] (3263:3263:3263) (3690:3690:3690))
        (PORT d[11] (1656:1656:1656) (1925:1925:1925))
        (PORT d[12] (1888:1888:1888) (2182:2182:2182))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3718:3718:3718) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2672:2672:2672))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT ena (3718:3718:3718) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2903:2903:2903))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT ena (3721:3721:3721) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (3721:3721:3721) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1687:1687:1687))
        (PORT datab (534:534:534) (606:606:606))
        (PORT datac (1480:1480:1480) (1706:1706:1706))
        (PORT datad (662:662:662) (740:740:740))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1702:1702:1702))
        (PORT datab (531:531:531) (603:603:603))
        (PORT datac (1903:1903:1903) (2114:2114:2114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1462:1462:1462))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (5388:5388:5388) (4810:4810:4810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (3052:3052:3052))
        (PORT d[1] (3181:3181:3181) (3649:3649:3649))
        (PORT d[2] (4175:4175:4175) (4762:4762:4762))
        (PORT d[3] (2862:2862:2862) (3226:3226:3226))
        (PORT d[4] (3119:3119:3119) (3581:3581:3581))
        (PORT d[5] (2316:2316:2316) (2628:2628:2628))
        (PORT d[6] (3415:3415:3415) (3932:3932:3932))
        (PORT d[7] (1536:1536:1536) (1814:1814:1814))
        (PORT d[8] (2978:2978:2978) (3433:3433:3433))
        (PORT d[9] (1789:1789:1789) (2080:2080:2080))
        (PORT d[10] (3155:3155:3155) (3658:3658:3658))
        (PORT d[11] (3037:3037:3037) (3496:3496:3496))
        (PORT d[12] (3565:3565:3565) (4038:4038:4038))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (5385:5385:5385) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2780:2780:2780))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (5385:5385:5385) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2204:2204:2204))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (5388:5388:5388) (4810:4810:4810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (5388:5388:5388) (4810:4810:4810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2477:2477:2477))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5845:5845:5845) (5208:5208:5208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3241:3241:3241))
        (PORT d[1] (3381:3381:3381) (3879:3879:3879))
        (PORT d[2] (4264:4264:4264) (4884:4884:4884))
        (PORT d[3] (3197:3197:3197) (3616:3616:3616))
        (PORT d[4] (3916:3916:3916) (4515:4515:4515))
        (PORT d[5] (3332:3332:3332) (3756:3756:3756))
        (PORT d[6] (3809:3809:3809) (4388:4388:4388))
        (PORT d[7] (1897:1897:1897) (2226:2226:2226))
        (PORT d[8] (2095:2095:2095) (2436:2436:2436))
        (PORT d[9] (2158:2158:2158) (2509:2509:2509))
        (PORT d[10] (3570:3570:3570) (4124:4124:4124))
        (PORT d[11] (3209:3209:3209) (3702:3702:3702))
        (PORT d[12] (4546:4546:4546) (5114:5114:5114))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5842:5842:5842) (5207:5207:5207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3399:3399:3399))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT ena (5842:5842:5842) (5207:5207:5207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2760:2760:2760))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (5845:5845:5845) (5208:5208:5208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (5845:5845:5845) (5208:5208:5208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2143:2143:2143))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5853:5853:5853) (5212:5212:5212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3052:3052:3052))
        (PORT d[1] (3385:3385:3385) (3886:3886:3886))
        (PORT d[2] (4044:4044:4044) (4622:4622:4622))
        (PORT d[3] (3168:3168:3168) (3579:3579:3579))
        (PORT d[4] (3734:3734:3734) (4306:4306:4306))
        (PORT d[5] (3325:3325:3325) (3748:3748:3748))
        (PORT d[6] (3607:3607:3607) (4152:4152:4152))
        (PORT d[7] (2323:2323:2323) (2723:2723:2723))
        (PORT d[8] (2068:2068:2068) (2400:2400:2400))
        (PORT d[9] (2010:2010:2010) (2339:2339:2339))
        (PORT d[10] (3401:3401:3401) (3932:3932:3932))
        (PORT d[11] (3270:3270:3270) (3775:3775:3775))
        (PORT d[12] (4377:4377:4377) (4923:4923:4923))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5850:5850:5850) (5211:5211:5211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2501:2501:2501))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5850:5850:5850) (5211:5211:5211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2442:2442:2442))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5853:5853:5853) (5212:5212:5212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT d[0] (5853:5853:5853) (5212:5212:5212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1223:1223:1223))
        (PORT datab (2058:2058:2058) (2430:2430:2430))
        (PORT datac (1297:1297:1297) (1471:1471:1471))
        (PORT datad (1047:1047:1047) (1208:1208:1208))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1360:1360:1360))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (3782:3782:3782) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (886:886:886))
        (PORT d[1] (3692:3692:3692) (4238:4238:4238))
        (PORT d[2] (3354:3354:3354) (3845:3845:3845))
        (PORT d[3] (1170:1170:1170) (1325:1325:1325))
        (PORT d[4] (2967:2967:2967) (3415:3415:3415))
        (PORT d[5] (1276:1276:1276) (1463:1463:1463))
        (PORT d[6] (3295:3295:3295) (3767:3767:3767))
        (PORT d[7] (2697:2697:2697) (3118:3118:3118))
        (PORT d[8] (2724:2724:2724) (3148:3148:3148))
        (PORT d[9] (1760:1760:1760) (2039:2039:2039))
        (PORT d[10] (1453:1453:1453) (1655:1655:1655))
        (PORT d[11] (3005:3005:3005) (3460:3460:3460))
        (PORT d[12] (3677:3677:3677) (4188:4188:4188))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (3779:3779:3779) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1660:1660:1660))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (PORT ena (3779:3779:3779) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3128:3128:3128))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT ena (3782:3782:3782) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (3782:3782:3782) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (666:666:666))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (741:741:741) (839:839:839))
        (PORT datad (2046:2046:2046) (2412:2412:2412))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2467:2467:2467))
        (PORT datab (2110:2110:2110) (2451:2451:2451))
        (PORT datac (607:607:607) (715:715:715))
        (PORT datad (1682:1682:1682) (1896:1896:1896))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2094:2094:2094) (2430:2430:2430))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (774:774:774))
        (PORT datac (201:201:201) (255:255:255))
        (PORT datad (651:651:651) (774:774:774))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[11\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (591:591:591))
        (PORT datab (137:137:137) (172:172:172))
        (PORT datac (1330:1330:1330) (1565:1565:1565))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (805:805:805) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (754:754:754))
        (PORT datab (450:450:450) (509:509:509))
        (PORT datac (118:118:118) (148:148:148))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (499:499:499))
        (PORT datab (484:484:484) (597:597:597))
        (PORT datac (430:430:430) (507:507:507))
        (PORT datad (706:706:706) (828:828:828))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (311:311:311))
        (PORT datab (792:792:792) (917:917:917))
        (PORT datad (590:590:590) (673:673:673))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (619:619:619))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT sclr (575:575:575) (667:667:667))
        (PORT sload (950:950:950) (1095:1095:1095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1231:1231:1231))
        (PORT datab (538:538:538) (636:636:636))
        (PORT datac (931:931:931) (1087:1087:1087))
        (PORT datad (514:514:514) (609:609:609))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src2_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (352:352:352) (424:424:424))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1322:1322:1322) (1534:1534:1534))
        (PORT datad (393:393:393) (475:475:475))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (460:460:460))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (113:113:113) (139:139:139))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (430:430:430))
        (PORT datab (499:499:499) (578:578:578))
        (PORT datad (357:357:357) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (429:429:429))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (358:358:358) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT asdata (340:340:340) (367:367:367))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (805:805:805) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (515:515:515))
        (PORT datab (622:622:622) (719:719:719))
        (PORT datac (1323:1323:1323) (1535:1535:1535))
        (PORT datad (395:395:395) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (161:161:161))
        (PORT datab (127:127:127) (160:160:160))
        (PORT datac (1146:1146:1146) (1298:1298:1298))
        (PORT datad (362:362:362) (431:431:431))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (450:450:450))
        (PORT datac (356:356:356) (432:432:432))
        (PORT datad (475:475:475) (560:560:560))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1099:1099:1099))
        (PORT datab (482:482:482) (560:560:560))
        (PORT datad (643:643:643) (765:765:765))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (962:962:962) (1120:1120:1120))
        (PORT datac (193:193:193) (229:229:229))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (PORT ena (623:623:623) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (247:247:247))
        (PORT datab (576:576:576) (691:691:691))
        (PORT datac (945:945:945) (1083:1083:1083))
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (907:907:907))
        (PORT datab (482:482:482) (572:572:572))
        (PORT datad (306:306:306) (361:361:361))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (570:570:570) (619:619:619))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (PORT sload (738:738:738) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1048:1048:1048))
        (PORT datab (779:779:779) (918:918:918))
        (PORT datad (311:311:311) (354:354:354))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (468:468:468) (509:509:509))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (569:569:569))
        (PORT datab (772:772:772) (897:897:897))
        (PORT datac (508:508:508) (593:593:593))
        (PORT datad (447:447:447) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3212:3212:3212) (2844:2844:2844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1238:1238:1238))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (5794:5794:5794) (5166:5166:5166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3471:3471:3471))
        (PORT d[1] (3558:3558:3558) (4084:4084:4084))
        (PORT d[2] (3697:3697:3697) (4202:4202:4202))
        (PORT d[3] (3201:3201:3201) (3615:3615:3615))
        (PORT d[4] (3512:3512:3512) (4030:4030:4030))
        (PORT d[5] (3960:3960:3960) (4579:4579:4579))
        (PORT d[6] (3779:3779:3779) (4351:4351:4351))
        (PORT d[7] (1061:1061:1061) (1185:1185:1185))
        (PORT d[8] (2404:2404:2404) (2787:2787:2787))
        (PORT d[9] (1989:1989:1989) (2309:2309:2309))
        (PORT d[10] (5013:5013:5013) (5736:5736:5736))
        (PORT d[11] (3256:3256:3256) (3755:3755:3755))
        (PORT d[12] (3916:3916:3916) (4433:4433:4433))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (5791:5791:5791) (5165:5165:5165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2390:2390:2390))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT ena (5791:5791:5791) (5165:5165:5165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1851:1851:1851))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT ena (5794:5794:5794) (5166:5166:5166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (5794:5794:5794) (5166:5166:5166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (812:812:812))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3563:3563:3563) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (407:407:407) (476:476:476))
        (PORT d[1] (3423:3423:3423) (3907:3907:3907))
        (PORT d[2] (3545:3545:3545) (4056:4056:4056))
        (PORT d[3] (981:981:981) (1110:1110:1110))
        (PORT d[4] (1316:1316:1316) (1498:1498:1498))
        (PORT d[5] (909:909:909) (1041:1041:1041))
        (PORT d[6] (553:553:553) (632:632:632))
        (PORT d[7] (553:553:553) (629:629:629))
        (PORT d[8] (2862:2862:2862) (3296:3296:3296))
        (PORT d[9] (2099:2099:2099) (2418:2418:2418))
        (PORT d[10] (1820:1820:1820) (2076:2076:2076))
        (PORT d[11] (3162:3162:3162) (3633:3633:3633))
        (PORT d[12] (2291:2291:2291) (2609:2609:2609))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3560:3560:3560) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2544:2544:2544))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (3560:3560:3560) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1605:1605:1605))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT ena (3563:3563:3563) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (3563:3563:3563) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (792:792:792) (926:926:926))
        (PORT datad (807:807:807) (910:910:910))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1616:1616:1616))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2945:2945:2945) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1085:1085:1085))
        (PORT d[1] (706:706:706) (809:809:809))
        (PORT d[2] (1666:1666:1666) (1905:1905:1905))
        (PORT d[3] (1140:1140:1140) (1286:1286:1286))
        (PORT d[4] (1284:1284:1284) (1468:1468:1468))
        (PORT d[5] (4289:4289:4289) (4949:4949:4949))
        (PORT d[6] (1918:1918:1918) (2174:2174:2174))
        (PORT d[7] (3456:3456:3456) (4032:4032:4032))
        (PORT d[8] (1989:1989:1989) (2297:2297:2297))
        (PORT d[9] (1173:1173:1173) (1345:1345:1345))
        (PORT d[10] (2241:2241:2241) (2540:2540:2540))
        (PORT d[11] (2954:2954:2954) (3383:3383:3383))
        (PORT d[12] (2577:2577:2577) (2973:2973:2973))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2942:2942:2942) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (737:737:737))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2942:2942:2942) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1965:1965:1965))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2945:2945:2945) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2945:2945:2945) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1642:1642:1642))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT ena (2545:2545:2545) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1121:1121:1121))
        (PORT d[1] (4454:4454:4454) (5076:5076:5076))
        (PORT d[2] (1142:1142:1142) (1305:1305:1305))
        (PORT d[3] (1267:1267:1267) (1432:1432:1432))
        (PORT d[4] (1140:1140:1140) (1302:1302:1302))
        (PORT d[5] (4125:4125:4125) (4774:4774:4774))
        (PORT d[6] (4343:4343:4343) (4951:4951:4951))
        (PORT d[7] (3071:3071:3071) (3588:3588:3588))
        (PORT d[8] (3089:3089:3089) (3549:3549:3549))
        (PORT d[9] (2856:2856:2856) (3252:3252:3252))
        (PORT d[10] (2035:2035:2035) (2301:2301:2301))
        (PORT d[11] (2738:2738:2738) (3137:3137:3137))
        (PORT d[12] (2269:2269:2269) (2631:2631:2631))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
        (PORT ena (2542:2542:2542) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1118:1118:1118))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
        (PORT ena (2542:2542:2542) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1888:1888:1888))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT ena (2545:2545:2545) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT d[0] (2545:2545:2545) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (673:673:673) (771:771:771))
        (PORT datad (841:841:841) (948:948:948))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (609:609:609))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (801:801:801) (921:921:921))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (607:607:607))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (802:802:802) (922:922:922))
        (PORT datad (509:509:509) (577:577:577))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1450:1450:1450))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2338:2338:2338) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1328:1328:1328))
        (PORT d[1] (4291:4291:4291) (4896:4896:4896))
        (PORT d[2] (2817:2817:2817) (3202:3202:3202))
        (PORT d[3] (1452:1452:1452) (1637:1637:1637))
        (PORT d[4] (1325:1325:1325) (1516:1516:1516))
        (PORT d[5] (3941:3941:3941) (4561:4561:4561))
        (PORT d[6] (4162:4162:4162) (4749:4749:4749))
        (PORT d[7] (2880:2880:2880) (3368:3368:3368))
        (PORT d[8] (2759:2759:2759) (3183:3183:3183))
        (PORT d[9] (2679:2679:2679) (3054:3054:3054))
        (PORT d[10] (3340:3340:3340) (3816:3816:3816))
        (PORT d[11] (2553:2553:2553) (2926:2926:2926))
        (PORT d[12] (2095:2095:2095) (2435:2435:2435))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2335:2335:2335) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1244:1244:1244))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT ena (2335:2335:2335) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1762:1762:1762))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT ena (2338:2338:2338) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (2338:2338:2338) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1839:1839:1839))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6886:6886:6886) (6123:6123:6123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3950:3950:3950))
        (PORT d[1] (4534:4534:4534) (5207:5207:5207))
        (PORT d[2] (4292:4292:4292) (4913:4913:4913))
        (PORT d[3] (3815:3815:3815) (4307:4307:4307))
        (PORT d[4] (2720:2720:2720) (3118:3118:3118))
        (PORT d[5] (3206:3206:3206) (3715:3715:3715))
        (PORT d[6] (4266:4266:4266) (4899:4899:4899))
        (PORT d[7] (2428:2428:2428) (2728:2728:2728))
        (PORT d[8] (3401:3401:3401) (3941:3941:3941))
        (PORT d[9] (2726:2726:2726) (3126:3126:3126))
        (PORT d[10] (4286:4286:4286) (4899:4899:4899))
        (PORT d[11] (2995:2995:2995) (3439:3439:3439))
        (PORT d[12] (3485:3485:3485) (4005:4005:4005))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6883:6883:6883) (6122:6122:6122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3482:3482:3482))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6883:6883:6883) (6122:6122:6122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1741:1741:1741))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6886:6886:6886) (6123:6123:6123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (6886:6886:6886) (6123:6123:6123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1621:1621:1621))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2917:2917:2917) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (903:903:903))
        (PORT d[1] (884:884:884) (1014:1014:1014))
        (PORT d[2] (1675:1675:1675) (1917:1917:1917))
        (PORT d[3] (1150:1150:1150) (1301:1301:1301))
        (PORT d[4] (1266:1266:1266) (1444:1444:1444))
        (PORT d[5] (4313:4313:4313) (4982:4982:4982))
        (PORT d[6] (1907:1907:1907) (2161:2161:2161))
        (PORT d[7] (3462:3462:3462) (4043:4043:4043))
        (PORT d[8] (1787:1787:1787) (2056:2056:2056))
        (PORT d[9] (1173:1173:1173) (1344:1344:1344))
        (PORT d[10] (2344:2344:2344) (2656:2656:2656))
        (PORT d[11] (2953:2953:2953) (3382:3382:3382))
        (PORT d[12] (999:999:999) (1142:1142:1142))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2914:2914:2914) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (713:713:713))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT ena (2914:2914:2914) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1964:1964:1964))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2917:2917:2917) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2917:2917:2917) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (395:395:395) (462:462:462))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (3190:3190:3190) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (784:784:784))
        (PORT d[1] (680:680:680) (778:778:778))
        (PORT d[2] (1850:1850:1850) (2114:2114:2114))
        (PORT d[3] (822:822:822) (936:936:936))
        (PORT d[4] (552:552:552) (638:638:638))
        (PORT d[5] (548:548:548) (628:628:628))
        (PORT d[6] (714:714:714) (814:814:814))
        (PORT d[7] (3640:3640:3640) (4241:4241:4241))
        (PORT d[8] (643:643:643) (741:741:741))
        (PORT d[9] (1549:1549:1549) (1778:1778:1778))
        (PORT d[10] (2148:2148:2148) (2440:2440:2440))
        (PORT d[11] (1197:1197:1197) (1372:1372:1372))
        (PORT d[12] (1527:1527:1527) (1742:1742:1742))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (3187:3187:3187) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (921:921:921))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (3187:3187:3187) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2346:2346:2346))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT ena (3190:3190:3190) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (3190:3190:3190) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (606:606:606))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (662:662:662) (744:744:744))
        (PORT datad (341:341:341) (385:385:385))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1316:1316:1316))
        (PORT datab (576:576:576) (693:693:693))
        (PORT datac (1177:1177:1177) (1332:1332:1332))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1429:1429:1429))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2768:2768:2768) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (911:911:911))
        (PORT d[1] (904:904:904) (1037:1037:1037))
        (PORT d[2] (1484:1484:1484) (1686:1686:1686))
        (PORT d[3] (1139:1139:1139) (1289:1289:1289))
        (PORT d[4] (967:967:967) (1103:1103:1103))
        (PORT d[5] (4310:4310:4310) (4978:4978:4978))
        (PORT d[6] (1730:1730:1730) (1955:1955:1955))
        (PORT d[7] (3272:3272:3272) (3824:3824:3824))
        (PORT d[8] (1794:1794:1794) (2072:2072:2072))
        (PORT d[9] (1174:1174:1174) (1350:1350:1350))
        (PORT d[10] (2327:2327:2327) (2632:2632:2632))
        (PORT d[11] (2932:2932:2932) (3357:3357:3357))
        (PORT d[12] (972:972:972) (1107:1107:1107))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2765:2765:2765) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (920:920:920))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (PORT ena (2765:2765:2765) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1951:1951:1951))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT ena (2768:2768:2768) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (2768:2768:2768) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1644:1644:1644))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2323:2323:2323) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1334:1334:1334))
        (PORT d[1] (4292:4292:4292) (4897:4897:4897))
        (PORT d[2] (2657:2657:2657) (3027:3027:3027))
        (PORT d[3] (1772:1772:1772) (2000:2000:2000))
        (PORT d[4] (1322:1322:1322) (1511:1511:1511))
        (PORT d[5] (3749:3749:3749) (4339:4339:4339))
        (PORT d[6] (1872:1872:1872) (2113:2113:2113))
        (PORT d[7] (2879:2879:2879) (3367:3367:3367))
        (PORT d[8] (2759:2759:2759) (3182:3182:3182))
        (PORT d[9] (2649:2649:2649) (3013:3013:3013))
        (PORT d[10] (1582:1582:1582) (1790:1790:1790))
        (PORT d[11] (2425:2425:2425) (2779:2779:2779))
        (PORT d[12] (2087:2087:2087) (2427:2427:2427))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2320:2320:2320) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2910:2910:2910))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT ena (2320:2320:2320) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1743:1743:1743))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT ena (2323:2323:2323) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2323:2323:2323) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1459:1459:1459))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2520:2520:2520) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1505:1505:1505))
        (PORT d[1] (4457:4457:4457) (5080:5080:5080))
        (PORT d[2] (2835:2835:2835) (3225:3225:3225))
        (PORT d[3] (1448:1448:1448) (1629:1629:1629))
        (PORT d[4] (1303:1303:1303) (1494:1494:1494))
        (PORT d[5] (3936:3936:3936) (4550:4550:4550))
        (PORT d[6] (4336:4336:4336) (4943:4943:4943))
        (PORT d[7] (3075:3075:3075) (3598:3598:3598))
        (PORT d[8] (2931:2931:2931) (3378:3378:3378))
        (PORT d[9] (2814:2814:2814) (3200:3200:3200))
        (PORT d[10] (3347:3347:3347) (3823:3823:3823))
        (PORT d[11] (2561:2561:2561) (2930:2930:2930))
        (PORT d[12] (2244:2244:2244) (2600:2600:2600))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2517:2517:2517) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2030:2030:2030))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT ena (2517:2517:2517) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1708:1708:1708))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT ena (2520:2520:2520) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT d[0] (2520:2520:2520) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (928:928:928))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (606:606:606))
        (PORT datab (1213:1213:1213) (1383:1383:1383))
        (PORT datac (1025:1025:1025) (1168:1168:1168))
        (PORT datad (562:562:562) (668:668:668))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (646:646:646))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3749:3749:3749) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (659:659:659))
        (PORT d[1] (3860:3860:3860) (4426:4426:4426))
        (PORT d[2] (3534:3534:3534) (4045:4045:4045))
        (PORT d[3] (1001:1001:1001) (1133:1133:1133))
        (PORT d[4] (2750:2750:2750) (3160:3160:3160))
        (PORT d[5] (902:902:902) (1034:1034:1034))
        (PORT d[6] (3473:3473:3473) (3968:3968:3968))
        (PORT d[7] (738:738:738) (841:841:841))
        (PORT d[8] (2898:2898:2898) (3342:3342:3342))
        (PORT d[9] (1931:1931:1931) (2230:2230:2230))
        (PORT d[10] (1794:1794:1794) (2041:2041:2041))
        (PORT d[11] (3181:3181:3181) (3658:3658:3658))
        (PORT d[12] (2289:2289:2289) (2610:2610:2610))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3746:3746:3746) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1931:1931:1931))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (3746:3746:3746) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1598:1598:1598))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT ena (3749:3749:3749) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (3749:3749:3749) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (817:817:817))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (662:662:662) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (950:950:950))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (885:885:885) (1012:1012:1012))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (885:885:885) (1012:1012:1012))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (953:953:953))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datad (984:984:984) (1146:1146:1146))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (662:662:662))
        (PORT datab (353:353:353) (418:418:418))
        (PORT datad (674:674:674) (790:790:790))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (725:725:725))
        (PORT datab (298:298:298) (346:346:346))
        (PORT datac (156:156:156) (185:185:185))
        (PORT datad (725:725:725) (826:826:826))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (PORT ena (886:886:886) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (816:816:816))
        (PORT datac (682:682:682) (797:797:797))
        (PORT datad (837:837:837) (979:979:979))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (229:229:229))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datad (324:324:324) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (219:219:219))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (328:328:328) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (402:402:402) (484:484:484))
        (PORT datac (480:480:480) (548:548:548))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (475:475:475))
        (PORT datab (364:364:364) (446:446:446))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (218:218:218))
        (PORT datad (151:151:151) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (228:228:228))
        (PORT datab (362:362:362) (434:434:434))
        (PORT datad (230:230:230) (286:286:286))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (PORT ena (694:694:694) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (415:415:415))
        (PORT datab (497:497:497) (590:590:590))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (332:332:332))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (588:588:588))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (151:151:151) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (570:570:570))
        (PORT datab (404:404:404) (486:486:486))
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (463:463:463))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (986:986:986))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (275:275:275) (308:308:308))
        (PORT datad (106:106:106) (123:123:123))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (166:166:166) (222:222:222))
        (PORT datac (1047:1047:1047) (1204:1204:1204))
        (PORT datad (313:313:313) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (243:243:243))
        (PORT datac (208:208:208) (257:257:257))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (1048:1048:1048) (1206:1206:1206))
        (PORT datad (308:308:308) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (1048:1048:1048) (1206:1206:1206))
        (PORT datad (309:309:309) (361:361:361))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (470:470:470))
        (PORT datad (582:582:582) (676:676:676))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (360:360:360) (425:425:425))
        (PORT datad (671:671:671) (786:786:786))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1221:1221:1221))
        (PORT datab (844:844:844) (993:993:993))
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (701:701:701))
        (PORT datab (490:490:490) (572:572:572))
        (PORT datac (794:794:794) (882:882:882))
        (PORT datad (316:316:316) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1328:1328:1328) (1357:1357:1357))
        (PORT ena (666:666:666) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (462:462:462))
        (PORT datab (1072:1072:1072) (1242:1242:1242))
        (PORT datac (613:613:613) (705:705:705))
        (PORT datad (377:377:377) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1048:1048:1048))
        (PORT datab (312:312:312) (359:359:359))
        (PORT datad (335:335:335) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (538:538:538))
        (PORT datab (601:601:601) (711:711:711))
        (PORT datad (501:501:501) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (939:939:939) (1049:1049:1049))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT sclr (928:928:928) (1074:1074:1074))
        (PORT sload (808:808:808) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (892:892:892))
        (PORT datab (414:414:414) (503:503:503))
        (PORT datac (772:772:772) (888:888:888))
        (PORT datad (573:573:573) (693:693:693))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (628:628:628))
        (PORT datac (593:593:593) (699:699:699))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (756:756:756))
        (PORT datab (498:498:498) (569:569:569))
        (PORT datac (506:506:506) (609:609:609))
        (PORT datad (439:439:439) (503:503:503))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (679:679:679) (775:775:775))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (946:946:946))
        (PORT datac (683:683:683) (807:807:807))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (1036:1036:1036) (1166:1166:1166))
        (PORT datac (753:753:753) (853:853:853))
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (PORT ena (658:658:658) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (978:978:978))
        (PORT datab (364:364:364) (434:434:434))
        (PORT datac (474:474:474) (564:564:564))
        (PORT datad (194:194:194) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (370:370:370))
        (PORT datab (297:297:297) (345:345:345))
        (PORT datad (620:620:620) (724:724:724))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (719:719:719) (790:790:790))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (373:373:373))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datad (886:886:886) (1023:1023:1023))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (584:584:584))
        (PORT datab (490:490:490) (574:574:574))
        (PORT datad (502:502:502) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (726:726:726))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT sclr (928:928:928) (1074:1074:1074))
        (PORT sload (808:808:808) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src3_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (509:509:509) (603:603:603))
        (PORT datac (1057:1057:1057) (1212:1212:1212))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (409:409:409))
        (PORT datac (191:191:191) (224:224:224))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (203:203:203) (263:263:263))
        (PORT datac (329:329:329) (383:383:383))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (510:510:510) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (1030:1030:1030))
        (PORT datad (483:483:483) (567:567:567))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1139:1139:1139))
        (PORT ena (587:587:587) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (372:372:372) (444:444:444))
        (PORT datac (360:360:360) (434:434:434))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (476:476:476) (527:527:527))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (300:300:300))
        (PORT datab (174:174:174) (226:226:226))
        (PORT datad (147:147:147) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (401:401:401))
        (PORT datab (366:366:366) (450:450:450))
        (PORT datac (316:316:316) (371:371:371))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT asdata (494:494:494) (553:553:553))
        (PORT clrn (1132:1132:1132) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (357:357:357) (422:422:422))
        (PORT datac (302:302:302) (368:368:368))
        (PORT datad (673:673:673) (788:788:788))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (424:424:424))
        (PORT datab (702:702:702) (833:833:833))
        (PORT datad (782:782:782) (919:919:919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (467:467:467) (541:541:541))
        (PORT datac (851:851:851) (988:988:988))
        (PORT datad (480:480:480) (555:555:555))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1139:1139:1139) (1145:1145:1145))
        (PORT ena (658:658:658) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (371:371:371))
        (PORT datab (632:632:632) (742:742:742))
        (PORT datad (812:812:812) (925:925:925))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (933:933:933) (1051:1051:1051))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (935:935:935))
        (PORT datab (484:484:484) (563:563:563))
        (PORT datad (423:423:423) (481:481:481))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (547:547:547))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (969:969:969))
        (PORT datab (768:768:768) (918:918:918))
        (PORT datac (670:670:670) (789:789:789))
        (PORT datad (486:486:486) (574:574:574))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1422:1422:1422) (1641:1641:1641))
        (PORT datac (520:520:520) (610:610:610))
        (PORT datad (394:394:394) (477:477:477))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (731:731:731))
        (PORT datab (789:789:789) (903:903:903))
        (PORT datac (457:457:457) (568:568:568))
        (PORT datad (355:355:355) (410:410:410))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT asdata (672:672:672) (767:767:767))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (950:950:950))
        (PORT datab (1025:1025:1025) (1199:1199:1199))
        (PORT datad (590:590:590) (670:670:670))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (683:683:683))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (980:980:980) (1145:1145:1145))
        (PORT datac (539:539:539) (632:632:632))
        (PORT datad (355:355:355) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (PORT ena (796:796:796) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (759:759:759))
        (PORT datab (364:364:364) (434:434:434))
        (PORT datac (595:595:595) (696:696:696))
        (PORT datad (193:193:193) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1027:1027:1027))
        (PORT datab (848:848:848) (1004:1004:1004))
        (PORT datac (778:778:778) (900:900:900))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (850:850:850) (1010:1010:1010))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1424:1424:1424) (1650:1650:1650))
        (PORT datac (616:616:616) (712:712:712))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (625:625:625))
        (PORT datab (480:480:480) (556:556:556))
        (PORT datac (375:375:375) (449:449:449))
        (PORT datad (649:649:649) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1010:1010:1010) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (593:593:593))
        (PORT datac (563:563:563) (678:678:678))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (592:592:592))
        (PORT datab (344:344:344) (410:410:410))
        (PORT datac (846:846:846) (975:975:975))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (621:621:621))
        (PORT datab (572:572:572) (684:684:684))
        (PORT datac (725:725:725) (856:856:856))
        (PORT datad (639:639:639) (723:723:723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (848:848:848) (943:943:943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (756:756:756))
        (PORT datac (590:590:590) (689:689:689))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (862:862:862) (996:996:996))
        (PORT datac (436:436:436) (498:498:498))
        (PORT datad (472:472:472) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (706:706:706) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (359:359:359) (437:437:437))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (385:385:385))
        (PORT datac (516:516:516) (607:607:607))
        (PORT datad (513:513:513) (600:600:600))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (813:813:813) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (151:151:151) (204:204:204))
        (PORT datad (398:398:398) (481:481:481))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (423:423:423))
        (PORT datab (501:501:501) (581:581:581))
        (PORT datad (338:338:338) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (551:551:551) (634:634:634))
        (PORT sload (1114:1114:1114) (1247:1247:1247))
        (PORT ena (816:816:816) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1610:1610:1610) (1860:1860:1860))
        (PORT datac (532:532:532) (634:634:634))
        (PORT datad (772:772:772) (889:889:889))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (219:219:219))
        (PORT datac (150:150:150) (203:203:203))
        (PORT datad (399:399:399) (483:483:483))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (611:611:611))
        (PORT datab (516:516:516) (611:611:611))
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (809:809:809) (906:906:906))
        (PORT sload (668:668:668) (748:748:748))
        (PORT ena (757:757:757) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (464:464:464))
        (PORT datab (377:377:377) (451:451:451))
        (PORT datac (608:608:608) (713:713:713))
        (PORT datad (647:647:647) (754:754:754))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (559:559:559) (674:674:674))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (494:494:494))
        (PORT datab (650:650:650) (752:752:752))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (480:480:480) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (874:874:874))
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (367:367:367) (449:449:449))
        (PORT datad (661:661:661) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (757:757:757))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (598:598:598))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (421:421:421) (475:475:475))
        (PORT datad (628:628:628) (723:723:723))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (625:625:625))
        (PORT datab (905:905:905) (1060:1060:1060))
        (PORT datac (540:540:540) (633:633:633))
        (PORT datad (674:674:674) (778:778:778))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (1043:1043:1043))
        (PORT datac (447:447:447) (526:526:526))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (647:647:647) (749:749:749))
        (PORT datac (430:430:430) (491:491:491))
        (PORT datad (482:482:482) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (584:584:584))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (663:663:663) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (403:403:403))
        (PORT datab (226:226:226) (286:286:286))
        (PORT datac (197:197:197) (234:234:234))
        (PORT datad (179:179:179) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (256:256:256))
        (PORT datab (311:311:311) (381:381:381))
        (PORT datad (329:329:329) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (744:744:744))
        (PORT datab (617:617:617) (728:728:728))
        (PORT datac (298:298:298) (362:362:362))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (746:746:746))
        (PORT datab (388:388:388) (474:474:474))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (625:625:625))
        (PORT datab (628:628:628) (714:714:714))
        (PORT datac (492:492:492) (579:579:579))
        (PORT datad (311:311:311) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (772:772:772))
        (PORT datac (628:628:628) (739:739:739))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (687:687:687))
        (PORT datab (512:512:512) (600:600:600))
        (PORT datac (599:599:599) (691:691:691))
        (PORT datad (834:834:834) (974:974:974))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1127:1127:1127) (1134:1134:1134))
        (PORT ena (666:666:666) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (643:643:643))
        (PORT datab (366:366:366) (435:435:435))
        (PORT datac (520:520:520) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (241:241:241))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (195:195:195) (231:231:231))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1124:1124:1124))
        (PORT datab (665:665:665) (789:789:789))
        (PORT datac (617:617:617) (704:704:704))
        (PORT datad (615:615:615) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (489:489:489))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (1021:1021:1021) (1169:1169:1169))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (491:491:491))
        (PORT datab (330:330:330) (383:383:383))
        (PORT datac (165:165:165) (197:197:197))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (505:505:505) (557:557:557))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (PORT sclr (804:804:804) (914:914:914))
        (PORT sload (944:944:944) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (499:499:499))
        (PORT datab (562:562:562) (673:673:673))
        (PORT datac (460:460:460) (539:539:539))
        (PORT datad (459:459:459) (533:533:533))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (736:736:736))
        (PORT datab (792:792:792) (907:907:907))
        (PORT datac (455:455:455) (566:566:566))
        (PORT datad (364:364:364) (427:427:427))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT asdata (765:765:765) (885:885:885))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1097:1097:1097))
        (PORT datab (480:480:480) (558:558:558))
        (PORT datad (647:647:647) (770:770:770))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (PORT datab (592:592:592) (693:693:693))
        (PORT datad (351:351:351) (422:422:422))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (2169:2169:2169) (2511:2511:2511))
        (PORT datac (191:191:191) (227:227:227))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (PORT ena (623:623:623) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (675:675:675))
        (PORT datab (772:772:772) (922:922:922))
        (PORT datac (842:842:842) (1006:1006:1006))
        (PORT datad (483:483:483) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (676:676:676))
        (PORT datab (630:630:630) (749:749:749))
        (PORT datac (349:349:349) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (1055:1055:1055))
        (PORT datab (543:543:543) (647:647:647))
        (PORT datac (720:720:720) (858:858:858))
        (PORT datad (667:667:667) (783:783:783))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (398:398:398))
        (PORT datab (652:652:652) (790:790:790))
        (PORT datac (419:419:419) (477:477:477))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (328:328:328) (380:380:380))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (727:727:727))
        (PORT datac (377:377:377) (448:448:448))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (624:624:624))
        (PORT datab (848:848:848) (1005:1005:1005))
        (PORT datac (550:550:550) (662:662:662))
        (PORT datad (590:590:590) (677:677:677))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1134:1134:1134) (1141:1141:1141))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (399:399:399))
        (PORT datab (891:891:891) (1022:1022:1022))
        (PORT datad (450:450:450) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (503:503:503) (556:556:556))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (601:601:601))
        (PORT datab (773:773:773) (907:907:907))
        (PORT datac (897:897:897) (1032:1032:1032))
        (PORT datad (748:748:748) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (639:639:639) (758:758:758))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (808:808:808))
        (PORT datac (684:684:684) (803:803:803))
        (PORT datad (427:427:427) (504:504:504))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (380:380:380))
        (PORT datac (471:471:471) (544:544:544))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1137:1137:1137) (1143:1143:1143))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (625:625:625))
        (PORT datab (625:625:625) (711:711:711))
        (PORT datac (462:462:462) (537:537:537))
        (PORT datad (642:642:642) (754:754:754))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (714:714:714))
        (PORT datab (644:644:644) (757:757:757))
        (PORT datad (643:643:643) (748:748:748))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (448:448:448))
        (PORT datac (354:354:354) (427:427:427))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (534:534:534))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (2178:2178:2178) (2489:2489:2489))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (805:805:805) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (981:981:981))
        (PORT datab (690:690:690) (823:823:823))
        (PORT datac (288:288:288) (331:331:331))
        (PORT datad (330:330:330) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (609:609:609))
        (PORT datab (526:526:526) (627:627:627))
        (PORT datac (495:495:495) (601:601:601))
        (PORT datad (917:917:917) (1076:1076:1076))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (193:193:193) (229:229:229))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (248:248:248))
        (PORT datab (618:618:618) (724:724:724))
        (PORT datac (659:659:659) (781:781:781))
        (PORT datad (347:347:347) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT asdata (893:893:893) (978:978:978))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (763:763:763))
        (PORT datad (446:446:446) (522:522:522))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (766:766:766) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (160:160:160) (210:210:210))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (198:198:198))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (406:406:406))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (144:144:144) (187:187:187))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1116:1116:1116) (1121:1121:1121))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (620:620:620))
        (PORT datab (216:216:216) (281:281:281))
        (PORT datad (602:602:602) (699:699:699))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (552:552:552))
        (PORT datac (483:483:483) (566:566:566))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (366:366:366))
        (PORT datab (443:443:443) (520:520:520))
        (PORT datad (380:380:380) (443:443:443))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (763:763:763))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datac (669:669:669) (789:789:789))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (397:397:397))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (464:464:464) (525:525:525))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (422:422:422))
        (PORT datab (545:545:545) (656:656:656))
        (PORT datad (228:228:228) (274:274:274))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (386:386:386) (442:442:442))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT sload (661:661:661) (734:734:734))
        (PORT ena (633:633:633) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (621:621:621))
        (PORT datab (372:372:372) (441:441:441))
        (PORT datac (362:362:362) (428:428:428))
        (PORT datad (213:213:213) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (459:459:459))
        (PORT datab (372:372:372) (442:442:442))
        (PORT datad (287:287:287) (338:338:338))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (350:350:350) (411:411:411))
        (PORT datac (446:446:446) (513:513:513))
        (PORT datad (354:354:354) (410:410:410))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1142:1142:1142) (1148:1148:1148))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (885:885:885))
        (PORT datab (527:527:527) (632:632:632))
        (PORT datac (613:613:613) (719:719:719))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (334:334:334) (404:404:404))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1045:1045:1045))
        (PORT datac (344:344:344) (423:423:423))
        (PORT datad (760:760:760) (901:901:901))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (593:593:593))
        (PORT datab (493:493:493) (575:575:575))
        (PORT datac (538:538:538) (643:643:643))
        (PORT datad (321:321:321) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1040:1040:1040))
        (PORT datab (366:366:366) (447:447:447))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (760:760:760) (900:900:900))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (885:885:885))
        (PORT datab (528:528:528) (633:633:633))
        (PORT datac (613:613:613) (719:719:719))
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (477:477:477) (570:570:570))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (345:345:345) (406:406:406))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1103:1103:1103))
        (PORT datab (672:672:672) (793:793:793))
        (PORT datac (714:714:714) (848:848:848))
        (PORT datad (456:456:456) (527:527:527))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (298:298:298))
        (PORT datac (332:332:332) (402:402:402))
        (PORT datad (363:363:363) (437:437:437))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (887:887:887))
        (PORT datab (522:522:522) (627:627:627))
        (PORT datac (611:611:611) (717:717:717))
        (PORT datad (366:366:366) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (599:599:599))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (215:215:215) (277:277:277))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (215:215:215) (277:277:277))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (PORT ena (934:934:934) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (PORT ena (934:934:934) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (336:336:336) (406:406:406))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (PORT ena (934:934:934) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (740:740:740))
        (PORT datab (521:521:521) (625:625:625))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (609:609:609))
        (PORT datab (376:376:376) (451:451:451))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (529:529:529) (630:630:630))
        (PORT datac (635:635:635) (747:747:747))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (454:454:454))
        (PORT datab (644:644:644) (758:758:758))
        (PORT datac (922:922:922) (1083:1083:1083))
        (PORT datad (456:456:456) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (645:645:645))
        (PORT datac (923:923:923) (1083:1083:1083))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (536:536:536) (636:636:636))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (659:659:659))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (533:533:533) (635:635:635))
        (PORT datad (543:543:543) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1205:1205:1205))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (1145:1145:1145) (1153:1153:1153))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (619:619:619))
        (PORT datab (646:646:646) (773:773:773))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (285:285:285) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1316:1316:1316) (1334:1334:1334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (629:629:629))
        (PORT datac (356:356:356) (421:421:421))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (501:501:501))
        (PORT datac (486:486:486) (561:561:561))
        (PORT datad (103:103:103) (129:129:129))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (265:265:265))
        (PORT datab (969:969:969) (1120:1120:1120))
        (PORT datad (302:302:302) (354:354:354))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (277:277:277))
        (PORT datab (1171:1171:1171) (1361:1361:1361))
        (PORT datac (304:304:304) (357:357:357))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (389:389:389))
        (PORT datab (409:409:409) (506:506:506))
        (PORT datac (486:486:486) (562:562:562))
        (PORT datad (110:110:110) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1137:1137:1137))
        (PORT ena (527:527:527) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (733:733:733))
        (PORT datab (909:909:909) (1068:1068:1068))
        (PORT datac (277:277:277) (318:318:318))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1154:1154:1154))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (497:497:497))
        (PORT datab (721:721:721) (854:854:854))
        (PORT datac (821:821:821) (962:962:962))
        (PORT datad (581:581:581) (694:694:694))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (899:899:899))
        (PORT datac (482:482:482) (546:546:546))
        (PORT datad (424:424:424) (481:481:481))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (490:490:490))
        (PORT datab (351:351:351) (415:415:415))
        (PORT datad (431:431:431) (488:488:488))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (519:519:519) (573:573:573))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (PORT sclr (804:804:804) (914:914:914))
        (PORT sload (944:944:944) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (457:457:457))
        (PORT datab (445:445:445) (513:513:513))
        (PORT datac (542:542:542) (613:613:613))
        (PORT datad (364:364:364) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (532:532:532))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (435:435:435) (496:496:496))
        (PORT datad (114:114:114) (134:134:134))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (638:638:638) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (400:400:400))
        (PORT datab (357:357:357) (409:409:409))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT asdata (484:484:484) (531:531:531))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (PORT ena (427:427:427) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (324:324:324))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (208:208:208))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (148:148:148) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (220:220:220))
        (PORT datab (208:208:208) (249:249:249))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (128:128:128) (174:174:174))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT asdata (592:592:592) (646:646:646))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (779:779:779) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1098:1098:1098))
        (PORT datab (481:481:481) (559:559:559))
        (PORT datad (645:645:645) (768:768:768))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (452:452:452))
        (PORT datac (357:357:357) (434:434:434))
        (PORT datad (476:476:476) (562:562:562))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (204:204:204) (245:245:245))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1419:1419:1419) (1595:1595:1595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1338:1338:1338) (1366:1366:1366))
        (PORT ena (623:623:623) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (921:921:921))
        (PORT datab (235:235:235) (280:280:280))
        (PORT datac (380:380:380) (461:461:461))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (359:359:359))
        (PORT datab (496:496:496) (591:591:591))
        (PORT datac (1016:1016:1016) (1184:1184:1184))
        (PORT datad (504:504:504) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (428:428:428))
        (PORT datad (329:329:329) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1149:1149:1149))
        (PORT ena (934:934:934) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (935:935:935) (1073:1073:1073))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (434:434:434))
        (PORT datab (498:498:498) (590:590:590))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (352:352:352))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT sload (899:899:899) (821:821:821))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (498:498:498))
        (PORT datab (395:395:395) (470:470:470))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (384:384:384) (456:456:456))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (424:424:424))
        (PORT datab (196:196:196) (231:231:231))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (722:722:722) (643:643:643))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (631:631:631))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1287:1287:1287))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (373:373:373))
        (PORT datab (833:833:833) (964:964:964))
        (PORT datac (166:166:166) (195:195:195))
        (PORT datad (114:114:114) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (637:637:637))
        (PORT datab (2561:2561:2561) (2203:2203:2203))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (828:828:828) (922:922:922))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (721:721:721))
        (PORT datac (387:387:387) (472:472:472))
        (PORT datad (489:489:489) (584:584:584))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (608:608:608))
        (PORT datab (437:437:437) (506:506:506))
        (PORT datac (382:382:382) (460:460:460))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (906:906:906) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (535:535:535) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datab (222:222:222) (286:286:286))
        (PORT datad (197:197:197) (231:231:231))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (721:721:721))
        (PORT datab (358:358:358) (436:436:436))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (612:612:612))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (454:454:454))
        (PORT datab (532:532:532) (635:635:635))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (318:318:318) (364:364:364))
        (PORT clrn (971:971:971) (1079:1079:1079))
        (PORT sload (899:899:899) (821:821:821))
        (PORT ena (613:613:613) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2067:2067:2067))
        (PORT datad (550:550:550) (647:647:647))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (482:482:482))
        (PORT datab (396:396:396) (471:471:471))
        (PORT datac (399:399:399) (472:472:472))
        (PORT datad (342:342:342) (412:412:412))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (674:674:674))
        (PORT datac (501:501:501) (600:600:600))
        (PORT datad (375:375:375) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (209:209:209))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (225:225:225))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (212:212:212))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (622:622:622))
        (PORT datad (373:373:373) (448:448:448))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (672:672:672))
        (PORT datab (560:560:560) (662:662:662))
        (PORT datac (367:367:367) (448:448:448))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (322:322:322) (376:376:376))
        (PORT ena (572:572:572) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (226:226:226))
        (PORT datab (165:165:165) (227:227:227))
        (PORT datac (139:139:139) (191:191:191))
        (PORT datad (142:142:142) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (369:369:369) (453:453:453))
        (PORT datac (383:383:383) (458:458:458))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (322:322:322) (376:376:376))
        (PORT ena (572:572:572) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (322:322:322) (376:376:376))
        (PORT ena (572:572:572) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (224:224:224))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (322:322:322) (376:376:376))
        (PORT ena (572:572:572) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (322:322:322) (376:376:376))
        (PORT ena (572:572:572) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (227:227:227))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (143:143:143) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (673:673:673))
        (PORT datab (372:372:372) (455:455:455))
        (PORT datac (385:385:385) (460:460:460))
        (PORT datad (135:135:135) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (225:225:225))
        (PORT datab (168:168:168) (231:231:231))
        (PORT datac (140:140:140) (194:194:194))
        (PORT datad (145:145:145) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (231:231:231))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (146:146:146) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (679:679:679))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (2476:2476:2476) (2146:2146:2146))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (672:672:672))
        (PORT datab (560:560:560) (662:662:662))
        (PORT datac (367:367:367) (448:448:448))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (233:233:233))
        (PORT datac (153:153:153) (211:211:211))
        (PORT datad (148:148:148) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (677:677:677))
        (PORT datab (329:329:329) (376:376:376))
        (PORT datac (142:142:142) (196:196:196))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (176:176:176) (215:215:215))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (678:678:678))
        (PORT datab (329:329:329) (376:376:376))
        (PORT datac (142:142:142) (196:196:196))
        (PORT datad (139:139:139) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (231:231:231))
        (PORT datab (169:169:169) (232:232:232))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (146:146:146) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (232:232:232))
        (PORT datab (170:170:170) (233:233:233))
        (PORT datac (142:142:142) (196:196:196))
        (PORT datad (172:172:172) (200:200:200))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (150:150:150))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (480:480:480))
        (PORT datab (391:391:391) (465:465:465))
        (PORT datac (402:402:402) (475:475:475))
        (PORT datad (344:344:344) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (450:450:450))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (117:117:117) (138:138:138))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1400:1400:1400) (1584:1584:1584))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (484:484:484))
        (PORT datab (404:404:404) (481:481:481))
        (PORT datac (761:761:761) (869:869:869))
        (PORT datad (515:515:515) (597:597:597))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (486:486:486))
        (PORT datab (401:401:401) (477:477:477))
        (PORT datac (399:399:399) (472:472:472))
        (PORT datad (591:591:591) (675:675:675))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2374:2374:2374) (2039:2039:2039))
        (PORT datad (524:524:524) (628:628:628))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (521:521:521) (625:625:625))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (524:524:524) (628:628:628))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (521:521:521) (624:624:624))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (280:280:280))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (246:246:246))
        (PORT datad (159:159:159) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (403:403:403))
        (PORT datab (201:201:201) (237:237:237))
        (PORT datac (158:158:158) (215:215:215))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (622:622:622))
        (PORT datab (386:386:386) (473:473:473))
        (PORT datac (548:548:548) (643:643:643))
        (PORT datad (373:373:373) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (644:644:644) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (239:239:239))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (644:644:644) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (235:235:235))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (644:644:644) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (239:239:239))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (644:644:644) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (219:219:219))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (442:442:442))
        (PORT ena (644:644:644) (692:692:692))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (212:212:212) (265:265:265))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (246:246:246))
        (PORT datac (164:164:164) (222:222:222))
        (PORT datad (160:160:160) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (294:294:294) (346:346:346))
        (PORT datac (175:175:175) (201:201:201))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2283:2283:2283) (1969:1969:1969))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (485:485:485))
        (PORT datab (401:401:401) (478:478:478))
        (PORT datac (350:350:350) (429:429:429))
        (PORT datad (590:590:590) (674:674:674))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (158:158:158) (214:214:214))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (750:750:750) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT ena (750:750:750) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (750:750:750) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (750:750:750) (818:818:818))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (406:406:406))
        (PORT datab (243:243:243) (305:305:305))
        (PORT datac (213:213:213) (272:272:272))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (240:240:240))
        (PORT datab (226:226:226) (285:285:285))
        (PORT datac (159:159:159) (216:216:216))
        (PORT datad (154:154:154) (208:208:208))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (281:281:281))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (247:247:247))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datac (164:164:164) (222:222:222))
        (PORT datad (160:160:160) (215:215:215))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (248:248:248))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (149:149:149) (199:199:199))
        (PORT datad (161:161:161) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (240:240:240))
        (PORT datab (162:162:162) (219:219:219))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (241:241:241))
        (PORT datab (163:163:163) (220:220:220))
        (PORT datac (162:162:162) (221:221:221))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (246:246:246))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (244:244:244))
        (PORT datab (228:228:228) (287:287:287))
        (PORT datac (161:161:161) (220:220:220))
        (PORT datad (157:157:157) (212:212:212))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (241:241:241))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (154:154:154) (208:208:208))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (653:653:653))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (203:203:203) (260:260:260))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (474:474:474))
        (PORT datac (549:549:549) (644:644:644))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (674:674:674))
        (PORT datab (385:385:385) (472:472:472))
        (PORT datac (546:546:546) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2460:2460:2460) (2148:2148:2148))
        (PORT sload (741:741:741) (825:825:825))
        (PORT ena (770:770:770) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (741:741:741) (825:825:825))
        (PORT ena (770:770:770) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (741:741:741) (825:825:825))
        (PORT ena (770:770:770) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (741:741:741) (825:825:825))
        (PORT ena (770:770:770) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (456:456:456))
        (PORT datab (500:500:500) (607:607:607))
        (PORT datac (597:597:597) (691:691:691))
        (PORT datad (382:382:382) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (481:481:481))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (350:350:350) (428:428:428))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (499:499:499) (605:605:605))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (827:827:827) (917:917:917))
        (PORT ena (658:658:658) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (821:821:821) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (755:755:755))
        (PORT datab (381:381:381) (456:456:456))
        (PORT datac (609:609:609) (714:714:714))
        (PORT datad (644:644:644) (751:751:751))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (561:561:561) (676:676:676))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (596:596:596))
        (PORT datab (134:134:134) (185:185:185))
        (PORT datac (336:336:336) (397:397:397))
        (PORT datad (630:630:630) (726:726:726))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (538:538:538) (586:586:586))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (784:784:784) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1442:1442:1442) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1170:1170:1170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (129:129:129) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (392:392:392) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (245:245:245))
        (PORT datab (166:166:166) (224:224:224))
        (PORT datac (328:328:328) (382:382:382))
        (PORT datad (809:809:809) (951:951:951))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (1034:1034:1034) (1186:1186:1186))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (344:344:344) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (501:501:501) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (913:913:913))
        (PORT datab (675:675:675) (808:808:808))
        (PORT datac (436:436:436) (516:516:516))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3313:3313:3313) (2925:2925:2925))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1890:1890:1890))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (5384:5384:5384) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2864:2864:2864))
        (PORT d[1] (3004:3004:3004) (3449:3449:3449))
        (PORT d[2] (4179:4179:4179) (4769:4769:4769))
        (PORT d[3] (2535:2535:2535) (2866:2866:2866))
        (PORT d[4] (4510:4510:4510) (5202:5202:5202))
        (PORT d[5] (2297:2297:2297) (2609:2609:2609))
        (PORT d[6] (3230:3230:3230) (3718:3718:3718))
        (PORT d[7] (1569:1569:1569) (1854:1854:1854))
        (PORT d[8] (2808:2808:2808) (3240:3240:3240))
        (PORT d[9] (2727:2727:2727) (3157:3157:3157))
        (PORT d[10] (3156:3156:3156) (3661:3661:3661))
        (PORT d[11] (3214:3214:3214) (3700:3700:3700))
        (PORT d[12] (3383:3383:3383) (3831:3831:3831))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (5381:5381:5381) (4808:4808:4808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2837:2837:2837))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT ena (5381:5381:5381) (4808:4808:4808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1622:1622:1622))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT ena (5384:5384:5384) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (5384:5384:5384) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2627:2627:2627))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5652:5652:5652) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2847:2847:2847))
        (PORT d[1] (3212:3212:3212) (3695:3695:3695))
        (PORT d[2] (3866:3866:3866) (4422:4422:4422))
        (PORT d[3] (2989:2989:2989) (3376:3376:3376))
        (PORT d[4] (3565:3565:3565) (4117:4117:4117))
        (PORT d[5] (2957:2957:2957) (3321:3321:3321))
        (PORT d[6] (3433:3433:3433) (3954:3954:3954))
        (PORT d[7] (2127:2127:2127) (2501:2501:2501))
        (PORT d[8] (1951:1951:1951) (2270:2270:2270))
        (PORT d[9] (2717:2717:2717) (3160:3160:3160))
        (PORT d[10] (3197:3197:3197) (3693:3693:3693))
        (PORT d[11] (3439:3439:3439) (3969:3969:3969))
        (PORT d[12] (4034:4034:4034) (4538:4538:4538))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5649:5649:5649) (5033:5033:5033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (3211:3211:3211))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (5649:5649:5649) (5033:5033:5033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2290:2290:2290))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (5652:5652:5652) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT d[0] (5652:5652:5652) (5034:5034:5034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (863:863:863))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1488:1488:1488))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT ena (2740:2740:2740) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1301:1301:1301))
        (PORT d[1] (902:902:902) (1033:1033:1033))
        (PORT d[2] (1479:1479:1479) (1690:1690:1690))
        (PORT d[3] (971:971:971) (1095:1095:1095))
        (PORT d[4] (1124:1124:1124) (1288:1288:1288))
        (PORT d[5] (4121:4121:4121) (4764:4764:4764))
        (PORT d[6] (1710:1710:1710) (1932:1932:1932))
        (PORT d[7] (3272:3272:3272) (3826:3826:3826))
        (PORT d[8] (1624:1624:1624) (1877:1877:1877))
        (PORT d[9] (1108:1108:1108) (1268:1268:1268))
        (PORT d[10] (2055:2055:2055) (2327:2327:2327))
        (PORT d[11] (2745:2745:2745) (3140:3140:3140))
        (PORT d[12] (1131:1131:1131) (1281:1281:1281))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
        (PORT ena (2737:2737:2737) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1064:1064:1064))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
        (PORT ena (2737:2737:2737) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1732:1732:1732))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT ena (2740:2740:2740) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT d[0] (2740:2740:2740) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1165:1165:1165))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (5518:5518:5518) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (3101:3101:3101))
        (PORT d[1] (2390:2390:2390) (2714:2714:2714))
        (PORT d[2] (3564:3564:3564) (4093:4093:4093))
        (PORT d[3] (2657:2657:2657) (3017:3017:3017))
        (PORT d[4] (2533:2533:2533) (2885:2885:2885))
        (PORT d[5] (1784:1784:1784) (2043:2043:2043))
        (PORT d[6] (1102:1102:1102) (1258:1258:1258))
        (PORT d[7] (2638:2638:2638) (3064:3064:3064))
        (PORT d[8] (2732:2732:2732) (3164:3164:3164))
        (PORT d[9] (1901:1901:1901) (2202:2202:2202))
        (PORT d[10] (1602:1602:1602) (1828:1828:1828))
        (PORT d[11] (1031:1031:1031) (1182:1182:1182))
        (PORT d[12] (2259:2259:2259) (2537:2537:2537))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (5515:5515:5515) (4924:4924:4924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (3013:3013:3013))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT ena (5515:5515:5515) (4924:4924:4924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1225:1225:1225))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT ena (5518:5518:5518) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (5518:5518:5518) (4925:4925:4925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (866:866:866))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1081:1081:1081))
        (PORT datab (1582:1582:1582) (1819:1819:1819))
        (PORT datac (1242:1242:1242) (1413:1413:1413))
        (PORT datad (1515:1515:1515) (1743:1743:1743))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2486:2486:2486))
        (PORT datab (604:604:604) (683:683:683))
        (PORT datac (1025:1025:1025) (1173:1173:1173))
        (PORT datad (1050:1050:1050) (1221:1221:1221))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1608:1608:1608))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (5184:5184:5184) (4631:4631:4631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2840:2840:2840))
        (PORT d[1] (2996:2996:2996) (3440:3440:3440))
        (PORT d[2] (4003:4003:4003) (4568:4568:4568))
        (PORT d[3] (2382:2382:2382) (2696:2696:2696))
        (PORT d[4] (4509:4509:4509) (5201:5201:5201))
        (PORT d[5] (2133:2133:2133) (2422:2422:2422))
        (PORT d[6] (3221:3221:3221) (3708:3708:3708))
        (PORT d[7] (2256:2256:2256) (2634:2634:2634))
        (PORT d[8] (2797:2797:2797) (3225:3225:3225))
        (PORT d[9] (2727:2727:2727) (3162:3162:3162))
        (PORT d[10] (2981:2981:2981) (3458:3458:3458))
        (PORT d[11] (3212:3212:3212) (3694:3694:3694))
        (PORT d[12] (3224:3224:3224) (3656:3656:3656))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (5181:5181:5181) (4630:4630:4630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3594:3594:3594))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (PORT ena (5181:5181:5181) (4630:4630:4630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1595:1595:1595))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (5184:5184:5184) (4631:4631:4631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (5184:5184:5184) (4631:4631:4631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2810:2810:2810))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (5644:5644:5644) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (3037:3037:3037))
        (PORT d[1] (3210:3210:3210) (3690:3690:3690))
        (PORT d[2] (4078:4078:4078) (4671:4671:4671))
        (PORT d[3] (3018:3018:3018) (3412:3412:3412))
        (PORT d[4] (3727:3727:3727) (4297:4297:4297))
        (PORT d[5] (3136:3136:3136) (3525:3525:3525))
        (PORT d[6] (3588:3588:3588) (4129:4129:4129))
        (PORT d[7] (2302:2302:2302) (2696:2696:2696))
        (PORT d[8] (1932:1932:1932) (2250:2250:2250))
        (PORT d[9] (2556:2556:2556) (2976:2976:2976))
        (PORT d[10] (3393:3393:3393) (3924:3924:3924))
        (PORT d[11] (3264:3264:3264) (3764:3764:3764))
        (PORT d[12] (4355:4355:4355) (4898:4898:4898))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT ena (5641:5641:5641) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3483:3483:3483))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT ena (5641:5641:5641) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2121:2121:2121))
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT ena (5644:5644:5644) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (PORT d[0] (5644:5644:5644) (5030:5030:5030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1335:1335:1335))
        (PORT datab (510:510:510) (587:587:587))
        (PORT datac (2069:2069:2069) (2457:2457:2457))
        (PORT datad (1151:1151:1151) (1284:1284:1284))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2782:2782:2782))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5643:5643:5643) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3029:3029:3029))
        (PORT d[1] (3499:3499:3499) (4009:4009:4009))
        (PORT d[2] (4069:4069:4069) (4662:4662:4662))
        (PORT d[3] (3006:3006:3006) (3396:3396:3396))
        (PORT d[4] (3555:3555:3555) (4102:4102:4102))
        (PORT d[5] (3141:3141:3141) (3535:3535:3535))
        (PORT d[6] (3421:3421:3421) (3934:3934:3934))
        (PORT d[7] (2290:2290:2290) (2683:2683:2683))
        (PORT d[8] (1944:1944:1944) (2263:2263:2263))
        (PORT d[9] (2545:2545:2545) (2961:2961:2961))
        (PORT d[10] (3187:3187:3187) (3684:3684:3684))
        (PORT d[11] (3445:3445:3445) (3975:3975:3975))
        (PORT d[12] (4189:4189:4189) (4710:4710:4710))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5640:5640:5640) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1708:1708:1708))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT ena (5640:5640:5640) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2374:2374:2374))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT ena (5643:5643:5643) (5029:5029:5029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (5643:5643:5643) (5029:5029:5029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1930:1930:1930))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (5391:5391:5391) (4815:4815:4815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2865:2865:2865))
        (PORT d[1] (3124:3124:3124) (3587:3587:3587))
        (PORT d[2] (4186:4186:4186) (4778:4778:4778))
        (PORT d[3] (2555:2555:2555) (2891:2891:2891))
        (PORT d[4] (4489:4489:4489) (5180:5180:5180))
        (PORT d[5] (2297:2297:2297) (2605:2605:2605))
        (PORT d[6] (3231:3231:3231) (3719:3719:3719))
        (PORT d[7] (1568:1568:1568) (1853:1853:1853))
        (PORT d[8] (1851:1851:1851) (2145:2145:2145))
        (PORT d[9] (1792:1792:1792) (2078:2078:2078))
        (PORT d[10] (3163:3163:3163) (3667:3667:3667))
        (PORT d[11] (3045:3045:3045) (3506:3506:3506))
        (PORT d[12] (3397:3397:3397) (3851:3851:3851))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT ena (5388:5388:5388) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1306:1306:1306))
        (PORT clk (1300:1300:1300) (1325:1325:1325))
        (PORT ena (5388:5388:5388) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1604:1604:1604))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT ena (5391:5391:5391) (4815:4815:4815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (PORT d[0] (5391:5391:5391) (4815:4815:4815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (822:822:822) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2487:2487:2487))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1060:1060:1060) (1210:1210:1210))
        (PORT datad (459:459:459) (520:520:520))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (2080:2080:2080))
        (PORT datab (2183:2183:2183) (2552:2552:2552))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1334:1334:1334))
        (PORT datab (2184:2184:2184) (2554:2554:2554))
        (PORT datac (2060:2060:2060) (2445:2445:2445))
        (PORT datad (844:844:844) (937:937:937))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1097:1097:1097))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3169:3169:3169) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (411:411:411) (488:488:488))
        (PORT d[1] (545:545:545) (628:628:628))
        (PORT d[2] (1861:1861:1861) (2128:2128:2128))
        (PORT d[3] (822:822:822) (927:927:927))
        (PORT d[4] (557:557:557) (642:642:642))
        (PORT d[5] (701:701:701) (801:801:801))
        (PORT d[6] (2109:2109:2109) (2394:2394:2394))
        (PORT d[7] (3629:3629:3629) (4226:4226:4226))
        (PORT d[8] (654:654:654) (754:754:754))
        (PORT d[9] (1365:1365:1365) (1574:1574:1574))
        (PORT d[10] (2175:2175:2175) (2477:2477:2477))
        (PORT d[11] (1026:1026:1026) (1176:1176:1176))
        (PORT d[12] (1359:1359:1359) (1556:1556:1556))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3166:3166:3166) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (681:681:681) (726:726:726))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT ena (3166:3166:3166) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2335:2335:2335))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT ena (3169:3169:3169) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT d[0] (3169:3169:3169) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1085:1085:1085))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (6002:6002:6002) (5348:5348:5348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3496:3496:3496))
        (PORT d[1] (3559:3559:3559) (4084:4084:4084))
        (PORT d[2] (3692:3692:3692) (4206:4206:4206))
        (PORT d[3] (3060:3060:3060) (3460:3460:3460))
        (PORT d[4] (3219:3219:3219) (3714:3714:3714))
        (PORT d[5] (3959:3959:3959) (4578:4578:4578))
        (PORT d[6] (4940:4940:4940) (5657:5657:5657))
        (PORT d[7] (1070:1070:1070) (1198:1198:1198))
        (PORT d[8] (2382:2382:2382) (2761:2761:2761))
        (PORT d[9] (1966:1966:1966) (2277:2277:2277))
        (PORT d[10] (5022:5022:5022) (5749:5749:5749))
        (PORT d[11] (3257:3257:3257) (3756:3756:3756))
        (PORT d[12] (3910:3910:3910) (4422:4422:4422))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (5999:5999:5999) (5347:5347:5347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (3198:3198:3198))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT ena (5999:5999:5999) (5347:5347:5347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1825:1825:1825))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT ena (6002:6002:6002) (5348:5348:5348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (6002:6002:6002) (5348:5348:5348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (600:600:600))
        (PORT datab (577:577:577) (693:693:693))
        (PORT datac (508:508:508) (579:579:579))
        (PORT datad (627:627:627) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2539:2539:2539))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6262:6262:6262) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4604:4604:4604))
        (PORT d[1] (3545:3545:3545) (4071:4071:4071))
        (PORT d[2] (4626:4626:4626) (5296:5296:5296))
        (PORT d[3] (3538:3538:3538) (4005:4005:4005))
        (PORT d[4] (3944:3944:3944) (4546:4546:4546))
        (PORT d[5] (3948:3948:3948) (4563:4563:4563))
        (PORT d[6] (5179:5179:5179) (5924:5924:5924))
        (PORT d[7] (2131:2131:2131) (2513:2513:2513))
        (PORT d[8] (2441:2441:2441) (2825:2825:2825))
        (PORT d[9] (2204:2204:2204) (2567:2567:2567))
        (PORT d[10] (3891:3891:3891) (4478:4478:4478))
        (PORT d[11] (3423:3423:3423) (3943:3943:3943))
        (PORT d[12] (4082:4082:4082) (4725:4725:4725))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (6259:6259:6259) (5568:5568:5568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1512:1512:1512))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT ena (6259:6259:6259) (5568:5568:5568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2251:2251:2251))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT ena (6262:6262:6262) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (6262:6262:6262) (5569:5569:5569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1429:1429:1429))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5811:5811:5811) (5179:5179:5179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3268:3268:3268))
        (PORT d[1] (3688:3688:3688) (4227:4227:4227))
        (PORT d[2] (4547:4547:4547) (5186:5186:5186))
        (PORT d[3] (2911:2911:2911) (3297:3297:3297))
        (PORT d[4] (3501:3501:3501) (4016:4016:4016))
        (PORT d[5] (2667:2667:2667) (3027:3027:3027))
        (PORT d[6] (4959:4959:4959) (5680:5680:5680))
        (PORT d[7] (1038:1038:1038) (1159:1159:1159))
        (PORT d[8] (2413:2413:2413) (2798:2798:2798))
        (PORT d[9] (1989:1989:1989) (2308:2308:2308))
        (PORT d[10] (3682:3682:3682) (4260:4260:4260))
        (PORT d[11] (3215:3215:3215) (3709:3709:3709))
        (PORT d[12] (3749:3749:3749) (4247:4247:4247))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (5808:5808:5808) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1991:1991:1991))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT ena (5808:5808:5808) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1851:1851:1851))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (5811:5811:5811) (5179:5179:5179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (5811:5811:5811) (5179:5179:5179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (576:576:576) (692:692:692))
        (PORT datac (1319:1319:1319) (1477:1477:1477))
        (PORT datad (670:670:670) (755:755:755))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (950:950:950))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (487:487:487) (575:575:575))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (953:953:953) (1103:1103:1103))
        (PORT datad (1817:1817:1817) (2057:2057:2057))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (439:439:439))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (191:191:191) (245:245:245))
        (PORT datad (589:589:589) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (953:953:953))
        (PORT datab (1028:1028:1028) (1202:1202:1202))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (594:594:594) (674:674:674))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1464:1464:1464))
        (PORT datab (376:376:376) (438:438:438))
        (PORT datac (570:570:570) (653:653:653))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (PORT ena (796:796:796) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (1002:1002:1002))
        (PORT datab (534:534:534) (638:638:638))
        (PORT datac (688:688:688) (808:808:808))
        (PORT datad (861:861:861) (1016:1016:1016))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1042:1042:1042))
        (PORT datab (366:366:366) (447:447:447))
        (PORT datac (539:539:539) (653:653:653))
        (PORT datad (760:760:760) (901:901:901))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (601:601:601))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (613:613:613) (725:725:725))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (765:765:765))
        (PORT datab (350:350:350) (411:411:411))
        (PORT datac (527:527:527) (632:632:632))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (932:932:932))
        (PORT datab (315:315:315) (363:363:363))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (700:700:700) (770:770:770))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (PORT sclr (624:624:624) (615:615:615))
        (PORT sload (720:720:720) (675:675:675))
        (PORT ena (699:699:699) (772:772:772))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (236:236:236))
        (PORT datab (653:653:653) (764:764:764))
        (PORT datac (107:107:107) (136:136:136))
        (PORT datad (619:619:619) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (634:634:634) (740:740:740))
        (PORT datad (122:122:122) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1152:1152:1152) (1160:1160:1160))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (589:589:589))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (459:459:459) (543:543:543))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (301:301:301))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (594:594:594))
        (PORT datab (406:406:406) (495:495:495))
        (PORT datac (589:589:589) (687:687:687))
        (PORT datad (737:737:737) (855:855:855))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (540:540:540))
        (PORT datab (382:382:382) (455:455:455))
        (PORT datac (344:344:344) (403:403:403))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (241:241:241))
        (PORT datac (327:327:327) (381:381:381))
        (PORT datad (183:183:183) (217:217:217))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (245:245:245))
        (PORT datab (343:343:343) (403:403:403))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (264:264:264))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (330:330:330) (385:385:385))
        (PORT datad (185:185:185) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1147:1147:1147) (1155:1155:1155))
        (PORT ena (501:501:501) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (641:641:641))
        (PORT datab (334:334:334) (402:402:402))
        (PORT datac (507:507:507) (608:608:608))
        (PORT datad (852:852:852) (976:976:976))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3060:3060:3060) (2713:2713:2713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2758:2758:2758))
        (PORT datab (1888:1888:1888) (2206:2206:2206))
        (PORT datac (1410:1410:1410) (1657:1657:1657))
        (PORT datad (676:676:676) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1286:1286:1286))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6445:6445:6445) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (4329:4329:4329))
        (PORT d[1] (4743:4743:4743) (5433:5433:5433))
        (PORT d[2] (2732:2732:2732) (3103:3103:3103))
        (PORT d[3] (4197:4197:4197) (4744:4744:4744))
        (PORT d[4] (3042:3042:3042) (3513:3513:3513))
        (PORT d[5] (3604:3604:3604) (4174:4174:4174))
        (PORT d[6] (4620:4620:4620) (5300:5300:5300))
        (PORT d[7] (2790:2790:2790) (3147:3147:3147))
        (PORT d[8] (2033:2033:2033) (2362:2362:2362))
        (PORT d[9] (3063:3063:3063) (3508:3508:3508))
        (PORT d[10] (4803:4803:4803) (5493:5493:5493))
        (PORT d[11] (3554:3554:3554) (4086:4086:4086))
        (PORT d[12] (3818:3818:3818) (4378:4378:4378))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6442:6442:6442) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3358:3358:3358))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT ena (6442:6442:6442) (5733:5733:5733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2165:2165:2165))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT ena (6445:6445:6445) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (6445:6445:6445) (5734:5734:5734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1805:1805:1805))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6457:6457:6457) (5745:5745:5745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (4356:4356:4356))
        (PORT d[1] (4747:4747:4747) (5442:5442:5442))
        (PORT d[2] (3179:3179:3179) (3612:3612:3612))
        (PORT d[3] (4033:4033:4033) (4561:4561:4561))
        (PORT d[4] (2851:2851:2851) (3295:3295:3295))
        (PORT d[5] (3590:3590:3590) (4158:4158:4158))
        (PORT d[6] (4595:4595:4595) (5266:5266:5266))
        (PORT d[7] (2806:2806:2806) (3165:3165:3165))
        (PORT d[8] (1872:1872:1872) (2176:2176:2176))
        (PORT d[9] (3066:3066:3066) (3516:3516:3516))
        (PORT d[10] (4657:4657:4657) (5330:5330:5330))
        (PORT d[11] (3380:3380:3380) (3886:3886:3886))
        (PORT d[12] (3827:3827:3827) (4383:4383:4383))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6454:6454:6454) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3049:3049:3049))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6454:6454:6454) (5744:5744:5744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2139:2139:2139))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT ena (6457:6457:6457) (5745:5745:5745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (6457:6457:6457) (5745:5745:5745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1676:1676:1676))
        (PORT datab (473:473:473) (543:543:543))
        (PORT datac (447:447:447) (515:515:515))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1349:1349:1349))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6881:6881:6881) (6109:6109:6109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (4006:4006:4006))
        (PORT d[1] (5260:5260:5260) (6034:6034:6034))
        (PORT d[2] (4415:4415:4415) (5022:5022:5022))
        (PORT d[3] (3893:3893:3893) (4476:4476:4476))
        (PORT d[4] (3581:3581:3581) (4127:4127:4127))
        (PORT d[5] (3598:3598:3598) (4172:4172:4172))
        (PORT d[6] (4820:4820:4820) (5519:5519:5519))
        (PORT d[7] (4533:4533:4533) (5077:5077:5077))
        (PORT d[8] (2935:2935:2935) (3441:3441:3441))
        (PORT d[9] (4009:4009:4009) (4583:4583:4583))
        (PORT d[10] (4181:4181:4181) (4774:4774:4774))
        (PORT d[11] (3791:3791:3791) (4333:4333:4333))
        (PORT d[12] (3535:3535:3535) (4095:4095:4095))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6878:6878:6878) (6108:6108:6108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (3133:3133:3133))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6878:6878:6878) (6108:6108:6108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2133:2133:2133))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6881:6881:6881) (6109:6109:6109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (6881:6881:6881) (6109:6109:6109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1796:1796:1796))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (6641:6641:6641) (5913:5913:5913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4479:4479:4479))
        (PORT d[1] (4537:4537:4537) (5194:5194:5194))
        (PORT d[2] (2723:2723:2723) (3099:3099:3099))
        (PORT d[3] (4019:4019:4019) (4540:4540:4540))
        (PORT d[4] (2832:2832:2832) (3271:3271:3271))
        (PORT d[5] (3399:3399:3399) (3933:3933:3933))
        (PORT d[6] (4592:4592:4592) (5261:5261:5261))
        (PORT d[7] (2799:2799:2799) (3158:3158:3158))
        (PORT d[8] (1856:1856:1856) (2158:2158:2158))
        (PORT d[9] (3217:3217:3217) (3695:3695:3695))
        (PORT d[10] (4626:4626:4626) (5287:5287:5287))
        (PORT d[11] (3563:3563:3563) (4104:4104:4104))
        (PORT d[12] (3821:3821:3821) (4377:4377:4377))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (6638:6638:6638) (5912:5912:5912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1642:1642:1642))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT ena (6638:6638:6638) (5912:5912:5912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2124:2124:2124))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT ena (6641:6641:6641) (5913:5913:5913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (6641:6641:6641) (5913:5913:5913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1683:1683:1683))
        (PORT datab (989:989:989) (1144:1144:1144))
        (PORT datac (2404:2404:2404) (2732:2732:2732))
        (PORT datad (291:291:291) (332:332:332))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2757:2757:2757))
        (PORT datab (1889:1889:1889) (2207:2207:2207))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1580:1580:1580))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6683:6683:6683) (5940:5940:5940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (4152:4152:4152))
        (PORT d[1] (4706:4706:4706) (5398:5398:5398))
        (PORT d[2] (2877:2877:2877) (3276:3276:3276))
        (PORT d[3] (4002:4002:4002) (4522:4522:4522))
        (PORT d[4] (2852:2852:2852) (3295:3295:3295))
        (PORT d[5] (3391:3391:3391) (3924:3924:3924))
        (PORT d[6] (4438:4438:4438) (5092:5092:5092))
        (PORT d[7] (2618:2618:2618) (2949:2949:2949))
        (PORT d[8] (3583:3583:3583) (4146:4146:4146))
        (PORT d[9] (2870:2870:2870) (3290:3290:3290))
        (PORT d[10] (4464:4464:4464) (5104:5104:5104))
        (PORT d[11] (3177:3177:3177) (3648:3648:3648))
        (PORT d[12] (3662:3662:3662) (4204:4204:4204))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6680:6680:6680) (5939:5939:5939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3450:3450:3450))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT ena (6680:6680:6680) (5939:5939:5939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1917:1917:1917))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT ena (6683:6683:6683) (5940:5940:5940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (6683:6683:6683) (5940:5940:5940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1100:1100:1100))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT ena (6453:6453:6453) (5741:5741:5741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (4367:4367:4367))
        (PORT d[1] (4723:4723:4723) (5408:5408:5408))
        (PORT d[2] (3167:3167:3167) (3599:3599:3599))
        (PORT d[3] (4189:4189:4189) (4737:4737:4737))
        (PORT d[4] (2854:2854:2854) (3297:3297:3297))
        (PORT d[5] (3603:3603:3603) (4173:4173:4173))
        (PORT d[6] (4614:4614:4614) (5288:5288:5288))
        (PORT d[7] (2799:2799:2799) (3156:3156:3156))
        (PORT d[8] (2021:2021:2021) (2348:2348:2348))
        (PORT d[9] (3075:3075:3075) (3527:3527:3527))
        (PORT d[10] (4652:4652:4652) (5321:5321:5321))
        (PORT d[11] (3556:3556:3556) (4089:4089:4089))
        (PORT d[12] (3843:3843:3843) (4406:4406:4406))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (6450:6450:6450) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2206:2206:2206))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT ena (6450:6450:6450) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2184:2184:2184))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT ena (6453:6453:6453) (5741:5741:5741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT d[0] (6453:6453:6453) (5741:5741:5741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1514:1514:1514))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6880:6880:6880) (6111:6111:6111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (4021:4021:4021))
        (PORT d[1] (5344:5344:5344) (6120:6120:6120))
        (PORT d[2] (4412:4412:4412) (5014:5014:5014))
        (PORT d[3] (3732:3732:3732) (4293:4293:4293))
        (PORT d[4] (3565:3565:3565) (4107:4107:4107))
        (PORT d[5] (3602:3602:3602) (4182:4182:4182))
        (PORT d[6] (4645:4645:4645) (5319:5319:5319))
        (PORT d[7] (4545:4545:4545) (5094:5094:5094))
        (PORT d[8] (2731:2731:2731) (3197:3197:3197))
        (PORT d[9] (4009:4009:4009) (4582:4582:4582))
        (PORT d[10] (4179:4179:4179) (4773:4773:4773))
        (PORT d[11] (3778:3778:3778) (4314:4314:4314))
        (PORT d[12] (3542:3542:3542) (4103:4103:4103))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6877:6877:6877) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2670:2670:2670))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6877:6877:6877) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2132:2132:2132))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6880:6880:6880) (6111:6111:6111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (6880:6880:6880) (6111:6111:6111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1551:1551:1551))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (6674:6674:6674) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (4231:4231:4231))
        (PORT d[1] (5533:5533:5533) (6335:6335:6335))
        (PORT d[2] (4590:4590:4590) (5211:5211:5211))
        (PORT d[3] (4073:4073:4073) (4676:4676:4676))
        (PORT d[4] (3738:3738:3738) (4309:4309:4309))
        (PORT d[5] (3588:3588:3588) (4155:4155:4155))
        (PORT d[6] (4836:4836:4836) (5535:5535:5535))
        (PORT d[7] (4738:4738:4738) (5315:5315:5315))
        (PORT d[8] (2938:2938:2938) (3440:3440:3440))
        (PORT d[9] (2521:2521:2521) (2923:2923:2923))
        (PORT d[10] (4362:4362:4362) (4979:4979:4979))
        (PORT d[11] (3949:3949:3949) (4510:4510:4510))
        (PORT d[12] (3751:3751:3751) (4353:4353:4353))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (6671:6671:6671) (5929:5929:5929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (3177:3177:3177))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT ena (6671:6671:6671) (5929:5929:5929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2335:2335:2335))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT ena (6674:6674:6674) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT d[0] (6674:6674:6674) (5930:5930:5930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1679:1679:1679))
        (PORT datab (1181:1181:1181) (1335:1335:1335))
        (PORT datac (2403:2403:2403) (2731:2731:2731))
        (PORT datad (1176:1176:1176) (1325:1325:1325))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1685:1685:1685))
        (PORT datab (380:380:380) (449:449:449))
        (PORT datac (463:463:463) (525:525:525))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1780:1780:1780))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6659:6659:6659) (5921:5921:5921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (4123:4123:4123))
        (PORT d[1] (4550:4550:4550) (5213:5213:5213))
        (PORT d[2] (3010:3010:3010) (3427:3427:3427))
        (PORT d[3] (3997:3997:3997) (4510:4510:4510))
        (PORT d[4] (2851:2851:2851) (3293:3293:3293))
        (PORT d[5] (3398:3398:3398) (3932:3932:3932))
        (PORT d[6] (4432:4432:4432) (5082:5082:5082))
        (PORT d[7] (2602:2602:2602) (2928:2928:2928))
        (PORT d[8] (1683:1683:1683) (1958:1958:1958))
        (PORT d[9] (2874:2874:2874) (3292:3292:3292))
        (PORT d[10] (4452:4452:4452) (5090:5090:5090))
        (PORT d[11] (3371:3371:3371) (3875:3875:3875))
        (PORT d[12] (3643:3643:3643) (4180:4180:4180))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (6656:6656:6656) (5920:5920:5920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1600:1600:1600))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT ena (6656:6656:6656) (5920:5920:5920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1958:1958:1958))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT ena (6659:6659:6659) (5921:5921:5921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (6659:6659:6659) (5921:5921:5921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1531:1531:1531))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6678:6678:6678) (5934:5934:5934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (4230:4230:4230))
        (PORT d[1] (5541:5541:5541) (6346:6346:6346))
        (PORT d[2] (4414:4414:4414) (5018:5018:5018))
        (PORT d[3] (3376:3376:3376) (3880:3880:3880))
        (PORT d[4] (3588:3588:3588) (4142:4142:4142))
        (PORT d[5] (3599:3599:3599) (4173:4173:4173))
        (PORT d[6] (4825:4825:4825) (5523:5523:5523))
        (PORT d[7] (4534:4534:4534) (5068:5068:5068))
        (PORT d[8] (2930:2930:2930) (3429:3429:3429))
        (PORT d[9] (2217:2217:2217) (2582:2582:2582))
        (PORT d[10] (4169:4169:4169) (4757:4757:4757))
        (PORT d[11] (3528:3528:3528) (4040:4040:4040))
        (PORT d[12] (3728:3728:3728) (4324:4324:4324))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6675:6675:6675) (5933:5933:5933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1723:1723:1723))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT ena (6675:6675:6675) (5933:5933:5933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2307:2307:2307))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT ena (6678:6678:6678) (5934:5934:5934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (6678:6678:6678) (5934:5934:5934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1542:1542:1542))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT ena (6888:6888:6888) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3995:3995:3995))
        (PORT d[1] (5109:5109:5109) (5864:5864:5864))
        (PORT d[2] (4390:4390:4390) (4984:4984:4984))
        (PORT d[3] (3890:3890:3890) (4467:4467:4467))
        (PORT d[4] (3543:3543:3543) (4079:4079:4079))
        (PORT d[5] (3406:3406:3406) (3950:3950:3950))
        (PORT d[6] (4645:4645:4645) (5318:5318:5318))
        (PORT d[7] (4557:4557:4557) (5112:5112:5112))
        (PORT d[8] (2739:2739:2739) (3204:3204:3204))
        (PORT d[9] (4009:4009:4009) (4579:4579:4579))
        (PORT d[10] (4186:4186:4186) (4782:4782:4782))
        (PORT d[11] (3771:3771:3771) (4307:4307:4307))
        (PORT d[12] (3544:3544:3544) (4107:4107:4107))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT ena (6885:6885:6885) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (3211:3211:3211))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (PORT ena (6885:6885:6885) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2104:2104:2104))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT ena (6888:6888:6888) (6118:6118:6118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT d[0] (6888:6888:6888) (6118:6118:6118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1259:1259:1259))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (6668:6668:6668) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (4145:4145:4145))
        (PORT d[1] (4572:4572:4572) (5253:5253:5253))
        (PORT d[2] (2863:2863:2863) (3246:3246:3246))
        (PORT d[3] (3848:3848:3848) (4348:4348:4348))
        (PORT d[4] (2832:2832:2832) (3270:3270:3270))
        (PORT d[5] (3391:3391:3391) (3928:3928:3928))
        (PORT d[6] (4412:4412:4412) (5056:5056:5056))
        (PORT d[7] (2614:2614:2614) (2942:2942:2942))
        (PORT d[8] (3569:3569:3569) (4126:4126:4126))
        (PORT d[9] (2881:2881:2881) (3302:3302:3302))
        (PORT d[10] (4463:4463:4463) (5103:5103:5103))
        (PORT d[11] (3196:3196:3196) (3675:3675:3675))
        (PORT d[12] (3648:3648:3648) (4184:4184:4184))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
        (PORT ena (6665:6665:6665) (5929:5929:5929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3183:3183:3183))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
        (PORT ena (6665:6665:6665) (5929:5929:5929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1917:1917:1917))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT ena (6668:6668:6668) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT d[0] (6668:6668:6668) (5930:5930:5930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2757:2757:2757))
        (PORT datab (1184:1184:1184) (1335:1335:1335))
        (PORT datac (1407:1407:1407) (1653:1653:1653))
        (PORT datad (371:371:371) (430:430:430))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1687:1687:1687))
        (PORT datab (367:367:367) (427:427:427))
        (PORT datac (1003:1003:1003) (1153:1153:1153))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1586:1586:1586) (1834:1834:1834))
        (PORT datac (1873:1873:1873) (2184:2184:2184))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (1571:1571:1571) (1808:1808:1808))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (704:704:704))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (344:344:344) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (957:957:957))
        (PORT datab (999:999:999) (1171:1171:1171))
        (PORT datad (278:278:278) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1464:1464:1464))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (723:723:723) (823:823:823))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1138:1138:1138))
        (PORT ena (886:886:886) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (937:937:937))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (183:183:183) (220:220:220))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (504:504:504))
        (PORT datab (731:731:731) (866:866:866))
        (PORT datac (495:495:495) (597:597:597))
        (PORT datad (459:459:459) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1148:1148:1148) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (490:490:490))
        (PORT datab (329:329:329) (384:384:384))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (526:526:526) (591:591:591))
        (PORT clrn (1154:1154:1154) (1162:1162:1162))
        (PORT sclr (804:804:804) (914:914:914))
        (PORT sload (944:944:944) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (674:674:674))
        (PORT datab (485:485:485) (571:571:571))
        (PORT datac (1033:1033:1033) (1183:1183:1183))
        (PORT datad (844:844:844) (987:987:987))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (305:305:305))
        (PORT datab (171:171:171) (222:222:222))
        (PORT datad (147:147:147) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1138:1138:1138) (1144:1144:1144))
        (PORT ena (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (303:303:303))
        (PORT datab (172:172:172) (223:223:223))
        (PORT datad (147:147:147) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datac (364:364:364) (441:441:441))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (401:401:401))
        (PORT datab (362:362:362) (448:448:448))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (444:444:444) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT asdata (671:671:671) (755:755:755))
        (PORT clrn (1142:1142:1142) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (447:447:447))
        (PORT datab (380:380:380) (457:457:457))
        (PORT datac (338:338:338) (398:398:398))
        (PORT datad (674:674:674) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (950:950:950))
        (PORT datab (1024:1024:1024) (1198:1198:1198))
        (PORT datad (589:589:589) (669:669:669))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (513:513:513))
        (PORT datab (1538:1538:1538) (1772:1772:1772))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (357:357:357) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1140:1140:1140) (1146:1146:1146))
        (PORT ena (796:796:796) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (609:609:609))
        (PORT datab (533:533:533) (638:638:638))
        (PORT datac (513:513:513) (616:616:616))
        (PORT datad (592:592:592) (682:682:682))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1145:1145:1145) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (525:525:525) (630:630:630))
        (PORT datad (542:542:542) (641:641:641))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (375:375:375))
        (PORT datab (478:478:478) (572:572:572))
        (PORT datad (292:292:292) (329:329:329))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (591:591:591) (650:650:650))
        (PORT clrn (1146:1146:1146) (1153:1153:1153))
        (PORT sload (780:780:780) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (757:757:757))
        (PORT datab (338:338:338) (404:404:404))
        (PORT datad (883:883:883) (1020:1020:1020))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (343:343:343) (376:376:376))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (PORT sclr (571:571:571) (573:573:573))
        (PORT sload (645:645:645) (621:621:621))
        (PORT ena (457:457:457) (493:493:493))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (385:385:385))
        (PORT datab (320:320:320) (385:385:385))
        (PORT datac (351:351:351) (428:428:428))
        (PORT datad (198:198:198) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (271:271:271))
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (463:463:463))
        (PORT datab (213:213:213) (273:273:273))
        (PORT datac (547:547:547) (638:638:638))
        (PORT datad (212:212:212) (273:273:273))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (702:702:702))
        (PORT datab (486:486:486) (578:578:578))
        (PORT datac (469:469:469) (545:545:545))
        (PORT datad (428:428:428) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (452:452:452))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (345:345:345) (402:402:402))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1155:1155:1155) (1161:1161:1161))
        (PORT ena (805:805:805) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1550:1550:1550))
        (PORT datab (284:284:284) (330:330:330))
        (PORT datac (99:99:99) (126:126:126))
        (PORT datad (345:345:345) (415:415:415))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|hold_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1236:1236:1236))
        (PORT datab (856:856:856) (1001:1001:1001))
        (PORT datad (512:512:512) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (520:520:520))
        (PORT datab (257:257:257) (321:321:321))
        (PORT datac (395:395:395) (491:491:491))
        (PORT datad (218:218:218) (270:270:270))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (456:456:456))
        (PORT datab (495:495:495) (574:574:574))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1229:1229:1229))
        (PORT datab (537:537:537) (636:636:636))
        (PORT datac (931:931:931) (1087:1087:1087))
        (PORT datad (514:514:514) (609:609:609))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (427:427:427))
        (PORT datac (1017:1017:1017) (1166:1166:1166))
        (PORT datad (226:226:226) (282:282:282))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (723:723:723) (829:829:829))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (596:596:596) (676:676:676))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (330:330:330) (394:394:394))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (PORT datab (167:167:167) (225:225:225))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|cp_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (216:216:216))
        (PORT datab (164:164:164) (221:221:221))
        (PORT datac (386:386:386) (461:461:461))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (532:532:532))
        (PORT datac (435:435:435) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (396:396:396) (492:492:492))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (547:547:547))
        (PORT datab (415:415:415) (512:512:512))
        (PORT datac (240:240:240) (305:305:305))
        (PORT datad (470:470:470) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (297:297:297))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (299:299:299))
        (PORT datab (633:633:633) (746:746:746))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (891:891:891) (1032:1032:1032))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (304:304:304))
        (PORT datab (169:169:169) (227:227:227))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (757:757:757))
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (212:212:212) (273:273:273))
        (PORT datad (892:892:892) (1033:1033:1033))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (212:212:212) (273:273:273))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (296:296:296))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (238:238:238) (302:302:302))
        (PORT datad (464:464:464) (532:532:532))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (853:853:853))
        (PORT datab (372:372:372) (440:440:440))
        (PORT datac (274:274:274) (305:305:305))
        (PORT datad (487:487:487) (572:572:572))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (566:566:566))
        (PORT datab (475:475:475) (549:549:549))
        (PORT datac (341:341:341) (399:399:399))
        (PORT datad (355:355:355) (417:417:417))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (850:850:850))
        (PORT datab (480:480:480) (553:553:553))
        (PORT datac (340:340:340) (398:398:398))
        (PORT datad (356:356:356) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (781:781:781))
        (PORT datab (623:623:623) (728:728:728))
        (PORT datac (711:711:711) (815:815:815))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (613:613:613) (712:712:712))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (861:861:861))
        (PORT datab (634:634:634) (729:729:729))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (824:824:824))
        (PORT datac (496:496:496) (577:577:577))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (415:415:415) (512:512:512))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (557:557:557) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (205:205:205) (247:247:247))
        (PORT datac (128:128:128) (170:170:170))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (125:125:125) (171:171:171))
        (PORT datad (148:148:148) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (207:207:207) (248:248:248))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1146:1146:1146))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1141:1141:1141) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (325:325:325))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1195:1195:1195))
        (PORT asdata (574:574:574) (626:626:626))
        (PORT clrn (1136:1136:1136) (1142:1142:1142))
        (PORT ena (779:779:779) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (422:422:422))
        (PORT datab (566:566:566) (646:646:646))
        (PORT datac (281:281:281) (334:334:334))
        (PORT datad (342:342:342) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (687:687:687))
        (PORT datab (566:566:566) (645:645:645))
        (PORT datac (334:334:334) (394:394:394))
        (PORT datad (588:588:588) (678:678:678))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (703:703:703))
        (PORT datab (567:567:567) (651:651:651))
        (PORT datad (597:597:597) (693:693:693))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (856:856:856))
        (PORT datad (383:383:383) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1154:1154:1154) (1161:1161:1161))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (980:980:980))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1317:1317:1317) (1335:1335:1335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT asdata (806:806:806) (906:906:906))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (740:740:740))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (PORT sload (687:687:687) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (811:811:811) (914:914:914))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (PORT sload (687:687:687) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (817:817:817) (927:927:927))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (PORT sload (687:687:687) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (799:799:799) (916:916:916))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (PORT sload (687:687:687) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (626:626:626) (704:704:704))
        (PORT clrn (1147:1147:1147) (1153:1153:1153))
        (PORT sload (687:687:687) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (477:477:477))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (487:487:487))
        (PORT datab (521:521:521) (621:621:621))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (588:588:588))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (667:667:667))
        (PORT datab (575:575:575) (690:690:690))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (375:375:375) (447:447:447))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (PORT datab (162:162:162) (214:214:214))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (526:526:526))
        (PORT datab (168:168:168) (226:226:226))
        (PORT datac (404:404:404) (460:460:460))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (438:438:438))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (204:204:204))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (842:842:842))
        (PORT datab (371:371:371) (441:441:441))
        (PORT datad (558:558:558) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (192:192:192) (221:221:221))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (373:373:373))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1151:1151:1151) (1156:1156:1156))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (917:917:917))
        (PORT datac (609:609:609) (707:707:707))
        (PORT datad (629:629:629) (730:730:730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1246:1246:1246))
        (PORT datac (819:819:819) (926:926:926))
        (PORT datad (796:796:796) (911:911:911))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (424:424:424))
        (PORT datad (656:656:656) (766:766:766))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (PORT ena (765:765:765) (843:843:843))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (437:437:437))
        (PORT datab (339:339:339) (403:403:403))
        (PORT datac (465:465:465) (549:549:549))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (443:443:443))
      )
    )
  )
)
