
<!-- Questions/prompts can be included in assignments. Answers can be embedded and utilize markdown for styling. -->

# Part 01.*:  Combinational logic

## Q01: Briefly summarize how combinational logic can be expressed via Verilog (complete logic)

TODO




# Part 02.*:  Sequential logic & state machines: https://washu-cse2600-fl25.github.io/studios/studio04b#state-machines (Complete test bench)

## Q02.01: Exlain the difference between combinational logic and sequential logic.

TODO

## Q02.02 Explain the role of the Verilog `always_ff`'s role in the example.

TODO




# Part 03.*:  RISC-V Architecture & Assembly Language: https://washu-cse2600-fl25.github.io/studios/studio06a#hello-io--calling-all-ecalls

## Q03: How would you display a longer word on the 7-segment displays, like `hELLo`?

TODO




# Part 04.*:  RISC-V Micro Architecture: https://washu-cse2600-fl25.github.io/studios/studio07a

## Q04.01: Did you update the control, the datapath, or both to support `xori`?

TODO

## Q04.02: Explain the process you used to select modifications and the modifications you made.

TODO
