-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom is 
    generic(
             DWIDTH     : integer := 1147; 
             AWIDTH     : integer := 2; 
             MEM_SIZE    : integer := 4
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0001110000100000000010111111111110010101010111111100100101000000000000011000000000101011101111111101111011111111111001000001111111110100101000000101111101000000000111101100000000111101011000000110000011100000011011011000000000001000000000000100111010000000010100110011111110110100100000000010000110100000000111001000000000001110101000000100010000100000010001100100000000110010001000000001110101100000001100001110000000100001111111111000111001000000001110001001111111101111101111111110010111000000011101001100000000010011101000000001011011100000001000111111111111101000010111111101110011111111101000111101111110011101111000000010010101111111101110010101111111100010111111111111001100100000000101110100000000001011001111111011111110111111110010010011111111010111110111111110100010111111110100011101111111100000000111111101011011111111110011011101111110111111001000001000011110011111100010000110000000100001001000001011100010011111110011010000000001111100011000000100110110011111111110110100000010001001101111111100001101000000101000000010000010000111011111111000111001011111111011001011111111010100010111111100111010011111101001101100000000001001000", 
    1 => "1110111011000000101101011110000010001011111111111011111100011111111000101101111110101100011111111100010100100000100011011010000001100011010111110010101000111111110010011010000010000110000000000001110100000000000011111101111111100001101000001100110111000000011111000100000000010111001000001011000111100000010100110101111110110100010111110111011100011111101011001101111111101000001000000100000001111111110111101111111111101010010111111001110110111110111010000101111101110000000111110011000010111110010001001001111110010111111111110111101100011111111001101100000010001011111000010001100100000000100110011101111110100101001000001110100011000000010000111111111110000001100000000000111001111111101010000010000000010001110111111100111011011111101110011011111111001111101111111100111110011111110001100101111111001111011111111101110001111111111000110111111111100100111111101100000011011111101110011010000001100010001111101001000001011110110110111001111110111001011111110011011011111110100011000001111101111011010000000001000101111111111100111101111111111000111000001001111000100001000011111000000010111110001000000110110111100000000011100101111110011010000", 
    2 => "1001000101011111110010110010000000010000110000000110101011000000000000010101111110100011001000000111000001000000000110010000000000000000000111111110001010100000000000110000000000110010011111101101001000011111001011001010000000111000001111110111000110100000000010000000000001110000101111110111111110111111101011011000000000011101111111111110001101011111111100011111111111001010100111111101100111011111110000011111111111001111010000000101010111111111110000100010000001110110110000001000001001111111111110001000000000110001110111111110010001011111110100010100000001011000111000000110100100100000011010101110000010100100011111111111110000000000011011000100000000111110101111111000111101111111111100110001111110111001110111110111110101111111110001010111111111000011101111111001110010011111110000001011111110011011001111111011011001111111110001011101111111001100100111111010110100000000100011000001111111001001010111111001011011000000100111111010000000000110110111111100110101011111101101101111111011010101010111111011011001111111011101001011111100010010110000000111100000011111111100111101111110100101111000000111001001000000010110001000000000110000111", 
    3 => "1011011000011111100101001111111111011010001000000000000101000000101011001000000000101101101111111110011100111111111101111110000001000011111111111010010001100000011000100100000000010110011111110101011000011111011000001011111110100000111111111111110101000000000100001111111111110000101000000000111010111111110000001001111111010101101000000010000001000000000000111011111111110100101111111101110100111111110111011000000000000100011111111101111011000000010010110011111110110100010000001000010000100000100001011000000001101101110000000011101100000000001100001011111111100101101000000000000001011111100001011001111111101110001000000000000011111111111000101000000001110001111111111100101101100000010010110001111111110010000111111100001000111111101100000101111110110101011111111011111011111111101101000101111111011110011111111011000010011111110111010101111111100100101000000011011011011111111000000110000001100010010111111010011100111111110000110000000001000100110111111111001100000000001001111101111111111011011000000010110110100000001010110111111111101111010111111111110011111111110111100101111110010001101000000001010101111111111101010100000000111010101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V is
    generic (
        DataWidth : INTEGER := 1147;
        AddressRange : INTEGER := 4;
        AddressWidth : INTEGER := 2);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V is
    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U :  component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


