<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/alex/verilog/core1/core_test_1_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="core_test_1" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/core_test_1/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/core_test_1/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/core_test_1/clk_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_en</obj_property>
      <obj_property name="ObjectShortName">clk_en</obj_property>
   </wvobject>
   <wvobject fp_name="/core_test_1/uut/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/core_test_1/uut/n_pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">n_pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">n_pc[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/core_test_1/uut/tmp" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tmp</obj_property>
      <obj_property name="ObjectShortName">tmp</obj_property>
   </wvobject>
</wave_config>
