Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Procesador_Final_TB_isim_beh.exe -prj C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Procesador_Final_TB_beh.prj work.Procesador_Final_TB 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/sub_deco_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/sub_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/ARITH_PLUS.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/xor_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/swap_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/SUM_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/shift_r32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/shift_l32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/rom_mod.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/restador_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/reg_b.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/ram_mod.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/or_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/oc_reg.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/not_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Mux_MBR.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Mux_MAR.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/MUL_DIV_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/MBR.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/MAR.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/inst_reg.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/DIV_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/dir_reg.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/COND_FLAGS.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/and_32.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/uInst.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/stkptr.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/SPW.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/reg_a.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/RegisterBank.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/RAM_Memory.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Program_Memory.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/port_8.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/port_4.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/portb_4.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/phase_gen.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/PC_MODULE.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Bus.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/alu.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Procesador_32_bits.vhd" into library work
Parsing VHDL file "C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Procesador_Final_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 127708 KB
Fuse CPU Usage: 623 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package arith_plus
Compiling architecture behavioral of entity reg_b [reg_b_default]
Compiling architecture behavioral of entity RegisterBank [registerbank_default]
Compiling architecture behavioral of entity uInst [uinst_default]
Compiling architecture behavioral of entity SPW [spw_default]
Compiling architecture behavioral of entity phase_gen [phase_gen_default]
Compiling architecture behavioral of entity port_4 [port_4_default]
Compiling architecture behavioral of entity portb_4 [portb_4_default]
Compiling architecture behavioral of entity port_8 [port_8_default]
Compiling architecture behavioral of entity program_counter [program_counter_default]
Compiling architecture behavioral of entity PC_MODULE [pc_module_default]
Compiling architecture behavioral of entity ram_mod [ram_mod_default]
Compiling architecture behavioral of entity MBR_mod [mbr_mod_default]
Compiling architecture behavioral of entity Mux_MBR [mux_mbr_default]
Compiling architecture behavioral of entity MAR_mod [mar_mod_default]
Compiling architecture behavioral of entity Mux_MAR [mux_mar_default]
Compiling architecture behavioral of entity RAM_Memory [ram_memory_default]
Compiling architecture behavioral of entity stkptr [stkptr_default]
Compiling architecture behavioral of entity cond_flags_mod [cond_flags_mod_default]
Compiling architecture behavioral of entity rom_mod [rom_mod_default]
Compiling architecture behavioral of entity inst_reg [inst_reg_default]
Compiling architecture behavioral of entity dir_reg [dir_reg_default]
Compiling architecture behavioral of entity oc_reg [oc_reg_default]
Compiling architecture behavioral of entity Program_Memory [program_memory_default]
Compiling architecture behavioral of entity and_32 [and_32_default]
Compiling architecture behavioral of entity or_32 [or_32_default]
Compiling architecture behavioral of entity xor_32 [xor_32_default]
Compiling architecture behavioral of entity not_32 [not_32_default]
Compiling architecture behavioral of entity SUM_32 [sum_32_default]
Compiling architecture behavioral of entity shift_l_32 [shift_l_32_default]
Compiling architecture behavioral of entity shift_r_32 [shift_r_32_default]
Compiling architecture behavioral of entity swap_32 [swap_32_default]
Compiling architecture behavioral of entity MUL_32 [mul_32_default]
Compiling architecture behavioral of entity DIV_32 [div_32_default]
Compiling architecture behavioral of entity sub_32 [sub_32_default]
Compiling architecture behavioral of entity sub_deco_32 [sub_deco_32_default]
Compiling architecture behavioral of entity restador_32 [restador_32_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity reg_a [reg_a_default]
Compiling architecture behavioral of entity data_bus [data_bus_default]
Compiling architecture behavioral of entity Procesador_32_bits [procesador_32_bits_default]
Compiling architecture behavior of entity procesador_final_tb
Time Resolution for simulation is 1ps.
Waiting for 25 sub-compilation(s) to finish...
Compiled 85 VHDL Units
Built simulation executable C:/Users/brj3mx/Desktop/Procesador 4 bits/ARM_Cortex_32_Bits/Procesador_Final_TB_isim_beh.exe
Fuse Memory Usage: 149836 KB
Fuse CPU Usage: 1886 ms
