
*** Running vivado
    with args -log servos.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source servos.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source servos.tcl -notrace
Command: synth_design -top servos -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 415.680 ; gain = 96.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'servos' [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/new/servo_mid.vhd:14]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clkFreqDivider' declared at 'C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:13' bound to instance 'uut' of component 'clkFreqDivider' [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/new/servo_mid.vhd:40]
INFO: [Synth 8-638] synthesizing module 'clkFreqDivider' [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:21]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkFreqDivider' (1#1) [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:21]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'clkFreqDivider' declared at 'C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:13' bound to instance 'uut1' of component 'clkFreqDivider' [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/new/servo_mid.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clkFreqDivider__parameterized1' [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:21]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkFreqDivider__parameterized1' (1#1) [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/imports/Downloads/clkFreqDivider.vhd:21]
WARNING: [Synth 8-614] signal 'count_0' is read in the process but is not in the sensitivity list [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/new/servo_mid.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'servos' (2#1) [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/sources_1/new/servo_mid.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.543 ; gain = 151.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.543 ; gain = 151.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.543 ; gain = 151.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc:375]
Finished Parsing XDC File [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hs696802/Desktop/servo_middle/servo_middle.srcs/constrs_1/imports/Desktop/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/servos_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/servos_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 831.465 ; gain = 0.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "flag_mid" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_at_0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_at_180" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module servos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module clkFreqDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkFreqDivider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "uut/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut1/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut1/clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut1/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut1/clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[1]' (FDCE) to 'flag_at_180_reg[1]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[2]' (FDCE) to 'flag_at_180_reg[1]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[1]' (FDCE) to 'flag_at_180_reg[2]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[2]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[3]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[4]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[5]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[6]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[7]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[8]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[9]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[10]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[11]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[12]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[13]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[14]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[15]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[16]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[17]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[18]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[19]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[20]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[21]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[22]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[23]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[24]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[25]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[26]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[27]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[28]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[29]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[30]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_0_reg[31]' (FDCE) to 'flag_at_180_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[3]' (FDCE) to 'flag_at_180_reg[4]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[4]' (FDCE) to 'flag_at_180_reg[5]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[5]' (FDCE) to 'flag_at_180_reg[6]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[6]' (FDCE) to 'flag_at_180_reg[7]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[7]' (FDCE) to 'flag_at_180_reg[8]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[8]' (FDCE) to 'flag_at_180_reg[9]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[9]' (FDCE) to 'flag_at_180_reg[10]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[10]' (FDCE) to 'flag_at_180_reg[11]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[11]' (FDCE) to 'flag_at_180_reg[12]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[12]' (FDCE) to 'flag_at_180_reg[13]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[13]' (FDCE) to 'flag_at_180_reg[14]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[14]' (FDCE) to 'flag_at_180_reg[15]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[15]' (FDCE) to 'flag_at_180_reg[16]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[16]' (FDCE) to 'flag_at_180_reg[17]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[17]' (FDCE) to 'flag_at_180_reg[18]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[18]' (FDCE) to 'flag_at_180_reg[19]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[19]' (FDCE) to 'flag_at_180_reg[20]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[20]' (FDCE) to 'flag_at_180_reg[21]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[21]' (FDCE) to 'flag_at_180_reg[22]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[22]' (FDCE) to 'flag_at_180_reg[23]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[23]' (FDCE) to 'flag_at_180_reg[24]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[24]' (FDCE) to 'flag_at_180_reg[25]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[25]' (FDCE) to 'flag_at_180_reg[26]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[26]' (FDCE) to 'flag_at_180_reg[27]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[27]' (FDCE) to 'flag_at_180_reg[28]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[28]' (FDCE) to 'flag_at_180_reg[29]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[29]' (FDCE) to 'flag_at_180_reg[30]'
INFO: [Synth 8-3886] merging instance 'flag_at_180_reg[30]' (FDCE) to 'flag_at_180_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\flag_at_180_reg[31] )
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[1]' (FDRE) to 'flag_mid_reg[2]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[2]' (FDRE) to 'flag_mid_reg[3]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[3]' (FDRE) to 'flag_mid_reg[4]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[4]' (FDRE) to 'flag_mid_reg[5]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[5]' (FDRE) to 'flag_mid_reg[6]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[6]' (FDRE) to 'flag_mid_reg[7]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[7]' (FDRE) to 'flag_mid_reg[8]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[8]' (FDRE) to 'flag_mid_reg[9]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[9]' (FDRE) to 'flag_mid_reg[10]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[10]' (FDRE) to 'flag_mid_reg[11]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[11]' (FDRE) to 'flag_mid_reg[12]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[12]' (FDRE) to 'flag_mid_reg[13]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[13]' (FDRE) to 'flag_mid_reg[14]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[14]' (FDRE) to 'flag_mid_reg[15]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[15]' (FDRE) to 'flag_mid_reg[16]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[16]' (FDRE) to 'flag_mid_reg[17]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[17]' (FDRE) to 'flag_mid_reg[18]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[18]' (FDRE) to 'flag_mid_reg[19]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[19]' (FDRE) to 'flag_mid_reg[20]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[20]' (FDRE) to 'flag_mid_reg[21]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[21]' (FDRE) to 'flag_mid_reg[22]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[22]' (FDRE) to 'flag_mid_reg[23]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[23]' (FDRE) to 'flag_mid_reg[24]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[24]' (FDRE) to 'flag_mid_reg[25]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[25]' (FDRE) to 'flag_mid_reg[26]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[26]' (FDRE) to 'flag_mid_reg[27]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[27]' (FDRE) to 'flag_mid_reg[28]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[28]' (FDRE) to 'flag_mid_reg[29]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[29]' (FDRE) to 'flag_mid_reg[30]'
INFO: [Synth 8-3886] merging instance 'flag_mid_reg[30]' (FDRE) to 'flag_mid_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\flag_mid_reg[31] )
WARNING: [Synth 8-3332] Sequential element (flag_mid_reg[31]) is unused and will be removed from module servos.
WARNING: [Synth 8-3332] Sequential element (flag_at_180_reg[31]) is unused and will be removed from module servos.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 831.465 ; gain = 511.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 831.500 ; gain = 511.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   156|
|3     |LUT1   |   100|
|4     |LUT2   |    77|
|5     |LUT3   |   153|
|6     |LUT4   |   123|
|7     |LUT5   |   186|
|8     |LUT6   |   301|
|9     |FDCE   |    97|
|10    |FDPE   |    11|
|11    |FDRE   |    33|
|12    |FDSE   |     1|
|13    |IBUF   |     3|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------------------+------+
|      |Instance |Module                         |Cells |
+------+---------+-------------------------------+------+
|1     |top      |                               |  1252|
|2     |  uut    |clkFreqDivider                 |    82|
|3     |  uut1   |clkFreqDivider__parameterized1 |    82|
+------+---------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 862.871 ; gain = 182.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 862.871 ; gain = 543.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'servos' is not ideal for floorplanning, since the cellview 'servos' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 862.871 ; gain = 556.352
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hs696802/Desktop/servo_middle/servo_middle.runs/synth_1/servos.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file servos_utilization_synth.rpt -pb servos_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 862.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 18 16:22:15 2018...
