Info (10281): Verilog HDL Declaration information at top.v(61): object "RESET" differs only in case from object "reset" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 61
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv Line: 49
