\begin{thebibliography}
@article{SJROOME,
	author = {{S. J. Roome}},
	title = {{Digital radio frequency memory}},
	journal = {{Electronic \& Communication	Engineering Journal}},
	url ={{http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=101420}},
	year = {{1990}},
	month = {{August}},
	pages = {{147â€“-153}},
}
@article{DE10lite,
	author = {{TerasIC }},
	title = {{DE10-Lite User Manual}},
	url = {{https://www.altera.com/content/dam/altera-www/global/en\_US/portal/dsn/42/doc-us-dsnbk-42-2912030810549-de10-lite-user-manual.pdf}},
	year = {{2007}},
	month = {{January}},
	day = {{ 24}},
}

@article{JTAG,
	author = {{Altera FPGA }},
	title = {{Altera Virtual JTAG (altera\_virtual\_jtag) IP Core User Guide}},
	url = {{https://www.altera.com/en_US/pdfs/literature/ug/ug_virtualjtag.pdf}},
	year = {{2016}},
	month = {{October}},

}

@article{SDRAM,
	author = {{Integrated Silicon Solution, Inc. }},
	title = {{http://www.issi.com/WW/pdf/42-45R-S\_86400D-16320D-32160D.pdf}},
	url = {{ISSI SDRAM Data Sheet}},
	year = {{2011}},
	month = {{June}},
	
}

@article{SDRAM_Core,
	author = {{Altera FPGA}},
	title = {{SDRAM Controller Core User Manual}},
	url = {{https://www.altera.com/zh\_CN/pdfs/literature/hb/nios2/n2cpu\_nii51005.pdf}},
	year = {{ 2009}},
	month = {{November}},
}
@article{wil,
	author = {{AJ Wilkinson}},
	title = {{Notes on Radar Signal Processing Fundamentals}},
	url = {{https://wenku.baidu.com/view/e195261655270722192ef797.html}},
	date = {{2017}}

}
@article{STP,
	author = {{Altera FPGA}},
	title = {{Quartus II Scripting Reference Manual}},
	url={{https://www.altera.com/content/dam/altera-www/global/en\_US/pdfs/literature/manual/tclscriptrefmnl.pdf}},
	month= {{July}},
	year = {{2013}},
}
@article{PyQt,
	author = {{Riverbank Computing}},
	title = {{About PyQt}},
	url = {{https://wiki.python.org/moin/PyQt}},
	year = {{2015}},
	month = {{June}},
}

@article{TCL,
	author = { Chris Zeh},
	title = {{Talking to the DE0-Nano using the Virtual JTAG interface.}},
	url = {{http://idlelogiclabs.com/2012/04/15/talking-to-the-de0-nano-using-the-virtual-jtag-interface/}},
	year = {{2012}},
	month = {{April}},
}

@article{PLL,
	author = {{Altera FPGA}},
	title = {{ALTPLL (Phase-Locked Loop) IP Core User Guide}},
	url={{https://www.altera.com/en\_US/pdfs/literature/ug/ug\_altpll.pdf}},
	month= {{July}},
	year = {{2016}},
}
@article{Signal_Tap,
	author = {{Altera FPGA}},
	title = {SignalTap II with Verilog Designs},
	url={ftp://ftp.altera.com/up/pub/Altera_Material/12.1/Tutorials/Verilog/SignalTap.pdf},
	month= {{October}},
	year = {{2012}},
}
\end{thebibliography}