// Seed: 1478975845
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wor id_5,
    output supply0 id_6,
    output tri id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    input tri1 id_17,
    output tri1 id_18,
    output supply1 id_19,
    output wire id_20,
    output wire id_21,
    output tri1 id_22,
    input wire id_23,
    input uwire id_24#1,
    output tri0 id_25,
    output supply1 id_26,
    input wor id_27
);
  wire id_29;
  assign id_4 = 1;
  wire id_30, id_31;
  wor id_32;
  wire id_33, id_34;
  id_35(
      1
  ); module_0(
      id_17, id_27, id_5
  );
  final id_20 = id_32;
  assign id_5 = 1;
  wire id_36;
endmodule
