Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: ssp_wrap.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ssp_wrap.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ssp_wrap"
Output Format                      : NGC
Target Device                      : xc7k70t-3-fbg676

---- Source Options
Top Module Name                    : ssp_wrap
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Speed1
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : NO
ROM Style                          : Auto
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_typedef.vhd" into library work
Parsing package <ssp_typedef>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd" into library work
Parsing package <ssp_pkg>.
Parsing package body <ssp_pkg>.
Parsing entity <spu_mux_2to1>.
Parsing architecture <structure> of entity <spu_mux_2to1>.
Parsing entity <spu_mux_3to1>.
Parsing architecture <structure> of entity <spu_mux_3to1>.
Parsing entity <spu_mux_4to1>.
Parsing architecture <structure> of entity <spu_mux_4to1>.
Parsing entity <spu_generic_reg>.
Parsing architecture <behav> of entity <spu_generic_reg>.
Parsing entity <spu_generic_reg_with_en>.
Parsing architecture <behav> of entity <spu_generic_reg_with_en>.
Parsing entity <spu_generic_reg1>.
Parsing architecture <behav> of entity <spu_generic_reg1>.
Parsing entity <spu_generic_reg1_with_en>.
Parsing architecture <behav> of entity <spu_generic_reg1_with_en>.
Parsing entity <spu_shift_counter>.
Parsing architecture <rtl> of entity <spu_shift_counter>.
Parsing entity <spu_absdiffaccum>.
Parsing architecture <rtl> of entity <spu_absdiffaccum>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_instencoding.vhd" into library work
Parsing package <ssp_instencoding>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_writeback.vhd" into library work
Parsing entity <spu_writeback>.
Parsing architecture <structure> of entity <spu_writeback>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sm.vhd" into library work
Parsing entity <spu_sm>.
Parsing architecture <structure> of entity <spu_sm>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sau.vhd" into library work
Parsing entity <spu_sau>.
Parsing architecture <structure> of entity <spu_sau>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_rf.vhd" into library work
Parsing entity <spu_rf>.
Parsing architecture <structure> of entity <spu_rf>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pm.vhd" into library work
Parsing entity <spu_pm>.
Parsing architecture <structure> of entity <spu_pm>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pc.vhd" into library work
Parsing entity <spu_pc>.
Parsing architecture <structure> of entity <spu_pc>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" into library work
Parsing entity <spu_id>.
Parsing architecture <structure> of entity <spu_id>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" into library work
Parsing entity <spu_ex>.
Parsing architecture <structure> of entity <spu_ex>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_dm.vhd" into library work
Parsing entity <spu_dm>.
Parsing architecture <structure> of entity <spu_dm>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_commput.vhd" into library work
Parsing entity <spu_commput>.
Parsing architecture <structure> of entity <spu_commput>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_commget.vhd" into library work
Parsing entity <spu_commget>.
Parsing architecture <structure> of entity <spu_commget>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_brdetc.vhd" into library work
Parsing entity <spu_brdetc>.
Parsing architecture <structure> of entity <spu_brdetc>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" into library work
Parsing entity <spu_core>.
Parsing architecture <structure> of entity <spu_core>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <rtl> of entity <fifo>.
Parsing VHDL file "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" into library work
Parsing entity <ssp_wrap>.
Parsing architecture <Structure> of entity <ssp_wrap>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ssp_wrap> (architecture <Structure>) with generics from library <work>.

Elaborating entity <spu_core> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_pc> (architecture <structure>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pc.vhd" Line 50: Range is empty (null range)
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pc.vhd" Line 68: Net <brc_addr[10]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pc.vhd" Line 72: Net <brc_taken> does not have a driver.

Elaborating entity <spu_pm> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_id> (architecture <structure>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" Line 3672: Assignment to opcode2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" Line 136: Net <id_rx_autoinc> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" Line 137: Net <id_rx_reset> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" Line 138: Net <id_tx_autoinc> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd" Line 139: Net <id_tx_reset> does not have a driver.

Elaborating entity <spu_sau> (architecture <structure>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sau.vhd" Line 94: Net <dm_set_rb_m1> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sau.vhd" Line 95: Net <dm_inc_rb_m1> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sau.vhd" Line 96: Net <dm_autoinc_rb_m1> does not have a driver.

Elaborating entity <spu_dm> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_dm> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_dm> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_sm> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_mux_2to1> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_ex> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" Line 168: Net <p_d> does not have a driver.

Elaborating entity <spu_brdetc> (architecture <structure>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_brdetc.vhd" Line 30: Net <branch_taken> does not have a driver.

Elaborating entity <spu_commput> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_generic_reg1> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_commget> (architecture <structure>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg1> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg1> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.

Elaborating entity <spu_generic_reg> (architecture <behav>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 332: Net <id_rpt_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 335: Net <id_beq_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 336: Net <id_bgt_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 337: Net <id_blt_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 338: Net <id_bge_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 339: Net <id_ble_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 340: Net <id_bne_Pa2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 341: Net <branch_addr_Pa2[10]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 344: Net <id_ext_barrier_Pb2[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 345: Net <id_ext_en_spu_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 361: Net <dm_rb_sel_m_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 362: Net <dm_rb_sel_n_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 368: Net <dm_wb_sel_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 387: Net <id_sm_inc_wb_0_Pa3> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 388: Net <id_sm_autoinc_rb_Pb2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 389: Net <id_sm_wen_Pa3> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 391: Net <id_sm_set_wb_0_Pa3> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 395: Net <sm_wb_addr_Pa3[4]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 437: Net <id_tx_autoinc_Pa2[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" Line 439: Net <id_tx_reset_Pa2[2]> does not have a driver.

Elaborating entity <fifo> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/fifo.vhd" Line 41: Using initial value '0' for almostfull_wire since it is never assigned
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" Line 38: Net <barrier[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" Line 130: Net <put_ch_full_0[8]> does not have a driver.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1862. All outputs of instance <pm_operands_buf_repl_gen[1].u_buf_pm_operands_Pb2> of block <spu_generic_reg> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1862. All outputs of instance <pm_operands_buf_repl_gen[2].u_buf_pm_operands_Pb2> of block <spu_generic_reg> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2018. All outputs of instance <u_buf_id_get_or_peak0_Pb2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2020. All outputs of instance <u_buf_id_get_or_peak0_Pa0> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023. All outputs of instance <get_or_peak0_buffer_repl_gen[0].u_buf_id_get_or_peak0_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023. All outputs of instance <get_or_peak0_buffer_repl_gen[1].u_buf_id_get_or_peak0_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023. All outputs of instance <get_or_peak0_buffer_repl_gen[2].u_buf_id_get_or_peak0_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2033. All outputs of instance <TWOGET_BUF_GEN.u_buf_id_get_or_peak1_Pb2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2035. All outputs of instance <TWOGET_BUF_GEN.u_buf_id_get_or_peak1_Pa0> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038. All outputs of instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[0].u_buf_id_get_or_peak1_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038. All outputs of instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[1].u_buf_id_get_or_peak1_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038. All outputs of instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[2].u_buf_id_get_or_peak1_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2266. All outputs of instance <sm_buf_gen.u_buf_id_rdsm_Pb2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2268. All outputs of instance <sm_buf_gen.u_buf_id_rdsm_Pa0> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271. All outputs of instance <sm_buf_gen.rdsm_buffer_repl_gen[0].u_buf_id_rdsm_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271. All outputs of instance <sm_buf_gen.rdsm_buffer_repl_gen[1].u_buf_id_rdsm_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271. All outputs of instance <sm_buf_gen.rdsm_buffer_repl_gen[2].u_buf_id_rdsm_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2485. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pb2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2487. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pax> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2489. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pa0> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2491. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2493. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pa1x> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2495. All outputs of instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pa2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2529. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pb2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2531. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pax> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2533. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pa0> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2535. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pa1> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2537. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pa1x> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2539. All outputs of instance <buf_alusra_gen.u_buf_id_alusra_Pa2> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543. All outputs of instance <buf_alusra_gen.alusra_buf_repl_gen[0].u_buf_id_alusra_Pa3> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543. All outputs of instance <buf_alusra_gen.alusra_buf_repl_gen[1].u_buf_id_alusra_Pa3> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543. All outputs of instance <buf_alusra_gen.alusra_buf_repl_gen[2].u_buf_id_alusra_Pa3> of block <spu_generic_reg1> are unconnected in block <spu_core>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ssp_wrap>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd".
        CORE_WIDTH = 32
        INPUT_WIDTH = 32
        OUTPUT_WIDTH = 32
        EXIN_FIFO_NUM = 6
        EXOUT_FIFO_NUM = 8
        IOFIFODEPTH = 8
WARNING:Xst:647 - Input <i_en_spu> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 265: Output port <o_ext_barrier> of the instance <u_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 265: Output port <o_put_ch_data<8>> of the instance <u_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 265: Output port <o_ext_en_spu> of the instance <u_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 431: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 444: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE0_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 457: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 470: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE1_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 483: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 496: Output port <o_almostfull> of the instance <u_fifo_IOCore_to_SPU0PE2_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 509: Output port <o_almostfull> of the instance <u_fifo_SPU0PE0_to_IOCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 522: Output port <o_almostfull> of the instance <u_fifo_SPU0PE0_to_IOCore_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 535: Output port <o_almostfull> of the instance <u_fifo_SPU0PE0_to_IOCore_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 548: Output port <o_almostfull> of the instance <u_fifo_SPU0PE1_to_IOCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 561: Output port <o_almostfull> of the instance <u_fifo_SPU0PE1_to_IOCore_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 574: Output port <o_almostfull> of the instance <u_fifo_SPU0PE1_to_IOCore_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 587: Output port <o_almostfull> of the instance <u_fifo_SPU0PE2_to_IOCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/fft/802.11ac/20mhz/8streams/ssp_wrap.vhd" line 600: Output port <o_almostfull> of the instance <u_fifo_SPU0PE2_to_IOCore_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <barrier<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <put_ch_full_0<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ssp_wrap> synthesized.

Synthesizing Unit <spu_core>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd".
        DATA_WIDTH = 16
        DATA_TYPE = 2
        SLICE_NUM = 4
        CORE_DATA_WIDTH = 32
        OPM_NUM = 2
        ALUM_NUM = 3
        FRAC_BITS = 14
        BSLAVE = false
        BMASTER = false
        BMASTER_NUM = 1
        VLEN = 3
        OPCODE_WIDTH = 4
        MULREG_EN = true
        PB0_DEPTH = 1
        PB1_DEPTH = 1
        PB2_DEPTH = 2
        PA0_DEPTH = 1
        PA1_DEPTH = 1
        PA1X_DEPTH = 0
        BRANCH_EN = false
        JMP_EN = true
        RPT_EN = false
        RPT_SPEC_1 = false
        RPT_LEVELS = 0
        RPT_CNT_LEN0 = 1
        RPT_CNT_LEN1 = 1
        RPT_CNT_LEN2 = 1
        RPT_CNT_LEN3 = 1
        RPT_CNT_LEN4 = 1
        RPT_BLK_LEN0 = 1
        RPT_BLK_LEN1 = 1
        RPT_BLK_LEN2 = 1
        RPT_BLK_LEN3 = 1
        RPT_BLK_LEN4 = 1
        MASK_EN = false
        MASKEQ_EN = false
        MASKGT_EN = false
        MASKLT_EN = false
        MASKGE_EN = false
        MASKLE_EN = false
        MASKNE_EN = false
        ALUSRA_EN = true
        ALUSRA_VAL = 1
        ABSDIFF_EN = false
        ABSDIFF_WITHACCUM = true
        FLEXA_TYPE = 10
        FLEXB_TYPE = 4
        FLEXC_TYPE = 10
        FLEXB_IMM_VAL = -1
        DIRECT_WB_EN = true
        SHARE_GET_DATA = false
        EBITS_A = 2
        EBITS_B = 0
        EBITS_C = 2
        EBITS_D = 2
        DSP48E_EN = true
        GETI_EN = false
        GETCH_EN = false
        PUTCH_EN = false
        RX_CH_NUM = 2
        RX_CH_WIDTH = 1
        TX_CH_NUM = 3
        TX_CH_WIDTH = 2
        RF_EN = false
        RF_ADDR_WIDTH = 5
        RF_INIT_EN = false
        RF_INIT_FILE = "RFInit/rf_initSPU0PE"
        PM_SIZE = 1184
        PM_ADDR_WIDTH = 11
        PM_DATA_WIDTH = 32
        USE_BRAM_FOR_LARGE_PM = true
        PM_INIT_FILE = "PMInit/pm_init0.mif"
        DM_EN = true
        DM_SIZE = 192
        DM_ADDR_WIDTH = 8
        DM_DATA_WIDTH = 32
        DM_INIT_EN = false
        USE_BRAM_FOR_LARGE_DM = true
        DM_INIT_FILE = "DMInit/dm_initSPU0PE"
        DM_RB_M_NUM = 1
        DM_RB_N_NUM = 1
        DM_WB_NUM = 1
        DM_TRUE_2R1W = true
        DM_RB_M_INITIAL0 = 0
        DM_RB_M_INITIAL1 = 0
        DM_RB_N_INITIAL0 = 0
        DM_RB_N_INITIAL1 = 0
        DM_WB_INITIAL0 = 0
        DM_WB_INITIAL1 = 0
        DM_RB_M_AUTOINC_SIZE0 = 1
        DM_RB_M_AUTOINC_SIZE1 = 1
        DM_RB_N_AUTOINC_SIZE0 = 1
        DM_RB_N_AUTOINC_SIZE1 = 1
        DM_WB_AUTOINC_SIZE0 = 1
        DM_WB_AUTOINC_SIZE1 = 1
        DM_OFFSET_EN = true
        DM_RB_M_SET_EN0 = true
        DM_RB_M_SET_EN1 = false
        DM_RB_N_SET_EN0 = true
        DM_RB_N_SET_EN1 = false
        DM_WB_SET_EN0 = true
        DM_WB_SET_EN1 = false
        DM_RB_M_AUTOINC_EN0 = false
        DM_RB_M_AUTOINC_EN1 = false
        DM_RB_N_AUTOINC_EN0 = false
        DM_RB_N_AUTOINC_EN1 = false
        DM_WB_AUTOINC_EN0 = false
        DM_WB_AUTOINC_EN1 = false
        DM_RB_M_INC_EN0 = false
        DM_RB_M_INC_EN1 = false
        DM_RB_N_INC_EN0 = false
        DM_RB_N_INC_EN1 = false
        DM_WB_INC_EN0 = false
        DM_WB_INC_EN1 = false
        SM_EN = true
        SM_SIZE = 32
        SM_ADDR_WIDTH = 5
        USE_BRAM_FOR_LARGE_SM = true
        SM_INIT_FILE = "IMMInit/imm_init0.mif"
        SM_OFFSET_EN = false
        SM_READONLY = true
        SM_RB_SET_EN0 = false
        SM_WB_SET_EN0 = false
        SM_RB_AUTOINC_SIZE0 = 1
        SM_WB_AUTOINC_SIZE0 = 1
        SM_RB_AUTOINC_EN0 = false
        SM_WB_AUTOINC_EN0 = false
        SM_RB_INC_EN0 = false
        SM_WB_INC_EN0 = false
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_ext_id_barrier> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_ext_en_spu> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_rx_autoinc> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_rx_reset> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_tx_autoinc> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_tx_reset> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_sm_set_wb_0> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_sm_inc_wb_0> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_sm_autoinc_rb> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_sm_autoinc_wb> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_sm_wen> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_rf_wen> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_rpt> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_beq> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_bgt> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_blt> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_bge> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_ble> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_bne> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmaskeq> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmaskgt> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmasklt> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmaskge> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmaskle> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_setmaskne> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_CA_absdiff> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 728: Output port <o_id_CA_absdiff_clr> of the instance <u_id> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_dsp48_result> of the instance <DSP48_GEN.v_ex_gen[0].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_dsp48_result> of the instance <DSP48_GEN.v_ex_gen[1].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_sign> of the instance <DSP48_GEN.v_ex_gen[1].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_zero> of the instance <DSP48_GEN.v_ex_gen[1].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_dsp48_result> of the instance <DSP48_GEN.v_ex_gen[2].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_sign> of the instance <DSP48_GEN.v_ex_gen[2].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1659: Output port <o_zero> of the instance <DSP48_GEN.v_ex_gen[2].u_ex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1722: Output port <o_put_ch_full> of the instance <commput_gen[0].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1722: Output port <o_put_ch_full> of the instance <commput_gen[1].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1722: Output port <o_put_ch_full> of the instance <commput_gen[2].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1774: Output port <o_get_ch_empty> of the instance <TWOGET.commget_gen[0].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1774: Output port <o_get_ch_empty> of the instance <TWOGET.commget_gen[1].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1774: Output port <o_get_ch_empty> of the instance <TWOGET.commget_gen[2].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1796: Output port <o_get_ch_empty> of the instance <TWOGET.commget1_gen[0].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1796: Output port <o_get_ch_empty> of the instance <TWOGET.commget1_gen[1].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1796: Output port <o_get_ch_empty> of the instance <TWOGET.commget1_gen[2].u_comm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1862: Output port <o_d> of the instance <pm_operands_buf_repl_gen[1].u_buf_pm_operands_Pb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 1862: Output port <o_d> of the instance <pm_operands_buf_repl_gen[2].u_buf_pm_operands_Pb2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023: Output port <o_d> of the instance <get_or_peak0_buffer_repl_gen[0].u_buf_id_get_or_peak0_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023: Output port <o_d> of the instance <get_or_peak0_buffer_repl_gen[1].u_buf_id_get_or_peak0_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2023: Output port <o_d> of the instance <get_or_peak0_buffer_repl_gen[2].u_buf_id_get_or_peak0_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038: Output port <o_d> of the instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[0].u_buf_id_get_or_peak1_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038: Output port <o_d> of the instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[1].u_buf_id_get_or_peak1_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2038: Output port <o_d> of the instance <TWOGET_BUF_GEN.get_or_peak1_buffer_repl_gen[2].u_buf_id_get_or_peak1_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271: Output port <o_d> of the instance <sm_buf_gen.rdsm_buffer_repl_gen[0].u_buf_id_rdsm_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271: Output port <o_d> of the instance <sm_buf_gen.rdsm_buffer_repl_gen[1].u_buf_id_rdsm_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2271: Output port <o_d> of the instance <sm_buf_gen.rdsm_buffer_repl_gen[2].u_buf_id_rdsm_Pa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2495: Output port <o_d> of the instance <dm_buf_gen.u_buf_id_dm_inc_wb_1_Pa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543: Output port <o_d> of the instance <buf_alusra_gen.alusra_buf_repl_gen[0].u_buf_id_alusra_Pa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543: Output port <o_d> of the instance <buf_alusra_gen.alusra_buf_repl_gen[1].u_buf_id_alusra_Pa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_core.vhd" line 2543: Output port <o_d> of the instance <buf_alusra_gen.alusra_buf_repl_gen[2].u_buf_id_alusra_Pa3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <branch_addr_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_ext_barrier_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sm_wb_addr_Pa3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_tx_autoinc_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_tx_reset_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_rpt_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_beq_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_bgt_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_blt_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_bge_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_ble_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_bne_Pa2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_ext_en_spu_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dm_rb_sel_m_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dm_rb_sel_n_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dm_wb_sel_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_sm_inc_wb_0_Pa3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_sm_autoinc_rb_Pb2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_sm_autoinc_wb_Pa3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_sm_wen_Pa3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <id_sm_set_wb_0_Pa3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <spu_core> synthesized.

Synthesizing Unit <spu_pc>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pc.vhd".
        OPCODE_WIDTH = 4
        PM_ADDR_WIDTH = 11
        PM_DATA_WIDTH = 32
        BRANCH_EN = false
        JMP_EN = true
        RPT_EN = false
        RPT_SPEC_1 = false
        RPT_LEVELS = 0
        RPT_CNT_LEN0 = 1
        RPT_CNT_LEN1 = 1
        RPT_CNT_LEN2 = 1
        RPT_CNT_LEN3 = 1
        RPT_CNT_LEN4 = 1
        RPT_BLK_LEN0 = 1
        RPT_BLK_LEN1 = 1
        RPT_BLK_LEN2 = 1
        RPT_BLK_LEN3 = 1
        RPT_BLK_LEN4 = 1
WARNING:Xst:647 - Input <i_inst_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_brc_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_brc_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rpt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'brc_addr', unconnected in block 'spu_pc', is tied to its initial value (00000000000).
WARNING:Xst:2935 - Signal 'brc_taken', unconnected in block 'spu_pc', is tied to its initial value (0).
    Found 11-bit register for signal <pc_reg>.
    Found 11-bit adder for signal <pc_reg[10]_GND_11_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spu_pc> synthesized.

Synthesizing Unit <spu_pm>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_pm.vhd".
        PM_SIZE = 1184
        PM_ADDR_WIDTH = 11
        PM_DATA_WIDTH = 32
        USE_BRAM_FOR_LARGE_PM = true
        PM_INIT_FILE = "PMInit/pm_init0.mif"
        PB0_DEPTH = 1
        PB1_DEPTH = 1
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'RAM', unconnected in block 'spu_pm', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 1184x32-bit single-port Read Only RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <o_pm>.
    Found 32-bit register for signal <large_pm_gen_bram.pm_do_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <spu_pm> synthesized.

Synthesizing Unit <spu_id>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_id.vhd".
        DATA_WIDTH = 16
        DATA_TYPE = 2
        SLICE_NUM = 4
        RF_ADDR_WIDTH = 5
        OPCODE_WIDTH = 4
        PM_ADDR_WIDTH = 11
        OPM_NUM = 2
        ALUM_NUM = 3
        FLEXA_TYPE = 10
        FLEXB_TYPE = 4
        FLEXC_TYPE = 10
        BSLAVE = false
        BMASTER = false
        BMASTER_NUM = 1
        BRANCH_EN = false
        JMP_EN = true
        RPT_EN = false
        RF_EN = false
        DM_EN = true
        DM_TWO_RD_PORTS = true
        SM_EN = true
        GETCH_EN = false
        PUTCH_EN = false
        MASKEQ_EN = false
        MASKGT_EN = false
        MASKLT_EN = false
        MASKGE_EN = false
        MASKLE_EN = false
        MASKNE_EN = false
        ALUSRA_EN = true
        ABSDIFF_EN = false
        ABSDIFF_WITHACCUM = true
WARNING:Xst:647 - Input <i_pm_do<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_pm_do<10:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_pm_do<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_pm_do<27:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ext_barrier> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ext_en_spu> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <o_ext_en_spu> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'o_id_rf_wen', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_rpt', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_beq', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_bgt', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_blt', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_bge', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_ble', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_bne', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmaskeq', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmaskgt', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmasklt', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmaskge', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmaskle', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_setmaskne', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_CA_absdiff', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'o_id_CA_absdiff_clr', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'id_rx_autoinc', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'id_rx_reset', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'id_tx_autoinc', unconnected in block 'spu_id', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'id_tx_reset', unconnected in block 'spu_id', is tied to its initial value (0).
    Summary:
	inferred  15 Multiplexer(s).
Unit <spu_id> synthesized.

Synthesizing Unit <spu_sau>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sau.vhd".
        DM_OFFSET_WIDTH = 7
        DM_ADDR_WIDTH = 8
        DM_DATA_WIDTH = 32
        DM_WB_NUM = 1
        DM_RB_M_NUM = 1
        DM_RB_N_NUM = 1
        DM_RB_M_INITIAL0 = 0
        DM_RB_M_INITIAL1 = 0
        DM_RB_N_INITIAL0 = 0
        DM_RB_N_INITIAL1 = 0
        DM_WB_INITIAL0 = 0
        DM_WB_INITIAL1 = 0
        DM_RB_M_AUTOINC_SIZE0 = 1
        DM_RB_M_AUTOINC_SIZE1 = 1
        DM_RB_N_AUTOINC_SIZE0 = 1
        DM_RB_N_AUTOINC_SIZE1 = 1
        DM_WB_AUTOINC_SIZE0 = 1
        DM_WB_AUTOINC_SIZE1 = 1
        DM_OFFSET_EN = true
        DM_RB_M_SET_EN0 = true
        DM_RB_M_SET_EN1 = false
        DM_RB_N_SET_EN0 = true
        DM_RB_N_SET_EN1 = false
        DM_WB_SET_EN0 = true
        DM_WB_SET_EN1 = false
        DM_RB_M_AUTOINC_EN0 = false
        DM_RB_M_AUTOINC_EN1 = false
        DM_RB_N_AUTOINC_EN0 = false
        DM_RB_N_AUTOINC_EN1 = false
        DM_WB_AUTOINC_EN0 = false
        DM_WB_AUTOINC_EN1 = false
        DM_RB_M_INC_EN0 = false
        DM_RB_M_INC_EN1 = false
        DM_RB_N_INC_EN0 = false
        DM_RB_N_INC_EN1 = false
        DM_WB_INC_EN0 = false
        DM_WB_INC_EN1 = false
WARNING:Xst:647 - Input <i_dm_set_rb_m1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_set_rb_n1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_rb_m0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_rb_m1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_rb_n0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_rb_n1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_autoinc_rb_m> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_autoinc_rb_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_rb_sel_m> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_rb_sel_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_set_wb_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_wb_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_inc_wb_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_autoinc_wb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_dm_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'dm_set_rb_m1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_set_rb_n1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_set_wb1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_inc_rb_m1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_inc_rb_n1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_inc_wb1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_autoinc_rb_m1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_autoinc_rb_n1', unconnected in block 'spu_sau', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dm_autoinc_wb1', unconnected in block 'spu_sau', is tied to its initial value (0).
    Found 8-bit register for signal <dm_blk_gen.dm_rb_n0>.
    Found 8-bit register for signal <dm_blk_gen.dm_wb_0>.
    Found 8-bit register for signal <dm_blk_gen.dm_rb_m0>.
    Found 8-bit adder for signal <dm_rd_addr_m> created at line 326.
    Found 8-bit adder for signal <dm_rd_addr_n> created at line 329.
    Found 8-bit adder for signal <dm_wr_addr> created at line 332.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <spu_sau> synthesized.

Synthesizing Unit <spu_dm_1>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_dm.vhd".
        DM_OFFSET_WIDTH = 7
        DM_SIZE = 192
        DM_ADDR_WIDTH = 8
        DM_DATA_WIDTH = 32
        DM_INIT_EN = false
        USE_BRAM_FOR_LARGE_DM = true
        DM_INIT_FILE = "DMInit/dm_initSPU0PE0.mif"
        DM_TWO_RD_PORTS = true
        DM_TRUE_2R1W = true
        PA0_DEPTH = 1
        PA1_DEPTH = 1
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dm_bram_gen.dm_do0>.
    Found 32-bit register for signal <o_dm_dout0>.
    Found 32-bit register for signal <o_dm_dout1>.
    Found 32-bit register for signal <dm_bram_gen.dm_do1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 192x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <spu_dm_1> synthesized.

Synthesizing Unit <spu_dm_2>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_dm.vhd".
        DM_OFFSET_WIDTH = 7
        DM_SIZE = 192
        DM_ADDR_WIDTH = 8
        DM_DATA_WIDTH = 32
        DM_INIT_EN = false
        USE_BRAM_FOR_LARGE_DM = true
        DM_INIT_FILE = "DMInit/dm_initSPU0PE1.mif"
        DM_TWO_RD_PORTS = true
        DM_TRUE_2R1W = true
        PA0_DEPTH = 1
        PA1_DEPTH = 1
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dm_bram_gen.dm_do0>.
    Found 32-bit register for signal <o_dm_dout0>.
    Found 32-bit register for signal <o_dm_dout1>.
    Found 32-bit register for signal <dm_bram_gen.dm_do1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 192x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <spu_dm_2> synthesized.

Synthesizing Unit <spu_dm_3>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_dm.vhd".
        DM_OFFSET_WIDTH = 7
        DM_SIZE = 192
        DM_ADDR_WIDTH = 8
        DM_DATA_WIDTH = 32
        DM_INIT_EN = false
        USE_BRAM_FOR_LARGE_DM = true
        DM_INIT_FILE = "DMInit/dm_initSPU0PE2.mif"
        DM_TWO_RD_PORTS = true
        DM_TRUE_2R1W = true
        PA0_DEPTH = 1
        PA1_DEPTH = 1
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dm_bram_gen.dm_do0>.
    Found 32-bit register for signal <o_dm_dout0>.
    Found 32-bit register for signal <o_dm_dout1>.
    Found 32-bit register for signal <dm_bram_gen.dm_do1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 192x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <spu_dm_3> synthesized.

Synthesizing Unit <spu_sm>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_sm.vhd".
        SM_OFFSET_WIDTH = 5
        SM_SIZE = 32
        SM_ADDR_WIDTH = 5
        SM_DATA_WIDTH = 32
        USE_BRAM_FOR_LARGE_SM = true
        SM_INIT_FILE = "IMMInit/imm_init0.mif"
        PA0_DEPTH = 1
        PA1_DEPTH = 1
        SM_OFFSET_EN = false
        SM_READONLY = true
        SM_WB_SET_EN0 = false
        SM_RB_SET_EN0 = false
        SM_RB_AUTOINC_SIZE0 = 1
        SM_WB_AUTOINC_SIZE0 = 1
        SM_RB_AUTOINC_EN0 = false
        SM_WB_AUTOINC_EN0 = false
        SM_RB_INC_EN0 = false
        SM_WB_INC_EN0 = false
WARNING:Xst:647 - Input <i_sm_rd_bs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_wr_bs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_set_rb_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_set_wb_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_inc_rb_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_inc_wb_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_autoinc_rb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_autoinc_wb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_sm_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_sm> synthesized.

Synthesizing Unit <spu_generic_reg_1>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 5
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <o_d>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <spu_generic_reg_1> synthesized.

Synthesizing Unit <spu_generic_reg_2>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <o_d>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <spu_generic_reg_2> synthesized.

Synthesizing Unit <spu_mux_2to1>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        DATA_WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <spu_mux_2to1> synthesized.

Synthesizing Unit <spu_ex>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd".
        DATA_WIDTH = 16
        CORE_DATA_WIDTH = 32
        DATA_TYPE = 2
        SLICE_NUM = 4
        OPM_NUM = 2
        ALUM_NUM = 3
        MULREG_EN = true
        FRAC_BITS = 14
        MASK_EN = false
        ALUSRA_VAL = 1
        BRANCH_EN = false
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <ACOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <BCOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <CARRYOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <PCOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <CARRYCASCOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <MULTSIGNOUT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <OVERFLOW> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <PATTERNBDETECT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <PATTERNDETECT> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 406: Output port <UNDERFLOW> of the instance <CPLX16_4.slice0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <ACOUT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <BCOUT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <CARRYOUT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <P> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <CARRYCASCOUT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <MULTSIGNOUT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <OVERFLOW> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <PATTERNBDETECT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <PATTERNDETECT> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 413: Output port <UNDERFLOW> of the instance <CPLX16_4.slice1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <ACOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <BCOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <CARRYOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <PCOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <CARRYCASCOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <MULTSIGNOUT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <OVERFLOW> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <PATTERNBDETECT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <PATTERNDETECT> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 419: Output port <UNDERFLOW> of the instance <CPLX16_4.slice2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <ACOUT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <BCOUT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <CARRYOUT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <P> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <CARRYCASCOUT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <MULTSIGNOUT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <OVERFLOW> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <PATTERNBDETECT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <PATTERNDETECT> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_ex.vhd" line 426: Output port <UNDERFLOW> of the instance <CPLX16_4.slice3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <p_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <spu_ex> synthesized.

Synthesizing Unit <spu_generic_reg_3>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 7
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <o_d>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <spu_generic_reg_3> synthesized.

Synthesizing Unit <spu_generic_reg_4>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 4
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <o_d>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <spu_generic_reg_4> synthesized.

Synthesizing Unit <spu_generic_reg_5>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 7
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <GR2.t_reg_in<1>>.
    Found 7-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <spu_generic_reg_5> synthesized.

Synthesizing Unit <spu_generic_reg_6>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 4
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <GR2.t_reg_in<1>>.
    Found 4-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <spu_generic_reg_6> synthesized.

Synthesizing Unit <spu_brdetc>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_brdetc.vhd".
        PC_ADDR_WIDTH = 11
        BRANCH_EN = false
        JMP_EN = true
WARNING:Xst:647 - Input <i_id_beq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_id_bgt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_id_blt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_id_bge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_id_ble> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_id_bne> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ex_zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_ex_sign> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'branch_taken', unconnected in block 'spu_brdetc', is tied to its initial value (0).
    Summary:
	no macro.
Unit <spu_brdetc> synthesized.

Synthesizing Unit <spu_commput>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_commput.vhd".
        DATA_WIDTH = 32
        TX_CH_WIDTH = 2
        TX_CH_NUM = 3
        PUTCH_EN = false
        STATE_EN = false
WARNING:Xst:647 - Input <i_put_ch_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_tx_autoinc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <spu_commput> synthesized.

Synthesizing Unit <spu_generic_reg1_1>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_d>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <spu_generic_reg1_1> synthesized.

Synthesizing Unit <spu_commget>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/spu_commget.vhd".
        DATA_WIDTH = 32
        OUT_DATA_WIDTH = 32
        RX_CH_WIDTH = 1
        RX_CH_NUM = 1
        GETCH_EN = false
        STATE_EN = false
WARNING:Xst:647 - Input <i_get_ch_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rx_autoinc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_commget> synthesized.

Synthesizing Unit <spu_generic_reg_7>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 28
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <o_d>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <spu_generic_reg_7> synthesized.

Synthesizing Unit <spu_generic_reg1_2>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <GR2.t_reg_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <spu_generic_reg1_2> synthesized.

Synthesizing Unit <spu_generic_reg1_3>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg1_3> synthesized.

Synthesizing Unit <spu_generic_reg_8>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 2
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <GR2.t_reg_in<1>>.
    Found 2-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <spu_generic_reg_8> synthesized.

Synthesizing Unit <spu_generic_reg_9>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 2
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <o_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <spu_generic_reg_9> synthesized.

Synthesizing Unit <spu_generic_reg_10>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
        REG_WIDTH = 7
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg_10> synthesized.

Synthesizing Unit <spu_generic_reg_11>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 8
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <GR2.t_reg_in<1>>.
    Found 8-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <spu_generic_reg_11> synthesized.

Synthesizing Unit <spu_generic_reg_12>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 8
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <o_d>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <spu_generic_reg_12> synthesized.

Synthesizing Unit <spu_generic_reg_13>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
        REG_WIDTH = 8
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg_13> synthesized.

Synthesizing Unit <spu_generic_reg_14>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
        REG_WIDTH = 32
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg_14> synthesized.

Synthesizing Unit <spu_generic_reg_15>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 14
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <GR2.t_reg_in<1>>.
    Found 14-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <spu_generic_reg_15> synthesized.

Synthesizing Unit <spu_generic_reg_16>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 14
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <o_d>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <spu_generic_reg_16> synthesized.

Synthesizing Unit <spu_generic_reg_17>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
        REG_WIDTH = 14
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg_17> synthesized.

Synthesizing Unit <spu_generic_reg_18>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 2
        REG_WIDTH = 12
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <GR2.t_reg_in<1>>.
    Found 12-bit register for signal <GR2.t_reg_in<0>>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <spu_generic_reg_18> synthesized.

Synthesizing Unit <spu_generic_reg_19>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 1
        REG_WIDTH = 12
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <o_d>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <spu_generic_reg_19> synthesized.

Synthesizing Unit <spu_generic_reg_20>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/ssp_pkg.vhd".
        REG_NUM = 0
        REG_WIDTH = 12
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <spu_generic_reg_20> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "/home/CLUSTER/SOC/2094746/Workspace/ISE/spu trunk/SPU/fifo.vhd".
        WIDTH = 32
        DEPTH = 8
        STATE_EN = false
    Set property "shreg_extract = yes".
WARNING:Xst:653 - Signal <o_almostfull> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<6>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<5>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<4>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<3>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<2>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<1>>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<0>>.
    Found 3-bit register for signal <large_srlfifo_gen.pointer>.
    Found 1-bit register for signal <empty>.
    Found 32-bit register for signal <large_srlfifo_gen.fifo_store<7>>.
    Found 3-bit adder for signal <large_srlfifo_gen.pointer[2]_GND_563_o_add_18_OUT> created at line 99.
    Found 3-bit subtractor for signal <GND_563_o_GND_563_o_sub_22_OUT<2:0>> created at line 105.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <large_srlfifo_gen.fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 8-to-1 multiplexer for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT> created at line 86.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 260 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1184x32-bit single-port Read Only RAM                 : 1
 192x32-bit dual-port RAM                              : 6
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 1
 3-bit addsub                                          : 14
 8-bit adder                                           : 3
# Registers                                            : 321
 1-bit register                                        : 70
 11-bit register                                       : 1
 12-bit register                                       : 6
 14-bit register                                       : 6
 2-bit register                                        : 34
 28-bit register                                       : 2
 3-bit register                                        : 14
 32-bit register                                       : 150
 4-bit register                                        : 12
 5-bit register                                        : 1
 7-bit register                                        : 14
 8-bit register                                        : 11
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 10
 11-bit 2-to-1 multiplexer                             : 15
 32-bit 2-to-1 multiplexer                             : 20
 32-bit 8-to-1 multiplexer                             : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <multiple_tx_gen.put_ch_write_buf_replication_gen[2].u_put_ch_write_reg_Pa3> is unconnected in block <commput_gen[2].u_comm>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sm_buf_gen.u_buf_id_sm_set_rb_0_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sm_buf_gen.u_buf_id_sm_inc_rb_0_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_rb_m1_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_rb_n1_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_rb_m0_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_rb_m1_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_rb_n0_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_rb_n1_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_rb_m_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_rb_n_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_dm_wb_sel_Pax> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_dm_wb_sel_Pa0> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_dm_wb_sel_Pa1> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_dm_wb_sel_Pa1x> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_dm_wb_sel_Pa2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pax> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa0> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa1> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa1x> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pax> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa0> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa1> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa1x> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pb2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pax> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa0> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa1> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa1x> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa2> is unconnected in block <u_core_0>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_6> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_5> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_4> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_3> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_2> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_1> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_0> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_6> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_5> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_4> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_3> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_2> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_1> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_n0_0> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_6> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_5> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_4> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_3> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_2> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_1> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_rb_m0_0> has a constant value of 0 in block <SAU_GEN.u_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <large_pm_gen_bram.pm_do_reg_26> of sequential type is unconnected in block <u_pm>.
WARNING:Xst:2677 - Node <large_pm_gen_bram.pm_do_reg_27> of sequential type is unconnected in block <u_pm>.
WARNING:Xst:2677 - Node <o_pm_26> of sequential type is unconnected in block <u_pm>.
WARNING:Xst:2677 - Node <o_pm_27> of sequential type is unconnected in block <u_pm>.
WARNING:Xst:2677 - Node <o_d_26> of sequential type is unconnected in block <u_buf_pm_operands_Pb1x>.
WARNING:Xst:2677 - Node <o_d_27> of sequential type is unconnected in block <u_buf_pm_operands_Pb1x>.
WARNING:Xst:2677 - Node <o_d_26> of sequential type is unconnected in block <pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2>.
WARNING:Xst:2677 - Node <o_d_27> of sequential type is unconnected in block <pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_1> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_2> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_3> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_4> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_5> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_6> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_1_7> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_1> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_2> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_3> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_4> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_5> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_6> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <GR2.t_reg_in_0_7> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pax>.
WARNING:Xst:2677 - Node <o_d_1> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_2> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_3> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_4> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_5> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_6> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_7> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa0>.
WARNING:Xst:2677 - Node <o_d_1> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_2> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_3> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_4> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_5> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_6> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_7> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa1>.
WARNING:Xst:2677 - Node <o_d_1> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_2> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_3> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_4> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_5> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_6> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.
WARNING:Xst:2677 - Node <o_d_7> of sequential type is unconnected in block <dm_buf_gen.u_buf_dm_wb_Pa2>.

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <large_srlfifo_gen.pointer>: 1 register on signal <large_srlfifo_gen.pointer>.
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <spu_core>.
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[0].u_dm/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[0].u_dm/dm_bram_gen.dm_do0> <dm_gen.v_dm_gen[0].u_dm/o_dm_dout0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<0>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<0>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_0>   |          |
    |     doB            | connected to signal <dm_do0_Pa1<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[0].u_dm/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[0].u_dm/dm_bram_gen.dm_do1> <dm_gen.v_dm_gen[0].u_dm/o_dm_dout1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<0>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<0>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_1>   |          |
    |     doB            | connected to signal <dm_do1_Pa1<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[1].u_dm/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[1].u_dm/dm_bram_gen.dm_do1> <dm_gen.v_dm_gen[1].u_dm/o_dm_dout1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<1>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<1>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_1>   |          |
    |     doB            | connected to signal <dm_do1_Pa1<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[1].u_dm/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[1].u_dm/dm_bram_gen.dm_do0> <dm_gen.v_dm_gen[1].u_dm/o_dm_dout0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<1>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<1>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_0>   |          |
    |     doB            | connected to signal <dm_do0_Pa1<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[2].u_dm/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[2].u_dm/dm_bram_gen.dm_do1> <dm_gen.v_dm_gen[2].u_dm/o_dm_dout1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<2>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<2>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<2>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_1>   |          |
    |     doB            | connected to signal <dm_do1_Pa1<2>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dm_gen.v_dm_gen[2].u_dm/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <dm_gen.v_dm_gen[2].u_dm/dm_bram_gen.dm_do0> <dm_gen.v_dm_gen[2].u_dm/o_dm_dout0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <id_wrdm_Pa3<2>> | high     |
    |     addrA          | connected to signal <dm_wraddr_Pa3<2>> |          |
    |     diA            | connected to signal <dsp48sra_result_Pa3<2>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 192-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dm_rdaddr_0>   |          |
    |     doB            | connected to signal <dm_do0_Pa1<2>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <spu_core> synthesized (advanced).

Synthesizing (advanced) Unit <spu_pc>.
The following registers are absorbed into counter <pc_reg>: 1 register on signal <pc_reg>.
Unit <spu_pc> synthesized (advanced).

Synthesizing (advanced) Unit <spu_pm>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <large_pm_gen_bram.pm_do_reg> <o_pm>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1184-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <i_en>          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o_pm>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <spu_pm> synthesized (advanced).

Synthesizing (advanced) Unit <fifo>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<0>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<1>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<2>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<3>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<4>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<5>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<6>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<7>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<8>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<9>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<10>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<11>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<12>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<13>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<14>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<15>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<16>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<17>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<18>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<19>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<20>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<21>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<22>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<23>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<24>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<25>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<26>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<27>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<28>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<29>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<30>>.
	Found 8-bit dynamic shift register for signal <large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT<31>>.
Unit <fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1184x32-bit single-port block Read Only RAM           : 1
 192x32-bit dual-port block RAM                        : 6
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 15
 11-bit up counter                                     : 1
 3-bit updown counter                                  : 14
# Registers                                            : 1357
 Flip-Flops                                            : 1357
# Shift Registers                                      : 448
 8-bit dynamic shift register                          : 448
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 10
 11-bit 2-to-1 multiplexer                             : 14
 32-bit 2-to-1 multiplexer                             : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <spu_core>: instances <data_gen_Pa1x[0].u_buf_src_b_Pa1x>, <data_gen_Pa1x[1].u_buf_src_b_Pa1x> of unit <spu_generic_reg_14> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <spu_core>: instances <data_gen_Pa1x[0].u_buf_src_b_Pa1x>, <data_gen_Pa1x[2].u_buf_src_b_Pa1x> of unit <spu_generic_reg_14> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <dm_blk_gen.dm_wb_0_6> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_5> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_4> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_3> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_2> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_1> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_wb_0_0> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_6> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_5> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_4> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_3> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_2> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_1> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_n0_0> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_6> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_5> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_4> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_3> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_2> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_1> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dm_blk_gen.dm_rb_m0_0> has a constant value of 0 in block <spu_sau>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_2> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_3> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_4> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_5> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_6> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa0/o_d_7> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_2> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_3> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_4> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_5> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_6> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa1/o_d_7> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_2> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_3> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_4> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_5> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_6> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_Pa2/o_d_7> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa2/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa1/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pa0/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa2/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa1/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pa0/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa2/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa1/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pa0/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_sel_Pa2/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_sel_Pa1/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_sel_Pa0/o_d> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pax/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pax/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_wb_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pax/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pax/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_wb_0_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pax/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pax/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_wb_1_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_sel_Pax/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_dm_wb_sel_Pax/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_rb_n_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_rb_n_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_rb_m_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_autoinc_rb_m_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_n1_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_n1_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_n0_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_n0_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_m1_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_m1_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_m0_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_inc_rb_m0_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_rb_n1_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_rb_n1_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_rb_m1_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <spu_core>.
WARNING:Xst:2677 - Node <dm_buf_gen.u_buf_id_dm_set_rb_m1_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <spu_core>.
INFO:Xst:1901 - Instance CPLX16_4.slice0 in unit CPLX16_4.slice0 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance CPLX16_4.slice1 in unit CPLX16_4.slice1 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance CPLX16_4.slice2 in unit CPLX16_4.slice2 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance CPLX16_4.slice3 in unit CPLX16_4.slice3 of type DSP48E has been replaced by DSP48E1

Optimizing unit <ssp_wrap> ...

Optimizing unit <spu_generic_reg_2> ...

Optimizing unit <spu_sm> ...

Optimizing unit <spu_ex> ...

Optimizing unit <spu_generic_reg_5> ...

Optimizing unit <spu_generic_reg_6> ...

Optimizing unit <spu_generic_reg_7> ...

Optimizing unit <spu_generic_reg_11> ...

Optimizing unit <spu_generic_reg_15> ...

Optimizing unit <spu_generic_reg_16> ...

Optimizing unit <spu_generic_reg_18> ...

Optimizing unit <spu_generic_reg_19> ...

Optimizing unit <fifo> ...

Optimizing unit <spu_core> ...

Optimizing unit <spu_commput> ...
WARNING:Xst:1293 - FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_1_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_1_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pb2/GR2.t_reg_in_0_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pb2/GR2.t_reg_in_0_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_opmode_Pa0/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/u_buf_id_alumode_Pa0/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[2].u_buf_id_opmode_Pa1/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_13> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_12> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_8> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[1].u_buf_id_opmode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_opmode_buf_repl_gen[0].u_buf_id_opmode_Pa1/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[0].u_buf_id_alumode_Pa1/o_d_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_10> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[1].u_buf_id_alumode_Pa1/o_d_11> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/id_alumode_buf_repl_gen[2].u_buf_id_alumode_Pa1/o_d_7> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_alumode3_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.u_buf_alumode1_Pa2/o_d_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_1_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.u_buf_opmode13_Pa2/o_d_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_alumode_Pmreg/GR2.t_reg_in_0_2> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_1> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_3> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_5> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_alumode_mreg_gen.u_buf_opmode_Pmreg/GR2.t_reg_in_0_6> has a constant value of 0 in block <ssp_wrap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_core_0/sm_buf_gen.u_buf_id_sm_set_rb_0_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/sm_buf_gen.u_buf_id_sm_set_rb_0_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/sm_buf_gen.u_buf_id_sm_inc_rb_0_Pb2/GR2.t_reg_in_1> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/sm_buf_gen.u_buf_id_sm_inc_rb_0_Pb2/GR2.t_reg_in_0> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/commput_gen[2].u_comm/multiple_tx_gen.put_ch_write_buf_replication_gen[2].u_put_ch_write_reg_Pa3/o_d> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2/o_d_27> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/pm_operands_buf_repl_gen[0].u_buf_pm_operands_Pb2/o_d_26> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/u_buf_pm_operands_Pb1x/o_d_27> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/u_buf_pm_operands_Pb1x/o_d_26> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_7> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_6> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_5> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_4> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_3> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_2> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_0_1> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_7> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_6> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_5> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_4> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_3> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_2> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:2677 - Node <u_core_0/dm_buf_gen.u_buf_dm_wb_Pax/GR2.t_reg_in_1_1> of sequential type is unconnected in block <ssp_wrap>.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<3> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_3_r<2> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_3_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_3_r<3> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_3_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<1> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<3> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<6> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_13_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<3> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_3_r<2> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_3_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_3_r<3> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_3_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<1> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<3> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<6> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_13_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<3> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_3_r<2> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_3_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_3_r<3> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_3_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<1> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<3> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<6> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_13_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<6> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<5> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<5> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<1> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.opmode_02_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<6> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<5> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<5> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<1> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.opmode_02_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<6> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<6> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<5> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<5> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<1> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.opmode_02_r<1> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_1_r<2> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<3> and u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> and u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_02_r<2> u_core_0/DSP48_GEN.v_ex_gen[1].u_ex/CPLX16_4.alumode_02_r<2> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_02_r<3> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_02_r<3> signal will be lost.
WARNING:Xst:638 - in unit ssp_wrap Conflict on KEEP property on signal u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2> and u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_02_r<2> u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.alumode_02_r<2> signal will be lost.
WARNING:Xst:2398 - RAMs <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[31].u_rom_unit>, <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[30].u_rom_unit> are equivalent
WARNING:Xst:2398 - RAMs <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[3].u_rom_unit>, <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[2].u_rom_unit> are equivalent
WARNING:Xst:2398 - RAMs <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[3].u_rom_unit>, <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[1].u_rom_unit> are equivalent
WARNING:Xst:2398 - RAMs <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[3].u_rom_unit>, <u_core_0/sm_gen.u_sm/SM_READONLY_GEN.sm_rom_gen32.rom_unit_gen[0].u_rom_unit> are equivalent

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ssp_wrap, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1168
 Flip-Flops                                            : 1168

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ssp_wrap.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 791
#      GND                         : 13
#      INV                         : 15
#      LUT3                        : 214
#      LUT4                        : 473
#      LUT5                        : 14
#      LUT6                        : 28
#      MUXCY                       : 10
#      VCC                         : 13
#      XORCY                       : 11
# FlipFlops/Latches                : 1168
#      FD                          : 1115
#      FDC                         : 11
#      FDE                         : 42
# RAMS                             : 41
#      RAM32X1S                    : 32
#      RAMB18E1                    : 8
#      RAMB36E1                    : 1
# Shift Registers                  : 448
#      SRLC16E                     : 448
# DSPs                             : 12
#      DSP48E1                     : 12

Device utilization summary:
---------------------------

Selected Device : 7k70tfbg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1168  out of  82000     1%  
 Number of Slice LUTs:                 1224  out of  41000     2%  
    Number used as Logic:               744  out of  41000     1%  
    Number used as Memory:              480  out of  13400     3%  
       Number used as RAM:               32
       Number used as SRL:              448

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1631
   Number with an unused Flip Flop:     463  out of   1631    28%  
   Number with an unused LUT:           407  out of   1631    24%  
   Number of fully used LUT-FF pairs:   761  out of   1631    46%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         480
 Number of bonded IOBs:                   0  out of    300     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    135     3%  
    Number using Block RAM only:          5
 Number of DSP48E1s:                     12  out of    240     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | NONE(u_fifo_SPU0PE2_to_IOCore_1/Mshreg_large_srlfifo_gen.pointer[2]_large_srlfifo_gen.fifo_store[7][31]_wide_mux_16_OUT_31_0)| 1669  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                         | Buffer(FF name)               | Load  |
-----------------------------------------------------------------------+-------------------------------+-------+
u_core_0/DSP48_GEN.v_ex_gen[0].u_ex/CPLX16_4.alumode_02_r<2>(XST_GND:G)| NONE(u_core_0_u_pm/Mram_RAM21)| 4     |
-----------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.492ns (Maximum Frequency: 670.212MHz)
   Minimum input arrival time before clock: 0.774ns
   Maximum output required time after clock: 0.232ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.492ns (frequency: 670.212MHz)
  Total number of paths / destination ports: 8647 / 4676
-------------------------------------------------------------------------
Delay:               1.492ns (Levels of Logic = 2)
  Source:            u_core_0/dm_gen.v_dm_gen[2].u_dm/Mram_RAM1 (RAM)
  Destination:       u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.slice3/CPLX16_4.slice3 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u_core_0/dm_gen.v_dm_gen[2].u_dm/Mram_RAM1 to u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.slice3/CPLX16_4.slice3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    1   0.539   0.290  u_core_0/dm_gen.v_dm_gen[2].u_dm/Mram_RAM1 (u_core_0/dm_do0_Pa1<2><31>)
     LUT3:I2->O           30   0.045   0.386  u_core_0/FLEXA_MF_GEN.mux_gen[2].u_mux/Mmux_o_d251 (u_core_0/src_a_muxout_Pa1<2><31>)
     begin scope: 'u_core_0/DSP48_GEN.v_ex_gen[2].u_ex/CPLX16_4.slice1:A15'
     DSP48E1:A15               0.232          CPLX16_4.slice1
    ----------------------------------------
    Total                      1.492ns (0.816ns logic, 0.676ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 923 / 731
-------------------------------------------------------------------------
Offset:              0.774ns (Levels of Logic = 1)
  Source:            i_pop_ch_read<7> (PAD)
  Destination:       u_fifo_SPU0PE2_to_IOCore_1/large_srlfifo_gen.pointer_2 (FF)
  Destination Clock: clk rising

  Data Path: i_pop_ch_read<7> to u_fifo_SPU0PE2_to_IOCore_1/large_srlfifo_gen.pointer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            3   0.045   0.289  u_fifo_SPU0PE2_to_IOCore_1/_n0096_inv11 (u_fifo_SPU0PE2_to_IOCore_1/_n0096_inv)
     FDE:CE                    0.153          u_fifo_SPU0PE2_to_IOCore_1/large_srlfifo_gen.pointer_0
    ----------------------------------------
    Total                      0.774ns (0.485ns logic, 0.289ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              0.232ns (Levels of Logic = 0)
  Source:            u_fifo_SPU0PE2_to_IOCore_1/u_data_reg_Pa0/o_d_31 (FF)
  Destination:       o_pop_ch_data<7><31> (PAD)
  Source Clock:      clk rising

  Data Path: u_fifo_SPU0PE2_to_IOCore_1/u_data_reg_Pa0/o_d_31 to o_pop_ch_data<7><31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               0   0.232   0.000  u_fifo_SPU0PE2_to_IOCore_1/u_data_reg_Pa0/o_d_31 (u_fifo_SPU0PE2_to_IOCore_1/u_data_reg_Pa0/o_d_31)
    ----------------------------------------
    Total                      0.232ns (0.232ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.492|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.07 secs
 
--> 


Total memory usage is 591904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  599 (   0 filtered)
Number of infos    :  141 (   0 filtered)

