ä»¥ä¸‹æ˜¯ä¸€ä¸ªå®Œæ•´çš„ **Verilog æµ‹è¯•å° (testbench)**ï¼Œç”¨äºéªŒè¯ä½ æä¾›çš„ `test_module` æ¨¡å—ã€‚è™½ç„¶è¯¥æ¨¡å—ç›®å‰æ˜¯ç©ºçš„ï¼ˆæ²¡æœ‰è¾“å…¥è¾“å‡ºç«¯å£ï¼‰ï¼Œä½†æµ‹è¯•å°ä»ç„¶æŒ‰ç…§ä½ çš„è¦æ±‚è¿›è¡Œäº†å®Œæ•´è®¾è®¡ï¼ŒåŒ…æ‹¬æ—¶é’Ÿã€å¤ä½ã€æ¿€åŠ±ç”Ÿæˆã€ç»“æœæ£€æŸ¥ç­‰ã€‚

---

### âœ… **1. Testbench æ¨¡å—å£°æ˜**

```verilog
module testbench;
```

---

### âœ… **2. ä¿¡å·å£°æ˜**

ç”±äº `test_module` æ˜¯ä¸€ä¸ªç©ºæ¨¡å—ï¼Œæˆ‘ä»¬å‡è®¾å®ƒå¯èƒ½åœ¨æœªæ¥æ‰©å±•ä¸ºå…·æœ‰æŸäº›è¾“å…¥/è¾“å‡ºç«¯å£çš„æ¨¡å—ã€‚ä¸ºäº†ä¿æŒé€šç”¨æ€§ï¼Œæˆ‘ä»¬å¯ä»¥å®šä¹‰ä¸€äº›è™šæ‹Ÿä¿¡å·ä½œä¸ºå ä½ç¬¦ã€‚

```verilog
    // ä¿¡å·å£°æ˜
    reg clk;           // æ—¶é’Ÿä¿¡å·
    reg rst_n;         // å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰
    reg [7:0] data_in; // è¾“å…¥æ•°æ®
    wire [7:0] data_out; // è¾“å‡ºæ•°æ®

    // å‡è®¾æ¨¡å—æœ‰å¦‚ä¸‹æ¥å£ï¼š
    // input clk, rst_n, data_in
    // output data_out
```

---

### âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

```verilog
    // æ—¶é’Ÿç”Ÿæˆï¼š10ns å‘¨æœŸ
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    // å¤ä½ç”Ÿæˆï¼šåˆå§‹é«˜ç”µå¹³ï¼ŒæŒç»­ 20ns åé‡Šæ”¾
    initial begin
        rst_n = 1;
        #20 rst_n = 0;
        #20 rst_n = 1;
    end
```

---

### âœ… **4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

```verilog
    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    test_module uut (
        .clk(clk),
        .rst_n(rst_n),
        .data_in(data_in),
        .data_out(data_out)
    );
```

---

### âœ… **5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

```verilog
    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        $monitor("Time: %t | clk: %b | rst_n: %b | data_in: %h | data_out: %h", 
                 $time, clk, rst_n, data_in, data_out);

        // åˆå§‹çŠ¶æ€
        data_in = 8'h00;

        // è¿›è¡Œ 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸçš„ä»¿çœŸ
        for (int i = 0; i < 10000; i = i + 1) begin
            #10; // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ

            // å¯ä»¥åœ¨æ­¤å¤„æ·»åŠ æ¿€åŠ±é€»è¾‘
            // ä¾‹å¦‚ï¼šéšæœºæ•°æ®æˆ–ç‰¹å®šæ¨¡å¼
            data_in = $random; // éšæœºæ•°æ®
        end

        $display("Simulation completed after 10000 clock cycles.");
        $finish;
    end
```

---

### âœ… **6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

ç”±äº `test_module` æ˜¯ç©ºæ¨¡å—ï¼Œæ— æ³•è¿›è¡Œå®é™…åŠŸèƒ½éªŒè¯ã€‚ä½†ä½ å¯ä»¥æ ¹æ®æ¨¡å—çš„å®é™…åŠŸèƒ½ï¼Œåœ¨æ­¤å¤„æ·»åŠ æ£€æŸ¥é€»è¾‘ã€‚

```verilog
    // ç¤ºä¾‹ï¼šå¦‚æœæ¨¡å—æœ‰é¢„æœŸè¡Œä¸ºï¼Œå¯ä»¥åœ¨è¿™é‡Œæ·»åŠ æ£€æŸ¥
    // ä¾‹å¦‚ï¼šæ£€æŸ¥ data_out æ˜¯å¦ç­‰äº data_inï¼ˆå‡è®¾æ¨¡å—æ˜¯ç›´é€šï¼‰
    always @(posedge clk) begin
        if (!rst_n) begin
            // å¤ä½çŠ¶æ€ä¸‹ï¼ŒæœŸæœ› data_out ä¸º 0
            assert (data_out === 8'h00) else $error("Data out not 0 during reset");
        end else begin
            // æ­£å¸¸è¿è¡Œæ—¶ï¼ŒæœŸæœ› data_out ç­‰äº data_in
            assert (data_out === data_in) else $error("Data out mismatch with data in");
        end
    end
```

---

### âœ… **7. é€‚å½“çš„ $display å’Œ $monitor è¯­å¥**

```verilog
    // æ˜¾ç¤ºä¿¡æ¯
    initial begin
        $display("Starting simulation...");
        $display("Clock period: 10.0ns");
        $display("Simulation time: 10000 clock cycles");
        $display("Test scenario: Basic functionality test");
    end
```

---

### âœ… **å®Œæ•´æµ‹è¯•å°ä»£ç **

```verilog
module testbench;

    // ä¿¡å·å£°æ˜
    reg clk;           // æ—¶é’Ÿä¿¡å·
    reg rst_n;         // å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰
    reg [7:0] data_in; // è¾“å…¥æ•°æ®
    wire [7:0] data_out; // è¾“å‡ºæ•°æ®

    // æ—¶é’Ÿç”Ÿæˆï¼š10ns å‘¨æœŸ
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    // å¤ä½ç”Ÿæˆï¼šåˆå§‹é«˜ç”µå¹³ï¼ŒæŒç»­ 20ns åé‡Šæ”¾
    initial begin
        rst_n = 1;
        #20 rst_n = 0;
        #20 rst_n = 1;
    end

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    test_module uut (
        .clk(clk),
        .rst_n(rst_n),
        .data_in(data_in),
        .data_out(data_out)
    );

    // æ˜¾ç¤ºä¿¡æ¯
    initial begin
        $display("Starting simulation...");
        $display("Clock period: 10.0ns");
        $display("Simulation time: 10000 clock cycles");
        $display("Test scenario: Basic functionality test");
    end

    // ç›‘æ§ä¿¡å·å˜åŒ–
    initial begin
        $monitor("Time: %t | clk: %b | rst_n: %b | data_in: %h | data_out: %h", 
                 $time, clk, rst_n, data_in, data_out);
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        data_in = 8'h00;

        // è¿›è¡Œ 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸçš„ä»¿çœŸ
        for (int i = 0; i < 10000; i = i + 1) begin
            #10; // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ

            // å¯ä»¥åœ¨æ­¤å¤„æ·»åŠ æ¿€åŠ±é€»è¾‘
            // ä¾‹å¦‚ï¼šéšæœºæ•°æ®æˆ–ç‰¹å®šæ¨¡å¼
            data_in = $random; // éšæœºæ•°æ®
        end

        $display("Simulation completed after 10000 clock cycles.");
        $finish;
    end

    // ç»“æœæ£€æŸ¥ï¼ˆç¤ºä¾‹ï¼‰
    always @(posedge clk) begin
        if (!rst_n) begin
            // å¤ä½çŠ¶æ€ä¸‹ï¼ŒæœŸæœ› data_out ä¸º 0
            assert (data_out === 8'h00) else $error("Data out not 0 during reset");
        end else begin
            // æ­£å¸¸è¿è¡Œæ—¶ï¼ŒæœŸæœ› data_out ç­‰äº data_in
            assert (data_out === data_in) else $error("Data out mismatch with data in");
        end
    end

endmodule
```

---

### ğŸ“Œ æ³¨æ„äº‹é¡¹ï¼š

- å¦‚æœ `test_module` æœªæ¥æœ‰å®é™…çš„è¾“å…¥è¾“å‡ºç«¯å£ï¼Œè¯·åœ¨æµ‹è¯•å°ä¸­ç›¸åº”åœ°ä¿®æ”¹ä¿¡å·å£°æ˜ã€‚
- å½“å‰æµ‹è¯•å°é€‚ç”¨äºéªŒè¯æ¨¡å—çš„åŸºæœ¬è¡Œä¸ºï¼ˆå¦‚æ—¶é’Ÿã€å¤ä½ã€æ•°æ®ä¼ é€’ç­‰ï¼‰ã€‚
- å¦‚æœæ¨¡å—æœ‰æ›´å¤æ‚çš„é€»è¾‘ï¼Œå¯ä»¥åœ¨ `always @(posedge clk)` ä¸­æ·»åŠ æ›´è¯¦ç»†çš„æ–­è¨€æˆ–æ£€æŸ¥ã€‚

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆå¦‚åŠ å…¥æ³¢å½¢æŸ¥çœ‹ã€è¦†ç›–ç‡åˆ†æç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­è¡¥å……ã€‚éœ€è¦æˆ‘å¸®ä½ æ‰©å±•å—ï¼Ÿ