Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Nexys3v5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys3v5.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys3v5"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Nexys3v5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : Bram
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Block
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/ipcore_dir/muladd.vhd" into library work
Parsing entity <muladd>.
Parsing architecture <muladd_a> of entity <muladd>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/select_out.vhd" into library work
Parsing entity <select_out>.
Parsing architecture <Behavioral> of entity <select_out>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/select_in0_save.vhd" into library work
Parsing entity <select_in>.
Parsing architecture <Behavioral> of entity <select_in>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/returnstack.vhd" into library work
Parsing entity <rstack>.
Parsing architecture <Behavioral> of entity <rstack>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/regc.vhd" into library work
Parsing entity <reg0c>.
Parsing architecture <reg0c> of entity <reg0c>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg1c.vhd" into library work
Parsing entity <reg1c>.
Parsing architecture <reg1c> of entity <reg1c>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Ram8.vhd" into library work
Parsing entity <Ram8>.
Parsing architecture <rtl> of entity <ram8>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/qde.vhd" into library work
Parsing entity <QDE>.
Parsing architecture <QDE> of entity <qde>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/predicat.vhd" into library work
Parsing entity <predicat>.
Parsing architecture <Behavioral> of entity <predicat>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/next_count.vhd" into library work
Parsing entity <next_count>.
Parsing architecture <Behavioral> of entity <next_count>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Mux2.vhd" into library work
Parsing entity <Mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/mem_bank_1bit.vhd" into library work
Parsing entity <mem_bank_1bit>.
Parsing architecture <Behavioral> of entity <mem_bank_1bit>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/ipcore_dir/incdec.vhd" into library work
Parsing entity <incdec>.
Parsing architecture <incdec_a> of entity <incdec>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/ipcore_dir/addsub.vhd" into library work
Parsing entity <addsub>.
Parsing architecture <addsub_a> of entity <addsub>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPcode.vhd" into library work
Parsing package <IPcodes>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/homade_opcodes.vhd" into library work
Parsing package <opcodes>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/dstack.vhd" into library work
Parsing entity <dstack>.
Parsing architecture <Behavioral> of entity <dstack>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/constant32.vhd" into library work
Parsing entity <constant32>.
Parsing architecture <Behavioral> of entity <constant32>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/stacknew.vhf" into library work
Parsing entity <stacknew>.
Parsing architecture <BEHAVIORAL> of entity <stacknew>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/slavedual_prom.vhd" into library work
Parsing entity <Inst_prom>.
Parsing architecture <Behavioral> of entity <inst_prom>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reset_mem.vhf" into library work
Parsing entity <reset_mem>.
Parsing architecture <BEHAVIORAL> of entity <reset_mem>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/QD.vhd" into library work
Parsing entity <QD>.
Parsing architecture <QD> of entity <qd>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/pulse.vhf" into library work
Parsing entity <pulse>.
Parsing architecture <BEHAVIORAL> of entity <pulse>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/mysr8ce.vhd" into library work
Parsing entity <mySR8CE>.
Parsing architecture <Behavioral> of entity <mysr8ce>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Snum.vhd" into library work
Parsing entity <IP_Snum>.
Parsing architecture <Behavioral> of entity <ip_snum>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Put.vhd" into library work
Parsing entity <IP_Put>.
Parsing architecture <Behavioral> of entity <ip_put>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_datastack.vhd" into library work
Parsing entity <IP_datastack>.
Parsing architecture <Behavioral> of entity <ip_datastack>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPTic.vhd" into library work
Parsing entity <IP_Tic>.
Parsing architecture <Behavioral> of entity <ip_tic>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPstack.vhd" into library work
Parsing entity <IP_stack>.
Parsing architecture <Behavioral> of entity <ip_stack>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPsleep.vhd" into library work
Parsing entity <IP_sleep>.
Parsing architecture <Behavioral> of entity <ip_sleep>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPmul16.vhd" into library work
Parsing entity <IP_mul16>.
Parsing architecture <Behavioral> of entity <ip_mul16>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPidentity.vhd" into library work
Parsing entity <IP_identity>.
Parsing architecture <Behavioral> of entity <ip_identity>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPget.vhd" into library work
Parsing entity <IP_get>.
Parsing architecture <Behavioral> of entity <ip_get>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hmemory64.vhd" into library work
Parsing entity <HCU>.
Parsing architecture <Behavioral> of entity <hcu>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Funit_lib.vhd" into library work
Parsing entity <IP_Funit>.
Parsing architecture <myfunit> of entity <ip_funit>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/add_gen.vhd" into library work
Parsing entity <add_gen>.
Parsing architecture <Behavioral> of entity <add_gen>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/x7seg.vhd" into library work
Parsing entity <x7seg>.
Parsing architecture <Behavioral> of entity <x7seg>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <inst_rx> of entity <uart_rx>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" into library work
Parsing entity <uart_dispatch>.
Parsing architecture <Behavioral> of entity <uart_dispatch>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/shiftanodes.vhf" into library work
Parsing entity <shiftanodes>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg.vhd" into library work
Parsing entity <reg0>.
Parsing architecture <reg0> of entity <reg0>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/netring_master.vhf" into library work
Parsing entity <netring_master>.
Parsing architecture <BEHAVIORAL> of entity <netring_master>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/netring.vhf" into library work
Parsing entity <netring>.
Parsing architecture <BEHAVIORAL> of entity <netring>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/mux4x4.vhf" into library work
Parsing entity <M4_1E_HXILINX_mux4x4>.
Parsing architecture <M4_1E_HXILINX_mux4x4_V> of entity <m4_1e_hxilinx_mux4x4>.
Parsing entity <mux4x4>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_switch.vhd" into library work
Parsing entity <IP_switch>.
Parsing architecture <Behavioral> of entity <ip_switch>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_MEcom.vhd" into library work
Parsing entity <IP_MEcom>.
Parsing architecture <Behavioral> of entity <ip_mecom>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Led.vhd" into library work
Parsing entity <IP_Led>.
Parsing architecture <Behavioral> of entity <ip_led>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Com.vhd" into library work
Parsing entity <IP_Com>.
Parsing architecture <Behavioral> of entity <ip_com>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Actif.vhd" into library work
Parsing entity <IP_Actif>.
Parsing architecture <Behavioral> of entity <ip_actif>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPwaitBT1.vhd" into library work
Parsing entity <IP_waitbt>.
Parsing architecture <FSM> of entity <ip_waitbt>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPWait.vhd" into library work
Parsing entity <IP_delay>.
Parsing architecture <FSM> of entity <ip_delay>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPBufO.vhd" into library work
Parsing entity <IP_BufO>.
Parsing architecture <Behavioral> of entity <ip_bufo>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hsalve.vhd" into library work
Parsing entity <HSlave>.
Parsing architecture <Behavioral> of entity <hslave>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/BaudClk_adept.vhd" into library work
Parsing entity <uart_baudClock>.
Parsing architecture <Behavioral> of entity <uart_baudclock>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_driverV2.vhd" into library work
Parsing entity <Wrapper_RAM>.
Parsing architecture <rom_io> of entity <wrapper_ram>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/ipcore_dir/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <xilinx> of entity <timer>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" into library work
Parsing entity <HMaster>.
Parsing architecture <Behavioral> of entity <hmaster>.
WARNING:HDLCompiler:946 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 554: Actual for formal port e_shift is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 574: Actual for formal port e_shift is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 593: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" into library work
Parsing entity <CB4CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_enable190>.
Parsing entity <CB16CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_enable190>.
Parsing entity <Enable190>.
Parsing architecture <BEHAVIORAL> of entity <enable190>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/debounce4.vhd" into library work
Parsing entity <debounce4>.
Parsing architecture <debounce4> of entity <debounce4>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf" into library work
Parsing entity <M4_1E_HXILINX_afficheur>.
Parsing architecture <M4_1E_HXILINX_afficheur_V> of entity <m4_1e_hxilinx_afficheur>.
Parsing entity <CB2CE_HXILINX_afficheur>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_afficheur>.
Parsing entity <shiftanodes_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes_muser_afficheur>.
Parsing entity <mux4x4_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4_muser_afficheur>.
Parsing entity <afficheur>.
Parsing architecture <BEHAVIORAL> of entity <afficheur>.
Parsing VHDL file "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Nexys3v5.vhd" into library work
Parsing entity <Nexys3v5>.
Parsing architecture <Behavioral> of entity <nexys3v5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Nexys3v5> (architecture <Behavioral>) from library <work>.

Elaborating entity <Wrapper_RAM> (architecture <rom_io>) from library <work>.

Elaborating entity <uart_rx> (architecture <inst_rx>) from library <work>.

Elaborating entity <mySR8CE> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <uart_baudClock> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_dispatch> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" Line 103. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" Line 148: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" Line 157: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" Line 166: buf64 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd" Line 192: buf64 should be on the sensitivity list of the process

Elaborating entity <HMaster> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 100: Using initial value '0' for ipdft since it is never assigned
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 115: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 117: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 120: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 448: Range is empty (null range)

Elaborating entity <Inst_prom> (architecture <Behavioral>) from library <work>.

Elaborating entity <mem_bank_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <add_gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <reset_mem> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 487: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 513: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 539: Range is empty (null range)

Elaborating entity <stacknew> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <constant32> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2> (architecture <Behavioral>) from library <work>.

Elaborating entity <predicat> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram8> (architecture <rtl>) from library <work>.

Elaborating entity <QDE> (architecture <QDE>) with generics from library <work>.

Elaborating entity <select_in> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/select_in0_save.vhd" Line 517: Assignment to ptr ignored, since the identifier is never used

Elaborating entity <select_out> (architecture <Behavioral>) from library <work>.

Elaborating entity <next_count> (architecture <Behavioral>) from library <work>.

Elaborating entity <HCU> (architecture <Behavioral>) from library <work>.

Elaborating entity <rstack> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hmemory64.vhd" Line 261. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hmemory64.vhd" Line 380. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hmemory64.vhd" Line 188: Assignment to ins ignored, since the identifier is never used

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0> (architecture <reg0>) with generics from library <work>.

Elaborating entity <reg0c> (architecture <reg0c>) with generics from library <work>.

Elaborating entity <IP_Led> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_switch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_BufO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_waitbt> (architecture <FSM>) with generics from library <work>.

Elaborating entity <reg1c> (architecture <reg1c>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPwaitBT1.vhd" Line 134: btnout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPwaitBT1.vhd" Line 143: current_state should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPwaitBT1.vhd" Line 163. Case statement is complete. others clause is never selected

Elaborating entity <IP_delay> (architecture <FSM>) with generics from library <work>.

Elaborating entity <QD> (architecture <QD>) with generics from library <work>.

Elaborating entity <IP_Funit> (architecture <myfunit>) with generics from library <work>.

Elaborating entity <incdec> (architecture <>) from library <work>.

Elaborating entity <addsub> (architecture <>) from library <work>.

Elaborating entity <IP_stack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_identity> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IP_datastack> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg0c> (architecture <reg0c>) with generics from library <work>.

Elaborating entity <dstack> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_Tic> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg1c> (architecture <reg1c>) with generics from library <work>.

Elaborating entity <IP_mul16> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <muladd> (architecture <>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" Line 98: Net <ort> does not have a driver.

Elaborating entity <debounce4> (architecture <debounce4>) from library <work>.

Elaborating entity <timer> (architecture <xilinx>) from library <work>.

Elaborating entity <afficheur> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <x7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB2CE_HXILINX_afficheur> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux4x4_MUSER_afficheur> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_afficheur> (architecture <M4_1E_HXILINX_afficheur_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf" Line 55. Case statement is complete. others clause is never selected

Elaborating entity <shiftanodes_MUSER_afficheur> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf" Line 271: Net <XLXI_2_CLR_openSignal> does not have a driver.

Elaborating entity <Enable190> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_Enable190> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB4CE_HXILINX_Enable190> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" Line 138: Net <XLXI_1_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" Line 139: Net <XLXI_29_CLR_openSignal> does not have a driver.
INFO:HDLCompiler:679 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Nexys3v5.vhd" Line 228. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys3v5>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Nexys3v5.vhd".
    Set property "clock_signal = yes" for signal <mclk>.
    Found 1-bit register for signal <next_state>.
    Found 1-bit register for signal <reset_Homade>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Nexys3v5> synthesized.

Synthesizing Unit <Wrapper_RAM>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_driverV2.vhd".
    Set property "clock_signal = yes" for signal <rxclk>.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_driverV2.vhd" line 138: Output port <clk> of the instance <uart_baudClock_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Wrapper_RAM> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_rx.vhd".
    Set property "clock_signal = yes" for signal <rxclk>.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <rx_ok>.
    Found 1-bit register for signal <shiftE>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 4-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <rx_d1>.
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_7_o_add_2_OUT> created at line 119.
    Found 4-bit adder for signal <rx_cnt[3]_GND_7_o_add_5_OUT> created at line 125.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <mySR8CE>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/mysr8ce.vhd".
    Found 8-bit register for signal <q_tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mySR8CE> synthesized.

Synthesizing Unit <pulse>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/pulse.vhf".
    Summary:
	no macro.
Unit <pulse> synthesized.

Synthesizing Unit <uart_baudClock>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/BaudClk_adept.vhd".
        clock_rate = 100000000
        baud_rate = 9600
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <baud_clk>.
    Found 11-bit register for signal <baudRate_process.count>.
    Found 11-bit adder for signal <baudRate_process.count[10]_GND_13_o_add_0_OUT> created at line 107.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <uart_baudClock> synthesized.

Synthesizing Unit <uart_dispatch>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/uart_dispatch.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 64-bit register for signal <buf64>.
    Found 3-bit register for signal <count>.
    Found 3-bit register for signal <current_state>.
    Found 7-bit register for signal <nextbit>.
    Found 1-bit register for signal <buf64e>.
INFO:Xst:1799 - State shmd is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | master                                         |
    | Recovery State     | master                                         |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <count[2]_GND_15_o_add_2_OUT> created at line 105.
    Found 7-bit adder for signal <nextbit[6]_GND_15_o_add_23_OUT> created at line 194.
    Found 8x1-bit Read Only RAM for signal <count[2]_PWR_14_o_Mux_1_o>
    Found 64-bit 8-to-1 multiplexer for signal <count[2]_buf64[63]_wide_mux_0_OUT> created at line 92.
    Found 1-bit 64-to-1 multiplexer for signal <nextbit[5]_buf64[63]_Mux_14_o> created at line 157.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_dispatch> synthesized.

Synthesizing Unit <HMaster>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd".
    Set property "clock_signal = yes" for signal <clock>.
WARNING:Xst:647 - Input <data_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wphase_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" line 585: Output port <oversized> of the instance <Stack_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" line 606: Output port <spmdcode> of the instance <HCU_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" line 606: Output port <ortree> of the instance <HCU_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" line 606: Output port <write_en> of the instance <HCU_Master> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/HSP.vhd" line 606: Output port <spmdtrig> of the instance <HCU_Master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ort> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <HMaster> synthesized.

Synthesizing Unit <Inst_prom>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/slavedual_prom.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <Inst_prom> synthesized.

Synthesizing Unit <mem_bank_1bit>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/mem_bank_1bit.vhd".
    Found 64x1-bit dual-port RAM <Mram_RAM64bit> for signal <RAM64bit>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_bank_1bit> synthesized.

Synthesizing Unit <add_gen>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/add_gen.vhd".
    Found 12-bit register for signal <count>.
    Found 12-bit adder for signal <count[11]_GND_20_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <add_gen> synthesized.

Synthesizing Unit <reset_mem>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reset_mem.vhf".
    Summary:
	no macro.
Unit <reset_mem> synthesized.

Synthesizing Unit <stacknew>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/stacknew.vhf".
    Set property "clock_signal = yes" for signal <clk>.
    Summary:
	no macro.
Unit <stacknew> synthesized.

Synthesizing Unit <constant32>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/constant32.vhd".
    Summary:
	no macro.
Unit <constant32> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Mux4.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Y> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Mux2>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Mux2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2> synthesized.

Synthesizing Unit <predicat>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/predicat.vhd".
    Summary:
	no macro.
Unit <predicat> synthesized.

Synthesizing Unit <Ram8>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Ram8.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 16x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <Ram8> synthesized.

Synthesizing Unit <QDE>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/qde.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <QDE> synthesized.

Synthesizing Unit <select_in>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/select_in0_save.vhd".
WARNING:Xst:647 - Input <count<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <adr0> created at line 524.
    Found 4-bit adder for signal <adr1> created at line 525.
    Found 4-bit adder for signal <adr2> created at line 526.
    Found 4-bit adder for signal <adr3> created at line 527.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <select_in> synthesized.

Synthesizing Unit <select_out>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/select_out.vhd".
    Found 4x8-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <select_out> synthesized.

Synthesizing Unit <next_count>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/next_count.vhd".
    Found 8-bit register for signal <count_out>.
    Found 8-bit adder for signal <count_in[7]_val[2]_add_1_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <next_count> synthesized.

Synthesizing Unit <HCU>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Hmemory64.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <etat>.
    Found 1-bit register for signal <running>.
    Found 1-bit register for signal <stpush>.
    Found 1-bit register for signal <W48>.
    Found 1-bit register for signal <stpop>.
    Found 1-bit register for signal <wr_en>.
    Found 32-bit register for signal <wr_adr>.
    Found 48-bit register for signal <wr_data>.
    Found 1-bit register for signal <shortIP>.
    Found 1-bit register for signal <LITload>.
    Found 2-bit register for signal <X>.
    Found 2-bit register for signal <Y>.
    Found 12-bit register for signal <Tlit>.
    Found 11-bit register for signal <Ipcode>.
    Found 13-bit register for signal <spmdcode>.
    Found 1-bit register for signal <spmdtrig>.
    Found 16-bit register for signal <inslocal>.
    Found 32-bit register for signal <PC_ret>.
    Found 1-bit register for signal <stackpush>.
    Found 1-bit register for signal <stackpop>.
    Found 32-bit register for signal <write_adr>.
    Found 48-bit register for signal <write_data>.
    Found 1-bit register for signal <write_en>.
    Found 32-bit register for signal <PC_adr>.
    Found finite state machine <FSM_1> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | short_instr                                    |
    | Power Up State     | short_instr                                    |
    | Recovery State     | short_instr                                    |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <PC_adr[31]_GND_33_o_add_19_OUT> created at line 278.
    Found 32-bit adder for signal <PC_adr[31]_PC_adr[1]_add_24_OUT> created at line 287.
    Found 32-bit adder for signal <PC_adr[31]_GND_33_o_add_48_OUT> created at line 324.
    Found 32-bit adder for signal <PC_adr[31]_GND_33_o_add_83_OUT> created at line 373.
    Found 3-bit 4-to-1 multiplexer for signal <PC_adr[1]_GND_33_o_wide_mux_7_OUT> created at line 237.
    Found 16-bit 4-to-1 multiplexer for signal <PC_adr[1]_Prog_instr[15]_wide_mux_8_OUT> created at line 256.
    Found 32-bit 3-to-1 multiplexer for signal <etat[1]_X_32_o_wide_mux_87_OUT> created at line 253.
    Found 2-bit 3-to-1 multiplexer for signal <etat[1]_X_32_o_wide_mux_99_OUT> created at line 253.
    Found 2-bit 3-to-1 multiplexer for signal <etat[1]_X_32_o_wide_mux_100_OUT> created at line 253.
    Found 32-bit 4-to-1 multiplexer for signal <_n0292> created at line 296.
    Found 32-bit 3-to-1 multiplexer for signal <_n0295> created at line 328.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 291 D-type flip-flop(s).
	inferred  69 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <HCU> synthesized.

Synthesizing Unit <rstack>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/returnstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Set property "KEEP = YES" for signal <dout>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 4-bit adder for signal <stack_ptr[3]_GND_34_o_add_12_OUT> created at line 135.
    Found 4-bit subtractor for signal <GND_34_o_GND_34_o_sub_3_OUT<3:0>> created at line 117.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <rstack> synthesized.

Synthesizing Unit <reg0_1>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg.vhd".
        N = 16
    Set property "clock_signal = yes" for signal <clk>.
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg0_1> synthesized.

Synthesizing Unit <reg0_2>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg.vhd".
        N = 8
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0_2> synthesized.

Synthesizing Unit <reg0c_1>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/regc.vhd".
        N = 8
    Set property "clock_signal = yes" for signal <clk>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg0c_1> synthesized.

Synthesizing Unit <IP_Led>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_Led.vhd".
        Mycode = "00000000011"
    Summary:
	no macro.
Unit <IP_Led> synthesized.

Synthesizing Unit <IP_switch>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_switch.vhd".
        Mycode = "00000000100"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 65
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 65
    Summary:
	inferred  32 Tristate(s).
Unit <IP_switch> synthesized.

Synthesizing Unit <IP_BufO>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPBufO.vhd".
        Mycode = "00000000010"
    Summary:
	no macro.
Unit <IP_BufO> synthesized.

Synthesizing Unit <IP_waitbt>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPwaitBT1.vhd".
        Mycode = "10000000010"
    Set property "clock_signal = yes" for signal <clk>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 125
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 125
    Summary:
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <IP_waitbt> synthesized.

Synthesizing Unit <reg1c_1>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg1c.vhd".
        N = 5
    Set property "clock_signal = yes" for signal <clk>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg1c_1> synthesized.

Synthesizing Unit <IP_delay>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPWait.vhd".
        Mycode = "10000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit register for signal <IPdone>.
    Found 3-bit register for signal <current_statew>.
INFO:Xst:1799 - State fetch_next is never reached in FSM <current_statew>.
INFO:Xst:1799 - State decode_next is never reached in FSM <current_statew>.
    Found finite state machine <FSM_3> for signal <current_statew>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | BRAM                                           |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_140_o_GND_140_o_sub_1_OUT<31:0>> created at line 104.
    Found 32-bit subtractor for signal <GND_140_o_GND_140_o_sub_2_OUT<31:0>> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IP_delay> synthesized.

Synthesizing Unit <QD>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/QD.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <QD> synthesized.

Synthesizing Unit <IP_Funit>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Funit_lib.vhd".
        Mycode = "000001"
    Set property "syn_black_box = true" for instance <my_incdec>.
    Set property "syn_black_box = true" for instance <my_addsub>.
    Found 32-bit adder for signal <Tbus14> created at line 129.
    Found 32-bit shifter logical right for signal <Tbus12> created at line 31
    Found 32-bit shifter logical left for signal <Tbus13> created at line 31
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 133
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 134
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 135
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 136
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 137
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 138
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 139
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 140
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 141
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 142
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 143
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 144
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 145
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 146
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 147
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 182
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 182
    Found 32-bit comparator equal for signal <Teq> created at line 155
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred 512 Tristate(s).
Unit <IP_Funit> synthesized.

Synthesizing Unit <IP_stack>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPstack.vhd".
        Mycode = "00000001"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 79
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 79
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 84
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 84
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 88
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 88
    Summary:
	inferred   5 Multiplexer(s).
	inferred  96 Tristate(s).
Unit <IP_stack> synthesized.

Synthesizing Unit <IP_identity>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPidentity.vhd".
        Mycode = "00000000101"
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 40
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 40
    Found 1-bit tristate buffer for signal <Nout<31>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<30>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<29>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<28>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<27>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<26>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<25>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<24>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<23>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<22>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<21>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<20>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<19>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<18>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<17>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<16>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<15>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<14>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<13>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<12>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<11>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<10>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<9>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<8>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<7>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<6>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<5>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<4>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<3>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<2>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<1>> created at line 41
    Found 1-bit tristate buffer for signal <Nout<0>> created at line 41
    Found 1-bit tristate buffer for signal <N2out<31>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<30>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<29>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<28>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<27>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<26>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<25>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<24>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<23>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<22>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<21>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<20>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<19>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<18>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<17>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<16>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<15>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<14>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<13>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<12>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<11>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<10>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<9>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<8>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<7>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<6>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<5>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<4>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<3>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<2>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<1>> created at line 42
    Found 1-bit tristate buffer for signal <N2out<0>> created at line 42
    Summary:
	inferred  96 Tristate(s).
Unit <IP_identity> synthesized.

Synthesizing Unit <IP_datastack>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IP_datastack.vhd".
        Mycode = "0000000011"
    Set property "clock_signal = yes" for signal <clk>.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 112
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 112
    Summary:
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <IP_datastack> synthesized.

Synthesizing Unit <reg0c_2>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/regc.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg0c_2> synthesized.

Synthesizing Unit <dstack>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/dstack.vhd".
    Set property "clock_signal = yes" for signal <clk>.
    Set property "KEEP = YES" for signal <RAM>.
    Found 16x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <stack_ptr>.
    Found 5-bit adder for signal <n0015> created at line 87.
    Found 4-bit adder for signal <stack_ptr[3]_GND_853_o_add_6_OUT> created at line 102.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dstack> synthesized.

Synthesizing Unit <IP_Tic>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPTic.vhd".
        Mycode = "00000000001"
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit adder for signal <busreg> created at line 94.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 96
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 96
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <IP_Tic> synthesized.

Synthesizing Unit <reg1c_2>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/reg1c.vhd".
        N = 32
    Set property "clock_signal = yes" for signal <clk>.
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg1c_2> synthesized.

Synthesizing Unit <IP_mul16>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/IPmul16.vhd".
        Mycode = "00000010100"
    Set property "syn_black_box = true" for instance <your_instance_name>.
WARNING:Xst:647 - Input <Tin<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Nin<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <Tout<31>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<30>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<29>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<28>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<27>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<26>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<25>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<24>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<23>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<22>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<21>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<20>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<19>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<18>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<17>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<16>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<15>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<14>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<13>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<12>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<11>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<10>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<9>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<8>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<7>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<6>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<5>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<4>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<3>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<2>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<1>> created at line 61
    Found 1-bit tristate buffer for signal <Tout<0>> created at line 61
    Summary:
	inferred  32 Tristate(s).
Unit <IP_mul16> synthesized.

Synthesizing Unit <debounce4>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/debounce4.vhd".
    Set property "clock_signal = yes" for signal <cclk>.
    Found 5-bit register for signal <delay2>.
    Found 5-bit register for signal <delay3>.
    Found 5-bit register for signal <delay1>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <debounce4> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/ipcore_dir/timer.vhd".
    Summary:
	no macro.
Unit <timer> synthesized.

Synthesizing Unit <afficheur>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf".
    Set property "HU_SET = XLXI_2_4" for instance <XLXI_2>.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf" line 308: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf" line 308: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <afficheur> synthesized.

Synthesizing Unit <x7seg>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/x7seg.vhd".
    Found 16x7-bit Read Only RAM for signal <sevenseg>
    Summary:
	inferred   1 RAM(s).
Unit <x7seg> synthesized.

Synthesizing Unit <CB2CE_HXILINX_afficheur>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_963_o_add_0_OUT> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB2CE_HXILINX_afficheur> synthesized.

Synthesizing Unit <mux4x4_MUSER_afficheur>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <mux4x4_MUSER_afficheur> synthesized.

Synthesizing Unit <M4_1E_HXILINX_afficheur>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 50.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_afficheur> synthesized.

Synthesizing Unit <shiftanodes_MUSER_afficheur>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/afficheur.vhf".
    Summary:
	no macro.
Unit <shiftanodes_MUSER_afficheur> synthesized.

Synthesizing Unit <Enable190>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf".
    Set property "HU_SET = XLXI_1_5" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_29_6" for instance <XLXI_29>.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 190: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 190: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 220: Output port <CEO> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 220: Output port <Q0> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 220: Output port <Q1> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 220: Output port <Q3> of the instance <XLXI_29> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf" line 220: Output port <TC> of the instance <XLXI_29> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_29_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Enable190> synthesized.

Synthesizing Unit <CB16CE_HXILINX_Enable190>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_968_o_add_0_OUT> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB16CE_HXILINX_Enable190> synthesized.

Synthesizing Unit <CB4CE_HXILINX_Enable190>.
    Related source file is "/home/m1/josias/Documents/AEO/TP5/Nexys3v5/Enable190.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_969_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB4CE_HXILINX_Enable190> synthesized.
RTL-Simplification CPUSTAT: 0.22 
RTL-BasicInf CPUSTAT: 0.46 
RTL-BasicOpt CPUSTAT: 0.02 
RTL-Remain-Bus CPUSTAT: 0.05 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 75
 0x0-bit quad-port RAM                                 : 2
 16x32-bit dual-port RAM                               : 2
 16x32-bit single-port RAM                             : 4
 16x7-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
 64x1-bit dual-port RAM                                : 64
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 4-bit adder                                           : 9
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 62
 1-bit register                                        : 22
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 11
 4-bit register                                        : 5
 48-bit register                                       : 2
 5-bit register                                        : 4
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 137
 1-bit 2-to-1 multiplexer                              : 45
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 9
 48-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 864
 1-bit tristate buffer                                 : 864
# FSMs                                                 : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/incdec.ngc>.
Reading core <ipcore_dir/addsub.ngc>.
Reading core <ipcore_dir/muladd.ngc>.
Loading core <incdec> for timing and area information for instance <my_incdec>.
Loading core <addsub> for timing and area information for instance <my_addsub>.
Loading core <muladd> for timing and area information for instance <your_instance_name>.
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <Stack_Master>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <wr_adr_11> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_47> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_47> 
INFO:Xst:2261 - The FF/Latch <wr_adr_9> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_9> 
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_12> 
INFO:Xst:2261 - The FF/Latch <wr_adr_13> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_13> 
INFO:Xst:2261 - The FF/Latch <wr_adr_14> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_14> 
INFO:Xst:2261 - The FF/Latch <wr_adr_15> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_20> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_20> 
INFO:Xst:2261 - The FF/Latch <wr_adr_16> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_21> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_21> 
INFO:Xst:2261 - The FF/Latch <wr_adr_17> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_22> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_22> 
INFO:Xst:2261 - The FF/Latch <wr_adr_18> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_18> 
INFO:Xst:2261 - The FF/Latch <wr_adr_23> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_23> 
INFO:Xst:2261 - The FF/Latch <wr_adr_19> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_19> 
INFO:Xst:2261 - The FF/Latch <wr_adr_24> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_24> 
INFO:Xst:2261 - The FF/Latch <stpop> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <stackpop> 
INFO:Xst:2261 - The FF/Latch <wr_adr_25> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_25> 
INFO:Xst:2261 - The FF/Latch <stpush> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <stackpush> 
INFO:Xst:2261 - The FF/Latch <wr_adr_30> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_30> 
INFO:Xst:2261 - The FF/Latch <wr_adr_26> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_26> 
INFO:Xst:2261 - The FF/Latch <wr_adr_31> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_0> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_0> 
INFO:Xst:2261 - The FF/Latch <wr_adr_27> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_1> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_1> 
INFO:Xst:2261 - The FF/Latch <wr_adr_28> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_2> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_2> 
INFO:Xst:2261 - The FF/Latch <wr_adr_29> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_3> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_4> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_5> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_6> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_10> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_7> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_7> 
INFO:Xst:2261 - The FF/Latch <wr_data_11> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_8> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_8> 
INFO:Xst:2261 - The FF/Latch <wr_data_12> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_12> 
INFO:Xst:2261 - The FF/Latch <wr_data_9> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_9> 
INFO:Xst:2261 - The FF/Latch <wr_data_13> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_13> 
INFO:Xst:2261 - The FF/Latch <wr_data_14> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_14> 
INFO:Xst:2261 - The FF/Latch <wr_data_15> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_15> 
INFO:Xst:2261 - The FF/Latch <wr_data_20> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_16> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_16> 
INFO:Xst:2261 - The FF/Latch <wr_data_21> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_17> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_17> 
INFO:Xst:2261 - The FF/Latch <wr_data_22> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_22> 
INFO:Xst:2261 - The FF/Latch <wr_data_18> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_18> 
INFO:Xst:2261 - The FF/Latch <wr_data_23> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_23> 
INFO:Xst:2261 - The FF/Latch <wr_data_19> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_19> 
INFO:Xst:2261 - The FF/Latch <wr_data_24> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_24> 
INFO:Xst:2261 - The FF/Latch <wr_data_25> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_25> 
INFO:Xst:2261 - The FF/Latch <wr_data_30> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_30> 
INFO:Xst:2261 - The FF/Latch <wr_data_26> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_26> 
INFO:Xst:2261 - The FF/Latch <wr_data_31> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_27> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_32> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_32> 
INFO:Xst:2261 - The FF/Latch <wr_data_28> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_33> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_33> 
INFO:Xst:2261 - The FF/Latch <wr_adr_0> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_0> 
INFO:Xst:2261 - The FF/Latch <wr_data_29> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_34> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_34> 
INFO:Xst:2261 - The FF/Latch <wr_adr_1> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_35> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_35> 
INFO:Xst:2261 - The FF/Latch <wr_data_40> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_40> 
INFO:Xst:2261 - The FF/Latch <wr_adr_2> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_36> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_36> 
INFO:Xst:2261 - The FF/Latch <wr_data_41> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_41> 
INFO:Xst:2261 - The FF/Latch <wr_adr_3> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_37> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_37> 
INFO:Xst:2261 - The FF/Latch <wr_data_42> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_42> 
INFO:Xst:2261 - The FF/Latch <wr_adr_4> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_38> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_38> 
INFO:Xst:2261 - The FF/Latch <wr_data_43> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_43> 
INFO:Xst:2261 - The FF/Latch <wr_adr_5> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_39> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_39> 
INFO:Xst:2261 - The FF/Latch <wr_data_44> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_44> 
INFO:Xst:2261 - The FF/Latch <wr_adr_6> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_45> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_45> 
INFO:Xst:2261 - The FF/Latch <wr_adr_7> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_7> 
INFO:Xst:2261 - The FF/Latch <wr_adr_10> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_46> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_data_46> 
INFO:Xst:2261 - The FF/Latch <wr_adr_8> in Unit <HCU_Master> is equivalent to the following FF/Latch, which will be removed : <write_adr_8> 
WARNING:Xst:2677 - Node <inslocal_0> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_1> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_2> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_3> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_4> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_5> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_6> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_7> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_8> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_9> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_10> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <inslocal_15> of sequential type is unconnected in block <HCU_Master>.

Synthesizing (advanced) Unit <CB16CE_HXILINX_Enable190>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_Enable190> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_afficheur>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_afficheur> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_Enable190>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_Enable190> synthesized (advanced).

Synthesizing (advanced) Unit <Ram8>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram8> synthesized (advanced).

Synthesizing (advanced) Unit <add_gen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <add_gen> synthesized (advanced).

Synthesizing (advanced) Unit <dstack>.
The following registers are absorbed into accumulator <stack_ptr>: 1 register on signal <stack_ptr>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <push>          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <stack_ptr[3]_GND_853_o_add_6_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dstack> synthesized (advanced).

Synthesizing (advanced) Unit <mem_bank_1bit>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM64bit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <cs>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     addrB          | connected to signal <addr_lect>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem_bank_1bit> synthesized (advanced).

Synthesizing (advanced) Unit <rstack>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr>     |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <_n0034>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rstack> synthesized (advanced).

Synthesizing (advanced) Unit <select_out>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_n0002> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selTout>       |          |
    -----------------------------------------------------------------------
Unit <select_out> synthesized (advanced).

Synthesizing (advanced) Unit <uart_baudClock>.
The following registers are absorbed into counter <baudRate_process.count>: 1 register on signal <baudRate_process.count>.
Unit <uart_baudClock> synthesized (advanced).

Synthesizing (advanced) Unit <uart_dispatch>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3040 - The RAM <Mram_count[2]_PWR_14_o_Mux_1_o> will be implemented as a BLOCK RAM, absorbing the following register(s): <buf64e>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <buf64e>        |          |
    |     dorstA         | connected to signal <rxe>           | low      |
    | reset value        | 0                                              |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <uart_dispatch> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <x7seg>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_sevenseg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sw>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sevenseg>      |          |
    -----------------------------------------------------------------------
Unit <x7seg> synthesized (advanced).
WARNING:Xst:2677 - Node <inslocal_0> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_1> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_2> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_3> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_4> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_5> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_6> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_7> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_8> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_9> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_10> of sequential type is unconnected in block <HCU>.
WARNING:Xst:2677 - Node <inslocal_15> of sequential type is unconnected in block <HCU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 73
 16x32-bit dual-port distributed RAM                   : 2
 16x32-bit single-port distributed RAM                 : 4
 16x7-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 64x1-bit dual-port distributed RAM                    : 64
 8x1-bit single-port block Read Only RAM               : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 7
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 1
 4-bit up accumulator                                  : 1
# Registers                                            : 689
 Flip-Flops                                            : 689
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 290
 1-bit 2-to-1 multiplexer                              : 202
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 64-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 30
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 9
 48-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 64-bit 8-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wr_adr_11> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_47> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_47> 
INFO:Xst:2261 - The FF/Latch <wr_adr_9> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_9> 
INFO:Xst:2261 - The FF/Latch <wr_adr_12> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_12> 
INFO:Xst:2261 - The FF/Latch <wr_adr_13> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_13> 
INFO:Xst:2261 - The FF/Latch <wr_adr_14> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_14> 
INFO:Xst:2261 - The FF/Latch <wr_en> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_en> 
INFO:Xst:2261 - The FF/Latch <wr_adr_15> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_15> 
INFO:Xst:2261 - The FF/Latch <wr_adr_20> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_20> 
INFO:Xst:2261 - The FF/Latch <wr_adr_16> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_16> 
INFO:Xst:2261 - The FF/Latch <wr_adr_21> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_21> 
INFO:Xst:2261 - The FF/Latch <wr_adr_17> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_17> 
INFO:Xst:2261 - The FF/Latch <wr_adr_22> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_22> 
INFO:Xst:2261 - The FF/Latch <wr_adr_18> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_18> 
INFO:Xst:2261 - The FF/Latch <wr_adr_23> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_23> 
INFO:Xst:2261 - The FF/Latch <wr_adr_19> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_19> 
INFO:Xst:2261 - The FF/Latch <wr_adr_24> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_24> 
INFO:Xst:2261 - The FF/Latch <stpop> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <stackpop> 
INFO:Xst:2261 - The FF/Latch <stpush> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <stackpush> 
INFO:Xst:2261 - The FF/Latch <wr_adr_30> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_30> 
INFO:Xst:2261 - The FF/Latch <wr_adr_25> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_25> 
INFO:Xst:2261 - The FF/Latch <wr_adr_26> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_26> 
INFO:Xst:2261 - The FF/Latch <wr_adr_31> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_0> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_0> 
INFO:Xst:2261 - The FF/Latch <wr_adr_27> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_1> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_1> 
INFO:Xst:2261 - The FF/Latch <wr_adr_28> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_2> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_2> 
INFO:Xst:2261 - The FF/Latch <wr_adr_29> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_3> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_4> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_5> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_6> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_10> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_7> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_7> 
INFO:Xst:2261 - The FF/Latch <wr_data_11> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_11> 
INFO:Xst:2261 - The FF/Latch <wr_data_8> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_8> 
INFO:Xst:2261 - The FF/Latch <wr_data_12> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_12> 
INFO:Xst:2261 - The FF/Latch <wr_data_9> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_9> 
INFO:Xst:2261 - The FF/Latch <wr_data_13> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_13> 
INFO:Xst:2261 - The FF/Latch <wr_data_14> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_14> 
INFO:Xst:2261 - The FF/Latch <wr_data_15> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_15> 
INFO:Xst:2261 - The FF/Latch <wr_data_20> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_20> 
INFO:Xst:2261 - The FF/Latch <wr_data_16> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_16> 
INFO:Xst:2261 - The FF/Latch <wr_data_21> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_21> 
INFO:Xst:2261 - The FF/Latch <wr_data_17> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_17> 
INFO:Xst:2261 - The FF/Latch <wr_data_22> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_22> 
INFO:Xst:2261 - The FF/Latch <wr_data_18> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_18> 
INFO:Xst:2261 - The FF/Latch <wr_data_23> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_23> 
INFO:Xst:2261 - The FF/Latch <wr_data_19> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_19> 
INFO:Xst:2261 - The FF/Latch <wr_data_24> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_24> 
INFO:Xst:2261 - The FF/Latch <wr_data_25> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_25> 
INFO:Xst:2261 - The FF/Latch <wr_data_30> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_30> 
INFO:Xst:2261 - The FF/Latch <wr_data_26> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_26> 
INFO:Xst:2261 - The FF/Latch <wr_data_31> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_31> 
INFO:Xst:2261 - The FF/Latch <wr_data_27> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_27> 
INFO:Xst:2261 - The FF/Latch <wr_data_32> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_32> 
INFO:Xst:2261 - The FF/Latch <wr_data_28> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_28> 
INFO:Xst:2261 - The FF/Latch <wr_data_33> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_33> 
INFO:Xst:2261 - The FF/Latch <wr_adr_0> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_0> 
INFO:Xst:2261 - The FF/Latch <wr_data_29> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_29> 
INFO:Xst:2261 - The FF/Latch <wr_data_34> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_34> 
INFO:Xst:2261 - The FF/Latch <wr_adr_1> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_1> 
INFO:Xst:2261 - The FF/Latch <wr_data_35> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_35> 
INFO:Xst:2261 - The FF/Latch <wr_data_40> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_40> 
INFO:Xst:2261 - The FF/Latch <wr_adr_2> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_2> 
INFO:Xst:2261 - The FF/Latch <wr_data_36> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_36> 
INFO:Xst:2261 - The FF/Latch <wr_data_41> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_41> 
INFO:Xst:2261 - The FF/Latch <wr_adr_3> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_3> 
INFO:Xst:2261 - The FF/Latch <wr_data_37> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_37> 
INFO:Xst:2261 - The FF/Latch <wr_data_42> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_42> 
INFO:Xst:2261 - The FF/Latch <wr_adr_4> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_4> 
INFO:Xst:2261 - The FF/Latch <wr_data_38> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_38> 
INFO:Xst:2261 - The FF/Latch <wr_data_43> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_43> 
INFO:Xst:2261 - The FF/Latch <wr_adr_5> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_5> 
INFO:Xst:2261 - The FF/Latch <wr_data_39> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_39> 
INFO:Xst:2261 - The FF/Latch <wr_data_44> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_44> 
INFO:Xst:2261 - The FF/Latch <wr_adr_6> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_6> 
INFO:Xst:2261 - The FF/Latch <wr_data_45> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_45> 
INFO:Xst:2261 - The FF/Latch <wr_adr_7> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_7> 
INFO:Xst:2261 - The FF/Latch <wr_adr_10> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_10> 
INFO:Xst:2261 - The FF/Latch <wr_data_46> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_data_46> 
INFO:Xst:2261 - The FF/Latch <wr_adr_8> in Unit <HCU> is equivalent to the following FF/Latch, which will be removed : <write_adr_8> 
Implementing FSM <MFsm> on signal <current_state> on BRAM.
Implementing FSM <MFsm> on signal <etat> on BRAM.
Implementing FSM <MFsm> on signal <current_statew> on BRAM.
Implementing FSM <MFsm> on signal <current_state> on BRAM.
WARNING:Xst:1293 - FF/Latch <wr_adr_31> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_30> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_29> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_28> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_27> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_26> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_25> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_24> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_23> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_22> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_21> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_20> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_19> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_18> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_17> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_16> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_15> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_14> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_13> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_adr_12> has a constant value of 0 in block <HCU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit IP_mul16: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_identity: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_stack: 96 internal tristates are replaced by logic (pull-up yes): N2out<0>, N2out<10>, N2out<11>, N2out<12>, N2out<13>, N2out<14>, N2out<15>, N2out<16>, N2out<17>, N2out<18>, N2out<19>, N2out<1>, N2out<20>, N2out<21>, N2out<22>, N2out<23>, N2out<24>, N2out<25>, N2out<26>, N2out<27>, N2out<28>, N2out<29>, N2out<2>, N2out<30>, N2out<31>, N2out<3>, N2out<4>, N2out<5>, N2out<6>, N2out<7>, N2out<8>, N2out<9>, Nout<0>, Nout<10>, Nout<11>, Nout<12>, Nout<13>, Nout<14>, Nout<15>, Nout<16>, Nout<17>, Nout<18>, Nout<19>, Nout<1>, Nout<20>, Nout<21>, Nout<22>, Nout<23>, Nout<24>, Nout<25>, Nout<26>, Nout<27>, Nout<28>, Nout<29>, Nout<2>, Nout<30>, Nout<31>, Nout<3>, Nout<4>, Nout<5>, Nout<6>, Nout<7>, Nout<8>, Nout<9>, Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2040 - Unit IP_Funit: 32 multi-source signals are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_switch: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_Tic: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_datastack: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:2042 - Unit IP_waitbt: 32 internal tristates are replaced by logic (pull-up yes): Tout<0>, Tout<10>, Tout<11>, Tout<12>, Tout<13>, Tout<14>, Tout<15>, Tout<16>, Tout<17>, Tout<18>, Tout<19>, Tout<1>, Tout<20>, Tout<21>, Tout<22>, Tout<23>, Tout<24>, Tout<25>, Tout<26>, Tout<27>, Tout<28>, Tout<29>, Tout<2>, Tout<30>, Tout<31>, Tout<3>, Tout<4>, Tout<5>, Tout<6>, Tout<7>, Tout<8>, Tout<9>.
WARNING:Xst:1906 - Unit IP_waitbt is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_datastack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Tic is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_switch is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_Funit is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_stack is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_identity is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit IP_mul16 is merged (output ports from interface drive multi-sources)

Optimizing unit <Nexys3v5> ...

Optimizing unit <debounce4> ...

Optimizing unit <HMaster> ...

Optimizing unit <reg0c_1> ...

Optimizing unit <pulse> ...

Optimizing unit <reg1c_1> ...

Optimizing unit <Inst_prom> ...

Optimizing unit <mem_bank_1bit> ...

Optimizing unit <add_gen> ...

Optimizing unit <reset_mem> ...

Optimizing unit <XLXI_94> ...

Optimizing unit <muxoutT> ...

Optimizing unit <muxoutN2> ...

Optimizing unit <muxoutN> ...

Optimizing unit <muxi3> ...

Optimizing unit <muxi2> ...

Optimizing unit <muxi1> ...

Optimizing unit <muxi0> ...

Optimizing unit <stacknew> ...

Optimizing unit <constant32> ...

Optimizing unit <select_in> ...

Optimizing unit <next_count> ...

Optimizing unit <Ram8> ...

Optimizing unit <QDE> ...

Optimizing unit <Mux2> ...

Optimizing unit <select_out> ...

Optimizing unit <predicat> ...

Optimizing unit <HCU> ...

Optimizing unit <rstack> ...

Optimizing unit <reg0_1> ...

Optimizing unit <reg0_2> ...

Optimizing unit <IP_delay> ...

Optimizing unit <QD> ...

Optimizing unit <dstack> ...

Optimizing unit <reg0c_2> ...

Optimizing unit <reg1c_2> ...

Optimizing unit <IP_Led> ...

Optimizing unit <IP_BufO> ...

Optimizing unit <timer> ...

Optimizing unit <Wrapper_RAM> ...

Optimizing unit <uart_rx> ...

Optimizing unit <mySR8CE> ...

Optimizing unit <uart_baudClock> ...

Optimizing unit <uart_dispatch> ...

Optimizing unit <afficheur> ...

Optimizing unit <CB2CE_HXILINX_afficheur> ...

Optimizing unit <shiftanodes_MUSER_afficheur> ...

Optimizing unit <mux4x4_MUSER_afficheur> ...

Optimizing unit <M4_1E_HXILINX_afficheur> ...

Optimizing unit <x7seg> ...

Optimizing unit <Enable190> ...

Optimizing unit <CB16CE_HXILINX_Enable190> ...

Optimizing unit <CB4CE_HXILINX_Enable190> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_94> is unconnected in block <Stack_Master>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <count_out_6> of sequential type is unconnected in block <update_counter>.
WARNING:Xst:2677 - Node <count_out_7> of sequential type is unconnected in block <update_counter>.
WARNING:Xst:2677 - Node <PC_adr_12> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_13> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_14> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_15> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_16> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_17> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_18> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_19> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_20> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_21> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_22> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_23> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_24> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_25> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_26> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_27> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_28> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_29> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_30> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_adr_31> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_en> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_6> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_7> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_8> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_9> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_10> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <wr_adr_11> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <running> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_12> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_13> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_14> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_15> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_16> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_17> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_18> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_19> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_20> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_21> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_22> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_23> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_24> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_25> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_26> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_27> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_28> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_29> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_30> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <PC_ret_31> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdtrig> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_0> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_1> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_2> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_3> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_4> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_5> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_6> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_7> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_8> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_9> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_10> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_11> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <spmdcode_12> of sequential type is unconnected in block <HCU_Master>.
WARNING:Xst:2677 - Node <Mram_RAM3> of sequential type is unconnected in block <Inst_returnstack>.
WARNING:Xst:2677 - Node <Mram_RAM4> of sequential type is unconnected in block <Inst_returnstack>.
WARNING:Xst:2677 - Node <Mram_RAM5> of sequential type is unconnected in block <Inst_returnstack>.
WARNING:Xst:2677 - Node <Mram_RAM61> of sequential type is unconnected in block <Inst_returnstack>.
WARNING:Xst:2677 - Node <Mram_RAM62> of sequential type is unconnected in block <Inst_returnstack>.
WARNING:Xst:2677 - Node <clk> of sequential type is unconnected in block <uart_baudClock_inst>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_29>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys3v5, actual ratio is 11.

Final Macro Processing ...

Processing Unit <Inst_uart_rx> :
	Found 2-bit shift register for signal <rx_d2>.
Unit <Inst_uart_rx> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 574
 Flip-Flops                                            : 574
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys3v5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2962
#      AND2                        : 1
#      AND3                        : 7
#      GND                         : 17
#      INV                         : 68
#      LUT1                        : 104
#      LUT2                        : 68
#      LUT3                        : 406
#      LUT4                        : 296
#      LUT5                        : 332
#      LUT6                        : 753
#      MUXCY                       : 611
#      MUXF7                       : 20
#      OR2                         : 4
#      OR3                         : 1
#      VCC                         : 12
#      XORCY                       : 262
# FlipFlops/Latches                : 575
#      FD                          : 115
#      FDCE                        : 44
#      FDE                         : 254
#      FDE_1                       : 4
#      FDR                         : 73
#      FDR_1                       : 40
#      FDRE                        : 16
#      FDRE_1                      : 24
#      FDS                         : 4
#      FDSE                        : 1
# RAMS                             : 206
#      RAM16X1D                    : 2
#      RAM16X1S                    : 128
#      RAM32M                      : 7
#      RAM64X1D                    : 64
#      RAMB8BWER                   : 5
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 14
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 1
#      NOR2                        : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             575  out of  18224     3%  
 Number of Slice LUTs:                 2316  out of   9112    25%  
    Number used as Logic:              2027  out of   9112    22%  
    Number used as Memory:              289  out of   2176    13%  
       Number used as RAM:              288
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2638
   Number with an unused Flip Flop:    2063  out of   2638    78%  
   Number with an unused LUT:           322  out of   2638    12%  
   Number of fully used LUT-FF pairs:   253  out of   2638     9%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)                                               | Load  |
----------------------------------------------------------+---------------------------------------------------------------------+-------+
mclk                                                      | dcm_sp_inst:CLK0                                                    | 27    |
mclk                                                      | dcm_sp_inst:CLKDV                                                   | 16    |
Inst_debounce4/cclk                                       | NONE(Inst_debounce4/delay1_0)                                       | 15    |
my_Master/clock                                           | NONE                                                                | 94    |
my_Master/BufSwitch_reg/clk                               | NONE(my_Master/BufSwitch_reg/q_0)                                   | 8     |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             | NONE(my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_0)                 | 5     |
my_Master/Stack_Master/clk                                | NONE(my_Master/Stack_Master/update_counter/count_out_0)             | 6     |
my_Master/Stack_Master/ram3/clk                           | NONE(my_Master/Stack_Master/ram3/Mram_ram1)                         | 32    |
my_Master/Stack_Master/ram2/clk                           | NONE(my_Master/Stack_Master/ram2/Mram_ram1)                         | 32    |
my_Master/Stack_Master/ram1/clk                           | NONE(my_Master/Stack_Master/ram1/Mram_ram1)                         | 32    |
my_Master/Stack_Master/ram0/clk                           | NONE(my_Master/Stack_Master/ram0/Mram_ram1)                         | 32    |
my_Master/Stack_Master/R3/clk                             | NONE(my_Master/Stack_Master/R3/q_0)                                 | 32    |
my_Master/Stack_Master/R2/clk                             | NONE(my_Master/Stack_Master/R2/q_0)                                 | 32    |
my_Master/Stack_Master/R1/clk                             | NONE(my_Master/Stack_Master/R1/q_0)                                 | 32    |
my_Master/Stack_Master/R0/clk                             | NONE(my_Master/Stack_Master/R0/q_0)                                 | 32    |
my_Master/HCU_Master/clk                                  | NONE(my_Master/HCU_Master/PC_adr_0)                                 | 115   |
my_Master/HCU_Master/Inst_returnstack/clk                 | NONE(my_Master/HCU_Master/Inst_returnstack/stack_ptr_0)             | 6     |
my_Master/BufO_reg/clk                                    | NONE(my_Master/BufO_reg/q_0)                                        | 16    |
my_Master/BufLed_reg/clk                                  | NONE(my_Master/BufLed_reg/q_0)                                      | 8     |
my_Master/Mdelay.Inst_IP_delay/clk                        | NONE(my_Master/Mdelay.Inst_IP_delay/IPdone)                         | 2     |
my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk               | NONE(my_Master/Mdelay.Inst_IP_delay/Wait_reg/q_0)                   | 32    |
my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk  | NONE(my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1)| 11    |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk| NONE(my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_0)    | 32    |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  | NONE(my_Master/MTic.Inst_IP_Tic/Tic_count/q_0)                      | 32    |
UART_Wrapper/rxclk                                        | NONE(UART_Wrapper/uart_baudClock_inst/baud_clk)                     | 12    |
UART_Wrapper/Inst_uart_rx/rxclk                           | NONE(UART_Wrapper/Inst_uart_rx/rx_busy)                             | 13    |
UART_Wrapper/Inst_uart_dispatch/clk                       | NONE(UART_Wrapper/Inst_uart_dispatch/buf64_0)                       | 76    |
----------------------------------------------------------+---------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.109ns (Maximum Frequency: 90.014MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 6.132ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 3.831ns (frequency: 261.045MHz)
  Total number of paths / destination ports: 247 / 56
-------------------------------------------------------------------------
Delay:               3.831ns (Levels of Logic = 4)
  Source:            My_E190/XLXI_21 (FF)
  Destination:       D7seg_display/XLXI_2/COUNT_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: My_E190/XLXI_21 to D7seg_display/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_21 (XLXN_74)
     INV:I->O              1   0.206   0.924  XLXI_24 (XLXN_72)
     NOR2:I1->O           21   0.203   1.113  XLXI_28 (Enable190)
     end scope: 'My_E190'
     begin scope: 'D7seg_display'
     begin scope: 'XLXI_2'
     FDCE:CE                   0.322          COUNT_0
    ----------------------------------------
    Total                      3.831ns (1.178ns logic, 2.653ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_debounce4/cclk'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            Inst_debounce4/delay1_0 (FF)
  Destination:       Inst_debounce4/delay2_0 (FF)
  Source Clock:      Inst_debounce4/cclk rising
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: Inst_debounce4/delay1_0 to Inst_debounce4/delay2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  delay1_0 (delay1_0)
     FDCE:D                    0.102          delay2_0
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/clock'
  Clock period: 5.485ns (frequency: 182.327MHz)
  Total number of paths / destination ports: 898 / 486
-------------------------------------------------------------------------
Delay:               5.485ns (Levels of Logic = 5)
  Source:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_3 (FF)
  Destination:       my_Master/Mwaitbtn.Inst_IPwaitBt/current_state_FSMROM (RAM)
  Source Clock:      my_Master/clock rising
  Destination Clock: my_Master/clock rising

  Data Path: my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/current_state_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_3 (XLXN_6)
     INV:I->O              1   0.206   0.944  XLXI_5 (XLXN_7)
     AND3:I0->O            2   0.203   0.961  XLXI_4 (outp)
     end scope: 'Mwaitbtn.Inst_IPwaitBt/pls2'
     LUT6:I1->O            1   0.203   0.808  Mwaitbtn.Inst_IPwaitBt/b1[0]_b1[4]_OR_398_o_SW0 (N01)
     LUT5:I2->O            1   0.205   0.579  Mwaitbtn.Inst_IPwaitBt/b1[0]_b1[4]_OR_398_o (Mwaitbtn.Inst_IPwaitBt/b1[0]_b1[4]_OR_398_o)
     RAMB8BWER:ADDRAWRADDR3        0.350          Mwaitbtn.Inst_IPwaitBt/current_state_FSMROM
    ----------------------------------------
    Total                      5.485ns (1.614ns logic, 3.871ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Stack_Master/clk'
  Clock period: 3.081ns (frequency: 324.619MHz)
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 8)
  Source:            my_Master/Stack_Master/update_counter/count_out_0 (FF)
  Destination:       my_Master/Stack_Master/update_counter/count_out_5 (FF)
  Source Clock:      my_Master/Stack_Master/clk rising
  Destination Clock: my_Master/Stack_Master/clk rising

  Data Path: my_Master/Stack_Master/update_counter/count_out_0 to my_Master/Stack_Master/update_counter/count_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             66   0.447   1.901  count_out_0 (count_out_0)
     end scope: 'update_counter'
     begin scope: 'update_counter'
     LUT4:I0->O            1   0.203   0.000  Madd_count_in[7]_val[2]_add_1_OUT_lut<0> (Madd_count_in[7]_val[2]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_count_in[7]_val[2]_add_1_OUT_cy<0> (Madd_count_in[7]_val[2]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count_in[7]_val[2]_add_1_OUT_cy<1> (Madd_count_in[7]_val[2]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count_in[7]_val[2]_add_1_OUT_cy<2> (Madd_count_in[7]_val[2]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count_in[7]_val[2]_add_1_OUT_cy<3> (Madd_count_in[7]_val[2]_add_1_OUT_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Madd_count_in[7]_val[2]_add_1_OUT_cy<4> (Madd_count_in[7]_val[2]_add_1_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Madd_count_in[7]_val[2]_add_1_OUT_xor<5> (count_in[7]_val[2]_add_1_OUT<5>)
     FDR:D                     0.102          count_out_5
    ----------------------------------------
    Total                      3.081ns (1.180ns logic, 1.901ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Stack_Master/R3/clk'
  Clock period: 11.092ns (frequency: 90.152MHz)
  Total number of paths / destination ports: 18092 / 32
-------------------------------------------------------------------------
Delay:               11.092ns (Levels of Logic = 50)
  Source:            my_Master/Stack_Master/R3/q_3 (FF)
  Destination:       my_Master/Stack_Master/R3/q_0 (FF)
  Source Clock:      my_Master/Stack_Master/R3/clk rising
  Destination Clock: my_Master/Stack_Master/R3/clk rising

  Data Path: my_Master/Stack_Master/R3/q_3 to my_Master/Stack_Master/R3/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  q_3 (q_3)
     end scope: 'R3'
     begin scope: 'muxoutT'
     LUT6:I3->O          133   0.205   2.068  Mmux_Y261 (Y<3>)
     end scope: 'muxoutT'
     end scope: 'Stack_Master'
     begin scope: 'Mfunit.Inst_IPFunit/my_addsub'
     begin scope: 'BU2'
     LUT3:I1->O            1   0.203   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>1 (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>)
     MUXCY:S->O            1   0.172   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<6>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<8>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<10>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<12>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<14>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<15>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<16>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<17>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<18>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<19>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<20>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<21>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<22>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<23>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<24>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[25].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<25>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<26>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<27>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<28>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<29>)
     MUXCY:CI->O           0   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[30].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<30>)
     XORCY:CI->O           3   0.180   0.651  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop (s(31))
     end scope: 'BU2'
     end scope: 'Mfunit.Inst_IPFunit/my_addsub'
     LUT6:I5->O            1   0.205   0.808  Mfunit.Inst_IPFunit/tbb1 (Mfunit.Inst_IPFunit/tbb1)
     LUT5:I2->O           32   0.205   1.292  Mfunit.Inst_IPFunit/tbb11 (Mfunit.Inst_IPFunit/tbb)
     LUT6:I5->O            1   0.205   0.000  Tbusst<30>235 (Tbusst<30>235)
     MUXCY:S->O            1   0.172   0.000  Tbusst<30>_MUXCY_5 (Tbusst<30>6)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_6 (Tbusst<30>7)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_7 (Tbusst<30>8)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_8 (Tbusst<30>9)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_9 (Tbusst<30>10)
     MUXCY:CI->O           1   0.213   0.580  Tbusst<30>_MUXCY_10 (Tbusst<30>11)
     LUT3:I2->O            4   0.205   0.684  Tbusst<30>_MUXCY_11 (Tbusst<30>)
     begin scope: 'Stack_Master'
     begin scope: 'muxi3'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y241 (Y<30>)
     end scope: 'muxi3'
     begin scope: 'muxR3'
     LUT3:I2->O            1   0.205   0.000  Mmux_Y241 (Y<30>)
     end scope: 'muxR3'
     begin scope: 'R3'
     FDE:D                     0.102          q_30
    ----------------------------------------
    Total                     11.092ns (3.513ns logic, 7.579ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Stack_Master/R2/clk'
  Clock period: 10.966ns (frequency: 91.188MHz)
  Total number of paths / destination ports: 18092 / 32
-------------------------------------------------------------------------
Delay:               10.966ns (Levels of Logic = 50)
  Source:            my_Master/Stack_Master/R2/q_3 (FF)
  Destination:       my_Master/Stack_Master/R2/q_0 (FF)
  Source Clock:      my_Master/Stack_Master/R2/clk rising
  Destination Clock: my_Master/Stack_Master/R2/clk rising

  Data Path: my_Master/Stack_Master/R2/q_3 to my_Master/Stack_Master/R2/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.755  q_3 (q_3)
     end scope: 'R2'
     begin scope: 'muxoutT'
     LUT6:I4->O          133   0.203   2.068  Mmux_Y261 (Y<3>)
     end scope: 'muxoutT'
     end scope: 'Stack_Master'
     begin scope: 'Mfunit.Inst_IPFunit/my_addsub'
     begin scope: 'BU2'
     LUT3:I1->O            1   0.203   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>1 (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>)
     MUXCY:S->O            1   0.172   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<6>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<8>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<10>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<12>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<14>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<15>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<16>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<17>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<18>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<19>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<20>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<21>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<22>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<23>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<24>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[25].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<25>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<26>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<27>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<28>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<29>)
     MUXCY:CI->O           0   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[30].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<30>)
     XORCY:CI->O           3   0.180   0.651  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop (s(31))
     end scope: 'BU2'
     end scope: 'Mfunit.Inst_IPFunit/my_addsub'
     LUT6:I5->O            1   0.205   0.808  Mfunit.Inst_IPFunit/tbb1 (Mfunit.Inst_IPFunit/tbb1)
     LUT5:I2->O           32   0.205   1.292  Mfunit.Inst_IPFunit/tbb11 (Mfunit.Inst_IPFunit/tbb)
     LUT6:I5->O            1   0.205   0.000  Tbusst<30>235 (Tbusst<30>235)
     MUXCY:S->O            1   0.172   0.000  Tbusst<30>_MUXCY_5 (Tbusst<30>6)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_6 (Tbusst<30>7)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_7 (Tbusst<30>8)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_8 (Tbusst<30>9)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_9 (Tbusst<30>10)
     MUXCY:CI->O           1   0.213   0.580  Tbusst<30>_MUXCY_10 (Tbusst<30>11)
     LUT3:I2->O            4   0.205   0.684  Tbusst<30>_MUXCY_11 (Tbusst<30>)
     begin scope: 'Stack_Master'
     begin scope: 'muxi2'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y241 (Y<30>)
     end scope: 'muxi2'
     begin scope: 'muxR2'
     LUT3:I2->O            1   0.205   0.000  Mmux_Y241 (Y<30>)
     end scope: 'muxR2'
     begin scope: 'R2'
     FDE:D                     0.102          q_30
    ----------------------------------------
    Total                     10.966ns (3.511ns logic, 7.455ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Stack_Master/R1/clk'
  Clock period: 11.109ns (frequency: 90.014MHz)
  Total number of paths / destination ports: 18092 / 32
-------------------------------------------------------------------------
Delay:               11.109ns (Levels of Logic = 50)
  Source:            my_Master/Stack_Master/R1/q_3 (FF)
  Destination:       my_Master/Stack_Master/R1/q_0 (FF)
  Source Clock:      my_Master/Stack_Master/R1/clk rising
  Destination Clock: my_Master/Stack_Master/R1/clk rising

  Data Path: my_Master/Stack_Master/R1/q_3 to my_Master/Stack_Master/R1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.898  q_3 (q_3)
     end scope: 'R1'
     begin scope: 'muxoutT'
     LUT6:I2->O          133   0.203   2.068  Mmux_Y261 (Y<3>)
     end scope: 'muxoutT'
     end scope: 'Stack_Master'
     begin scope: 'Mfunit.Inst_IPFunit/my_addsub'
     begin scope: 'BU2'
     LUT3:I1->O            1   0.203   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>1 (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>)
     MUXCY:S->O            1   0.172   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<6>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<8>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<10>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<12>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<14>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<15>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<16>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<17>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<18>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<19>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<20>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<21>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<22>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<23>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<24>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[25].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<25>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<26>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<27>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<28>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<29>)
     MUXCY:CI->O           0   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[30].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<30>)
     XORCY:CI->O           3   0.180   0.651  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop (s(31))
     end scope: 'BU2'
     end scope: 'Mfunit.Inst_IPFunit/my_addsub'
     LUT6:I5->O            1   0.205   0.808  Mfunit.Inst_IPFunit/tbb1 (Mfunit.Inst_IPFunit/tbb1)
     LUT5:I2->O           32   0.205   1.292  Mfunit.Inst_IPFunit/tbb11 (Mfunit.Inst_IPFunit/tbb)
     LUT6:I5->O            1   0.205   0.000  Tbusst<30>235 (Tbusst<30>235)
     MUXCY:S->O            1   0.172   0.000  Tbusst<30>_MUXCY_5 (Tbusst<30>6)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_6 (Tbusst<30>7)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_7 (Tbusst<30>8)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_8 (Tbusst<30>9)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_9 (Tbusst<30>10)
     MUXCY:CI->O           1   0.213   0.580  Tbusst<30>_MUXCY_10 (Tbusst<30>11)
     LUT3:I2->O            4   0.205   0.684  Tbusst<30>_MUXCY_11 (Tbusst<30>)
     begin scope: 'Stack_Master'
     begin scope: 'muxi1'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y241 (Y<30>)
     end scope: 'muxi1'
     begin scope: 'muxR1'
     LUT3:I2->O            1   0.205   0.000  Mmux_Y241 (Y<30>)
     end scope: 'muxR1'
     begin scope: 'R1'
     FDE:D                     0.102          q_30
    ----------------------------------------
    Total                     11.109ns (3.511ns logic, 7.598ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Stack_Master/R0/clk'
  Clock period: 10.864ns (frequency: 92.044MHz)
  Total number of paths / destination ports: 18092 / 32
-------------------------------------------------------------------------
Delay:               10.864ns (Levels of Logic = 50)
  Source:            my_Master/Stack_Master/R0/q_3 (FF)
  Destination:       my_Master/Stack_Master/R0/q_0 (FF)
  Source Clock:      my_Master/Stack_Master/R0/clk rising
  Destination Clock: my_Master/Stack_Master/R0/clk rising

  Data Path: my_Master/Stack_Master/R0/q_3 to my_Master/Stack_Master/R0/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.651  q_3 (q_3)
     end scope: 'R0'
     begin scope: 'muxoutT'
     LUT6:I5->O          133   0.205   2.068  Mmux_Y261 (Y<3>)
     end scope: 'muxoutT'
     end scope: 'Stack_Master'
     begin scope: 'Mfunit.Inst_IPFunit/my_addsub'
     begin scope: 'BU2'
     LUT3:I1->O            1   0.203   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>1 (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.halfsum<3>)
     MUXCY:S->O            1   0.172   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<4>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<6>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<8>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<10>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<12>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<14>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<15>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<16>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<17>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<18>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<19>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<20>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<21>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<22>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<23>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<24>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[25].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<25>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<26>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<27>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<28>)
     MUXCY:CI->O           1   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<29>)
     MUXCY:CI->O           0   0.019   0.000  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[30].carrymux (U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<30>)
     XORCY:CI->O           3   0.180   0.651  U0/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop (s(31))
     end scope: 'BU2'
     end scope: 'Mfunit.Inst_IPFunit/my_addsub'
     LUT6:I5->O            1   0.205   0.808  Mfunit.Inst_IPFunit/tbb1 (Mfunit.Inst_IPFunit/tbb1)
     LUT5:I2->O           32   0.205   1.292  Mfunit.Inst_IPFunit/tbb11 (Mfunit.Inst_IPFunit/tbb)
     LUT6:I5->O            1   0.205   0.000  Tbusst<30>235 (Tbusst<30>235)
     MUXCY:S->O            1   0.172   0.000  Tbusst<30>_MUXCY_5 (Tbusst<30>6)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_6 (Tbusst<30>7)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_7 (Tbusst<30>8)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_8 (Tbusst<30>9)
     MUXCY:CI->O           1   0.019   0.000  Tbusst<30>_MUXCY_9 (Tbusst<30>10)
     MUXCY:CI->O           1   0.213   0.580  Tbusst<30>_MUXCY_10 (Tbusst<30>11)
     LUT3:I2->O            4   0.205   0.684  Tbusst<30>_MUXCY_11 (Tbusst<30>)
     begin scope: 'Stack_Master'
     begin scope: 'muxi0'
     LUT5:I4->O            2   0.205   0.617  Mmux_Y241 (Y<30>)
     end scope: 'muxi0'
     begin scope: 'muxR0'
     LUT3:I2->O            1   0.205   0.000  Mmux_Y241 (Y<30>)
     end scope: 'muxR0'
     begin scope: 'R0'
     FDE:D                     0.102          q_30
    ----------------------------------------
    Total                     10.864ns (3.513ns logic, 7.351ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/HCU_Master/clk'
  Clock period: 10.481ns (frequency: 95.411MHz)
  Total number of paths / destination ports: 140944 / 136
-------------------------------------------------------------------------
Delay:               10.481ns (Levels of Logic = 11)
  Source:            my_Master/HCU_Master/PC_adr_7 (FF)
  Destination:       my_Master/HCU_Master/PC_adr_2 (FF)
  Source Clock:      my_Master/HCU_Master/clk rising
  Destination Clock: my_Master/HCU_Master/clk rising

  Data Path: my_Master/HCU_Master/PC_adr_7 to my_Master/HCU_Master/PC_adr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             70   0.447   1.679  PC_adr_7 (PC_adr_7)
     end scope: 'HCU_Master'
     begin scope: 'Prom_Master'
     begin scope: 'multi_bank[37].bank'
     RAM64X1D:DPRA5->DPO    3   0.205   0.879  Mram_RAM64bit (data_out)
     end scope: 'multi_bank[37].bank'
     end scope: 'Prom_Master'
     begin scope: 'HCU_Master'
     LUT6:I3->O            6   0.205   1.089  Mmux_PC_adr[1]_Prog_instr[15]_wide_mux_8_OUT131 (PC_adr[1]_Prog_instr[15]_wide_mux_8_OUT<5>)
     LUT6:I1->O            4   0.203   0.788  PC_adr[1]_GND_33_o_equal_16_o<15>12 (PC_adr[1]_GND_33_o_equal_16_o<15>11)
     LUT3:I1->O           15   0.203   0.982  PC_adr[1]_GND_33_o_equal_16_o<15>13 (N17)
     LUT6:I5->O            4   0.205   0.684  Mmux_etat[1]_Startadres[31]_mux_106_OUT10511 (N133)
     LUT6:I5->O           14   0.205   0.958  Mmux_etat[1]_Startadres[31]_mux_106_OUT10521 (N230)
     LUT5:I4->O           10   0.205   0.961  Mmux_etat[1]_Startadres[31]_mux_106_OUT1071 (N168)
     LUT6:I4->O            1   0.203   0.000  Mmux_etat[1]_Startadres[31]_mux_106_OUT44 (etat[1]_Startadres[31]_mux_106_OUT<10>)
     FDR:D                     0.102          PC_adr_10
    ----------------------------------------
    Total                     10.481ns (2.462ns logic, 8.019ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/HCU_Master/Inst_returnstack/clk'
  Clock period: 3.067ns (frequency: 326.014MHz)
  Total number of paths / destination ports: 56 / 16
-------------------------------------------------------------------------
Delay:               3.067ns (Levels of Logic = 2)
  Source:            my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Source Clock:      my_Master/HCU_Master/Inst_returnstack/clk falling
  Destination Clock: my_Master/HCU_Master/Inst_returnstack/clk falling

  Data Path: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.447   1.273  stack_ptr_3 (stack_ptr_3)
     LUT6:I0->O            1   0.203   0.000  _n0053_inv_G (N4)
     MUXF7:I1->O           4   0.140   0.683  _n0053_inv (_n0053_inv)
     FDE_1:CE                  0.322          stack_ptr_0
    ----------------------------------------
    Total                      3.067ns (1.112ns logic, 1.955ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Mdelay.Inst_IP_delay/clk'
  Clock period: 5.295ns (frequency: 188.870MHz)
  Total number of paths / destination ports: 69 / 4
-------------------------------------------------------------------------
Delay:               5.295ns (Levels of Logic = 33)
  Source:            my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM (RAM)
  Destination:       my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM (RAM)
  Source Clock:      my_Master/Mdelay.Inst_IP_delay/clk rising
  Destination Clock: my_Master/Mdelay.Inst_IP_delay/clk rising

  Data Path: my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM to my_Master/Mdelay.Inst_IP_delay/current_statew_FSMROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO1   33   1.650   1.553  current_statew_FSMROM (current_statew<0>)
     LUT5:I1->O            1   0.203   0.000  Mmux_cptr_d_A11 (Mmux_cptr_d_rs_A<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<0> (Mmux_cptr_d_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<1> (Mmux_cptr_d_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<2> (Mmux_cptr_d_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<3> (Mmux_cptr_d_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<4> (Mmux_cptr_d_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<5> (Mmux_cptr_d_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<6> (Mmux_cptr_d_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<7> (Mmux_cptr_d_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<8> (Mmux_cptr_d_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<9> (Mmux_cptr_d_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<10> (Mmux_cptr_d_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<11> (Mmux_cptr_d_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<12> (Mmux_cptr_d_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<13> (Mmux_cptr_d_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<14> (Mmux_cptr_d_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<15> (Mmux_cptr_d_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<16> (Mmux_cptr_d_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<17> (Mmux_cptr_d_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<18> (Mmux_cptr_d_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<19> (Mmux_cptr_d_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<20> (Mmux_cptr_d_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<21> (Mmux_cptr_d_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<22> (Mmux_cptr_d_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<23> (Mmux_cptr_d_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<24> (Mmux_cptr_d_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<25> (Mmux_cptr_d_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<26> (Mmux_cptr_d_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<27> (Mmux_cptr_d_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<28> (Mmux_cptr_d_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<29> (Mmux_cptr_d_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_cptr_d_rs_cy<30> (Mmux_cptr_d_rs_cy<30>)
     XORCY:CI->O           2   0.180   0.616  Mmux_cptr_d_rs_xor<31> (cptr_d<31>)
     RAMB8BWER:ADDRAWRADDR4        0.350          current_statew_FSMROM
    ----------------------------------------
    Total                      5.295ns (3.125ns logic, 2.170ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk'
  Clock period: 2.616ns (frequency: 382.226MHz)
  Total number of paths / destination ports: 558 / 32
-------------------------------------------------------------------------
Delay:               2.616ns (Levels of Logic = 33)
  Source:            my_Master/Mdelay.Inst_IP_delay/Wait_reg/q_1 (FF)
  Destination:       my_Master/Mdelay.Inst_IP_delay/Wait_reg/q_31 (FF)
  Source Clock:      my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk rising
  Destination Clock: my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk rising

  Data Path: my_Master/Mdelay.Inst_IP_delay/Wait_reg/q_1 to my_Master/Mdelay.Inst_IP_delay/Wait_reg/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  q_1 (q_1)
     end scope: 'Wait_reg'
     LUT5:I0->O            1   0.203   0.000  Mmux_cptr_d_rs_lut<1> (Mmux_cptr_d_rs_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mmux_cptr_d_rs_cy<1> (Mmux_cptr_d_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<2> (Mmux_cptr_d_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<3> (Mmux_cptr_d_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<4> (Mmux_cptr_d_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<5> (Mmux_cptr_d_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<6> (Mmux_cptr_d_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<7> (Mmux_cptr_d_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<8> (Mmux_cptr_d_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<9> (Mmux_cptr_d_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<10> (Mmux_cptr_d_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<11> (Mmux_cptr_d_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<12> (Mmux_cptr_d_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<13> (Mmux_cptr_d_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<14> (Mmux_cptr_d_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<15> (Mmux_cptr_d_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<16> (Mmux_cptr_d_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<17> (Mmux_cptr_d_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<18> (Mmux_cptr_d_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<19> (Mmux_cptr_d_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<20> (Mmux_cptr_d_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<21> (Mmux_cptr_d_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<22> (Mmux_cptr_d_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<23> (Mmux_cptr_d_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<24> (Mmux_cptr_d_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<25> (Mmux_cptr_d_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<26> (Mmux_cptr_d_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<27> (Mmux_cptr_d_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<28> (Mmux_cptr_d_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_cptr_d_rs_cy<29> (Mmux_cptr_d_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_cptr_d_rs_cy<30> (Mmux_cptr_d_rs_cy<30>)
     XORCY:CI->O           2   0.180   0.000  Mmux_cptr_d_rs_xor<31> (cptr_d<31>)
     begin scope: 'Wait_reg'
     FD:D                      0.102          q_31
    ----------------------------------------
    Total                      2.616ns (1.655ns logic, 0.961ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk'
  Clock period: 2.979ns (frequency: 335.706MHz)
  Total number of paths / destination ports: 58 / 40
-------------------------------------------------------------------------
Delay:               2.979ns (Levels of Logic = 1)
  Source:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_0 (FF)
  Destination:       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62 (RAM)
  Source Clock:      my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk falling
  Destination Clock: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk falling

  Data Path: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_0 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             19   0.447   1.300  stack_ptr_0 (stack_ptr_0)
     LUT4:I1->O           17   0.205   1.027  Madd_stack_ptr[3]_GND_853_o_add_6_OUT_xor<3>11 (stack_ptr[3]_GND_853_o_add_6_OUT<3>)
     RAM16X1D:DPRA3            0.000          Mram_RAM62
    ----------------------------------------
    Total                      2.979ns (0.652ns logic, 2.327ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_Master/MTic.Inst_IP_Tic/Tic_count/clk'
  Clock period: 2.293ns (frequency: 436.062MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.293ns (Levels of Logic = 34)
  Source:            my_Master/MTic.Inst_IP_Tic/Tic_count/q_0 (FF)
  Destination:       my_Master/MTic.Inst_IP_Tic/Tic_count/q_31 (FF)
  Source Clock:      my_Master/MTic.Inst_IP_Tic/Tic_count/clk rising
  Destination Clock: my_Master/MTic.Inst_IP_Tic/Tic_count/clk rising

  Data Path: my_Master/MTic.Inst_IP_Tic/Tic_count/q_0 to my_Master/MTic.Inst_IP_Tic/Tic_count/q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  q_0 (q_0)
     end scope: 'MTic.Inst_IP_Tic/Tic_count'
     INV:I->O              1   0.206   0.000  MTic.Inst_IP_Tic/Madd_busreg_lut<0>_INV_0 (MTic.Inst_IP_Tic/Madd_busreg_lut<0>)
     MUXCY:S->O            1   0.172   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<0> (MTic.Inst_IP_Tic/Madd_busreg_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<1> (MTic.Inst_IP_Tic/Madd_busreg_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<2> (MTic.Inst_IP_Tic/Madd_busreg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<3> (MTic.Inst_IP_Tic/Madd_busreg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<4> (MTic.Inst_IP_Tic/Madd_busreg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<5> (MTic.Inst_IP_Tic/Madd_busreg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<6> (MTic.Inst_IP_Tic/Madd_busreg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<7> (MTic.Inst_IP_Tic/Madd_busreg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<8> (MTic.Inst_IP_Tic/Madd_busreg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<9> (MTic.Inst_IP_Tic/Madd_busreg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<10> (MTic.Inst_IP_Tic/Madd_busreg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<11> (MTic.Inst_IP_Tic/Madd_busreg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<12> (MTic.Inst_IP_Tic/Madd_busreg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<13> (MTic.Inst_IP_Tic/Madd_busreg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<14> (MTic.Inst_IP_Tic/Madd_busreg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<15> (MTic.Inst_IP_Tic/Madd_busreg_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<16> (MTic.Inst_IP_Tic/Madd_busreg_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<17> (MTic.Inst_IP_Tic/Madd_busreg_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<18> (MTic.Inst_IP_Tic/Madd_busreg_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<19> (MTic.Inst_IP_Tic/Madd_busreg_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<20> (MTic.Inst_IP_Tic/Madd_busreg_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<21> (MTic.Inst_IP_Tic/Madd_busreg_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<22> (MTic.Inst_IP_Tic/Madd_busreg_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<23> (MTic.Inst_IP_Tic/Madd_busreg_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<24> (MTic.Inst_IP_Tic/Madd_busreg_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<25> (MTic.Inst_IP_Tic/Madd_busreg_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<26> (MTic.Inst_IP_Tic/Madd_busreg_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<27> (MTic.Inst_IP_Tic/Madd_busreg_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<28> (MTic.Inst_IP_Tic/Madd_busreg_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<29> (MTic.Inst_IP_Tic/Madd_busreg_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  MTic.Inst_IP_Tic/Madd_busreg_cy<30> (MTic.Inst_IP_Tic/Madd_busreg_cy<30>)
     XORCY:CI->O           1   0.180   0.000  MTic.Inst_IP_Tic/Madd_busreg_xor<31> (MTic.Inst_IP_Tic/busreg<31>)
     begin scope: 'MTic.Inst_IP_Tic/Tic_count'
     FDR:D                     0.102          q_31
    ----------------------------------------
    Total                      2.293ns (1.677ns logic, 0.616ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/Inst_uart_rx/rxclk'
  Clock period: 4.118ns (frequency: 242.827MHz)
  Total number of paths / destination ports: 138 / 27
-------------------------------------------------------------------------
Delay:               4.118ns (Levels of Logic = 3)
  Source:            UART_Wrapper/Inst_uart_rx/rx_cnt_3 (FF)
  Destination:       UART_Wrapper/Inst_uart_rx/rx_cnt_2 (FF)
  Source Clock:      UART_Wrapper/Inst_uart_rx/rxclk rising
  Destination Clock: UART_Wrapper/Inst_uart_rx/rxclk rising

  Data Path: UART_Wrapper/Inst_uart_rx/rx_cnt_3 to UART_Wrapper/Inst_uart_rx/rx_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.118  rx_cnt_3 (rx_cnt_3)
     LUT5:I0->O            3   0.203   0.879  rx_d2_GND_7_o_AND_3_o1 (rx_d2_GND_7_o_AND_3_o)
     LUT6:I3->O            2   0.205   0.961  Mmux_rx_cnt[3]_rx_cnt[3]_mux_10_OUT211 (N4)
     LUT6:I1->O            1   0.203   0.000  Mmux_rx_cnt[3]_rx_cnt[3]_mux_10_OUT41 (rx_cnt[3]_rx_cnt[3]_mux_10_OUT<3>)
     FDR:D                     0.102          rx_cnt_3
    ----------------------------------------
    Total                      4.118ns (1.160ns logic, 2.958ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/rxclk'
  Clock period: 6.271ns (frequency: 159.467MHz)
  Total number of paths / destination ports: 2376 / 24
-------------------------------------------------------------------------
Delay:               6.271ns (Levels of Logic = 8)
  Source:            UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Destination:       UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 (FF)
  Source Clock:      UART_Wrapper/rxclk rising
  Destination Clock: UART_Wrapper/rxclk rising

  Data Path: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0 to UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  baudRate_process.count_0 (baudRate_process.count_0)
     INV:I->O              1   0.206   0.000  Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_lut<0>_INV_0 (Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<0> (Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<1> (Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_cy<1>)
     XORCY:CI->O           2   0.180   0.981  Madd_baudRate_process.count[10]_GND_13_o_add_0_OUT_xor<2> (baudRate_process.count[10]_GND_13_o_add_0_OUT<2>)
     LUT6:I0->O            1   0.203   0.580  GND_13_o_baudRate_process.count[10]_equal_3_o<10>_SW0 (N01)
     LUT6:I5->O            3   0.205   1.015  GND_13_o_baudRate_process.count[10]_equal_3_o<10> (GND_13_o_baudRate_process.count[10]_equal_3_o)
     LUT6:I0->O            1   0.203   0.000  _n001711 (_n00171)
     MUXF7:I0->O          11   0.131   0.882  _n00171_f7 (_n0017)
     FDR:R                     0.430          baudRate_process.count_0
    ----------------------------------------
    Total                      6.271ns (2.196ns logic, 4.075ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_Wrapper/Inst_uart_dispatch/clk'
  Clock period: 4.974ns (frequency: 201.045MHz)
  Total number of paths / destination ports: 482 / 90
-------------------------------------------------------------------------
Delay:               4.974ns (Levels of Logic = 3)
  Source:            UART_Wrapper/Inst_uart_dispatch/buf64_59 (FF)
  Destination:       UART_Wrapper/Inst_uart_dispatch/nextbit_0 (FF)
  Source Clock:      UART_Wrapper/Inst_uart_dispatch/clk rising
  Destination Clock: UART_Wrapper/Inst_uart_dispatch/clk rising

  Data Path: UART_Wrapper/Inst_uart_dispatch/buf64_59 to UART_Wrapper/Inst_uart_dispatch/nextbit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   1.015  buf64_59 (buf64_59)
     LUT6:I0->O            1   0.203   0.944  n0017<63>1 (n0017<63>)
     LUT6:I0->O            2   0.203   0.864  n0017<63>3 (n0017)
     LUT6:I2->O            7   0.203   0.773  _n0129_inv1 (_n0129_inv)
     FDE:CE                    0.322          nextbit_0
    ----------------------------------------
    Total                      4.974ns (1.378ns logic, 3.596ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_debounce4/cclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       Inst_debounce4/delay1_0 (FF)
  Destination Clock: Inst_debounce4/cclk rising

  Data Path: btn<0> to Inst_debounce4/delay1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_0_IBUF (btn_0_IBUF)
     begin scope: 'Inst_debounce4'
     FDCE:D                    0.102          delay1_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_Master/BufSwitch_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       my_Master/BufSwitch_reg/q_0 (FF)
  Destination Clock: my_Master/BufSwitch_reg/clk falling

  Data Path: sw<0> to my_Master/BufSwitch_reg/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_0_IBUF (sw_0_IBUF)
     begin scope: 'my_Master'
     begin scope: 'BufSwitch_reg'
     FDR_1:D                   0.102          q_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_Wrapper/Inst_uart_rx/rxclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 2)
  Source:            rx_in (PAD)
  Destination:       UART_Wrapper/Inst_uart_rx/Mshreg_rx_d2 (FF)
  Destination Clock: UART_Wrapper/Inst_uart_rx/rxclk rising

  Data Path: rx_in to UART_Wrapper/Inst_uart_rx/Mshreg_rx_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rx_in_IBUF (rx_in_IBUF)
     begin scope: 'UART_Wrapper'
     begin scope: 'Inst_uart_rx'
     SRLC16E:D                -0.060          Mshreg_rx_d2
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 60 / 11
-------------------------------------------------------------------------
Offset:              6.132ns (Levels of Logic = 7)
  Source:            D7seg_display/XLXI_2/COUNT_0 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      mclk rising

  Data Path: D7seg_display/XLXI_2/COUNT_0 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  COUNT_0 (COUNT_0)
     end scope: 'XLXI_2'
     begin scope: 'XLXI_3'
     begin scope: 'XLXI_4'
     LUT6:I0->O            7   0.203   1.021  Mmux_O11 (O)
     end scope: 'XLXI_4'
     end scope: 'XLXI_3'
     begin scope: 'XLXI_1'
     LUT4:I0->O            1   0.203   0.579  Mram_sevenseg41 (sevenseg<4>)
     end scope: 'XLXI_1'
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_4_OBUF (a_to_g<4>)
    ----------------------------------------
    Total                      6.132ns (3.424ns logic, 2.708ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufO_reg/clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              5.850ns (Levels of Logic = 8)
  Source:            my_Master/BufO_reg/q_5 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      my_Master/BufO_reg/clk falling

  Data Path: my_Master/BufO_reg/q_5 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.827  q_5 (q_5)
     end scope: 'BufO_reg'
     end scope: 'my_Master'
     begin scope: 'D7seg_display'
     begin scope: 'XLXI_3'
     begin scope: 'XLXI_3'
     LUT6:I2->O            7   0.203   1.021  Mmux_O11 (O)
     end scope: 'XLXI_3'
     end scope: 'XLXI_3'
     begin scope: 'XLXI_1'
     LUT4:I0->O            1   0.203   0.579  Mram_sevenseg61 (sevenseg<6>)
     end scope: 'XLXI_1'
     end scope: 'D7seg_display'
     OBUF:I->O                 2.571          a_to_g_6_OBUF (a_to_g<6>)
    ----------------------------------------
    Total                      5.850ns (3.424ns logic, 2.426ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_Master/BufLed_reg/clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            my_Master/BufLed_reg/q_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      my_Master/BufLed_reg/clk falling

  Data Path: my_Master/BufLed_reg/q_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.579  q_7 (q_7)
     end scope: 'BufLed_reg'
     end scope: 'my_Master'
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_debounce4/cclk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Inst_debounce4/cclk|    1.165|         |         |         |
mclk               |    3.831|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/Inst_uart_dispatch/clk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
UART_Wrapper/Inst_uart_dispatch/clk|    4.974|         |         |         |
mclk                               |    5.009|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/Inst_uart_rx/rxclk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
UART_Wrapper/Inst_uart_rx/rxclk|    4.118|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_Wrapper/rxclk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
UART_Wrapper/rxclk|    6.271|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
UART_Wrapper/Inst_uart_dispatch/clk|    3.042|         |         |         |
UART_Wrapper/Inst_uart_rx/rxclk    |    1.322|         |         |         |
mclk                               |    3.831|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufLed_reg/clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
mclk                         |         |         |    2.904|         |
my_Master/HCU_Master/clk     |         |         |    4.874|         |
my_Master/Stack_Master/R0/clk|         |         |    1.405|         |
my_Master/Stack_Master/R1/clk|         |         |    1.650|         |
my_Master/Stack_Master/R2/clk|         |         |    1.507|         |
my_Master/Stack_Master/R3/clk|         |         |    1.633|         |
my_Master/Stack_Master/clk   |         |         |    4.615|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufO_reg/clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
mclk                         |         |         |    2.904|         |
my_Master/HCU_Master/clk     |         |         |    5.056|         |
my_Master/Stack_Master/R0/clk|         |         |    1.405|         |
my_Master/Stack_Master/R1/clk|         |         |    1.650|         |
my_Master/Stack_Master/R2/clk|         |         |    1.507|         |
my_Master/Stack_Master/R3/clk|         |         |    1.633|         |
my_Master/Stack_Master/clk   |         |         |    4.615|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/BufSwitch_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |         |         |    2.904|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/HCU_Master/Inst_returnstack/clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
mclk                                     |         |         |    3.824|         |
my_Master/HCU_Master/Inst_returnstack/clk|         |         |    3.067|         |
my_Master/HCU_Master/clk                 |         |         |    2.923|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/HCU_Master/clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
mclk                                     |    4.490|         |         |         |
my_Master/HCU_Master/Inst_returnstack/clk|         |    3.850|         |         |
my_Master/HCU_Master/clk                 |   10.481|         |         |         |
my_Master/Mdelay.Inst_IP_delay/clk       |    4.738|         |         |         |
my_Master/Stack_Master/R0/clk            |    9.447|         |         |         |
my_Master/Stack_Master/R1/clk            |    9.692|         |         |         |
my_Master/Stack_Master/R2/clk            |    9.549|         |         |         |
my_Master/Stack_Master/R3/clk            |    9.675|         |         |         |
my_Master/Stack_Master/clk               |   12.656|         |         |         |
my_Master/clock                          |    8.725|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/MTic.Inst_IP_Tic/Tic_count/clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
mclk                                    |    4.401|         |         |         |
my_Master/HCU_Master/clk                |    6.570|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk|    2.293|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
mclk                                                    |         |         |    2.904|         |
my_Master/HCU_Master/clk                                |         |         |    6.715|         |
my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk|         |         |    4.173|         |
my_Master/Stack_Master/R0/clk                           |         |         |    3.574|         |
my_Master/Stack_Master/R1/clk                           |         |         |    3.819|         |
my_Master/Stack_Master/R2/clk                           |         |         |    3.676|         |
my_Master/Stack_Master/R3/clk                           |         |         |    3.802|         |
my_Master/Stack_Master/clk                              |         |         |    6.784|         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
mclk                                                    |         |         |    2.904|         |
my_Master/HCU_Master/clk                                |         |         |    6.715|         |
my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk|         |         |    2.979|         |
my_Master/Stack_Master/R0/clk                           |         |         |    3.457|         |
my_Master/Stack_Master/R1/clk                           |         |         |    3.702|         |
my_Master/Stack_Master/R2/clk                           |         |         |    3.559|         |
my_Master/Stack_Master/R3/clk                           |         |         |    3.685|         |
my_Master/Stack_Master/clk                              |         |         |    6.666|         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
my_Master/HCU_Master/clk                   |    6.382|         |         |         |
my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk|    2.616|         |         |         |
my_Master/Mdelay.Inst_IP_delay/clk         |    4.430|         |         |         |
my_Master/Stack_Master/R0/clk              |    4.439|         |         |         |
my_Master/Stack_Master/R1/clk              |    4.684|         |         |         |
my_Master/Stack_Master/R2/clk              |    4.541|         |         |         |
my_Master/Stack_Master/R3/clk              |    4.667|         |         |         |
my_Master/Stack_Master/clk                 |    7.649|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Mdelay.Inst_IP_delay/clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
my_Master/HCU_Master/clk                   |    7.246|         |         |         |
my_Master/Mdelay.Inst_IP_delay/Wait_reg/clk|    3.481|         |         |         |
my_Master/Mdelay.Inst_IP_delay/clk         |    5.295|         |         |         |
my_Master/Stack_Master/R0/clk              |    5.304|         |         |         |
my_Master/Stack_Master/R1/clk              |    5.549|         |         |         |
my_Master/Stack_Master/R2/clk              |    5.406|         |         |         |
my_Master/Stack_Master/R3/clk              |    5.532|         |         |         |
my_Master/Stack_Master/clk                 |    8.513|         |         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    2.904|         |         |         |
my_Master/clock|    3.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/R0/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    4.366|         |         |
my_Master/HCU_Master/clk                                  |   12.570|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    4.632|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    4.614|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   12.722|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    4.488|         |         |         |
my_Master/Stack_Master/R0/clk                             |   10.864|         |         |         |
my_Master/Stack_Master/R1/clk                             |   11.109|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.966|         |         |         |
my_Master/Stack_Master/R3/clk                             |   11.092|         |         |         |
my_Master/Stack_Master/clk                                |   14.074|         |         |         |
my_Master/Stack_Master/ram0/clk                           |    2.105|         |         |         |
my_Master/clock                                           |   14.549|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/R1/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    4.366|         |         |
my_Master/HCU_Master/clk                                  |   12.570|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    4.632|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    4.614|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   11.697|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    4.488|         |         |         |
my_Master/Stack_Master/R0/clk                             |   10.864|         |         |         |
my_Master/Stack_Master/R1/clk                             |   11.109|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.966|         |         |         |
my_Master/Stack_Master/R3/clk                             |   11.092|         |         |         |
my_Master/Stack_Master/clk                                |   14.074|         |         |         |
my_Master/Stack_Master/ram1/clk                           |    2.105|         |         |         |
my_Master/clock                                           |   13.525|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/R2/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    4.366|         |         |
my_Master/HCU_Master/clk                                  |   12.570|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    4.632|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    4.614|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   10.073|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    4.488|         |         |         |
my_Master/Stack_Master/R0/clk                             |   10.864|         |         |         |
my_Master/Stack_Master/R1/clk                             |   11.109|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.966|         |         |         |
my_Master/Stack_Master/R3/clk                             |   11.092|         |         |         |
my_Master/Stack_Master/clk                                |   14.074|         |         |         |
my_Master/Stack_Master/ram2/clk                           |    2.105|         |         |         |
my_Master/clock                                           |   11.901|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/R3/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    4.366|         |         |
my_Master/HCU_Master/clk                                  |   12.570|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    4.632|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    4.614|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   11.341|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    4.488|         |         |         |
my_Master/Stack_Master/R0/clk                             |   10.864|         |         |         |
my_Master/Stack_Master/R1/clk                             |   11.109|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.966|         |         |         |
my_Master/Stack_Master/R3/clk                             |   11.092|         |         |         |
my_Master/Stack_Master/clk                                |   14.074|         |         |         |
my_Master/Stack_Master/ram3/clk                           |    2.105|         |         |         |
my_Master/clock                                           |   13.168|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
mclk                              |    3.853|         |         |         |
my_Master/HCU_Master/clk          |    7.825|         |         |         |
my_Master/Mdelay.Inst_IP_delay/clk|    5.051|         |         |         |
my_Master/Stack_Master/clk        |    3.081|         |         |         |
my_Master/clock                   |    6.879|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/ram0/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    3.495|         |         |
my_Master/HCU_Master/clk                                  |   11.699|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    3.761|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    3.742|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   11.402|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    3.616|         |         |         |
my_Master/Stack_Master/R0/clk                             |    9.993|         |         |         |
my_Master/Stack_Master/R1/clk                             |   10.238|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.095|         |         |         |
my_Master/Stack_Master/R3/clk                             |   10.221|         |         |         |
my_Master/Stack_Master/clk                                |   13.203|         |         |         |
my_Master/clock                                           |   13.230|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/ram1/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    3.495|         |         |
my_Master/HCU_Master/clk                                  |   11.699|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    3.761|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    3.742|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   10.377|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    3.616|         |         |         |
my_Master/Stack_Master/R0/clk                             |    9.993|         |         |         |
my_Master/Stack_Master/R1/clk                             |   10.238|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.095|         |         |         |
my_Master/Stack_Master/R3/clk                             |   10.221|         |         |         |
my_Master/Stack_Master/clk                                |   13.203|         |         |         |
my_Master/clock                                           |   12.205|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/ram2/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    3.495|         |         |
my_Master/HCU_Master/clk                                  |   11.699|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    3.761|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    3.742|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |    9.202|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    3.616|         |         |         |
my_Master/Stack_Master/R0/clk                             |    9.993|         |         |         |
my_Master/Stack_Master/R1/clk                             |   10.238|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.095|         |         |         |
my_Master/Stack_Master/R3/clk                             |   10.221|         |         |         |
my_Master/Stack_Master/clk                                |   13.203|         |         |         |
my_Master/clock                                           |   11.030|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/Stack_Master/ram3/clk
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
my_Master/BufSwitch_reg/clk                               |         |    3.495|         |         |
my_Master/HCU_Master/clk                                  |   11.699|         |         |         |
my_Master/MTic.Inst_IP_Tic/Tic_count/clk                  |    3.761|         |         |         |
my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/clk|         |    3.742|         |         |
my_Master/Mdelay.Inst_IP_delay/clk                        |   10.021|         |         |         |
my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk             |    3.616|         |         |         |
my_Master/Stack_Master/R0/clk                             |    9.993|         |         |         |
my_Master/Stack_Master/R1/clk                             |   10.238|         |         |         |
my_Master/Stack_Master/R2/clk                             |   10.095|         |         |         |
my_Master/Stack_Master/R3/clk                             |   10.221|         |         |         |
my_Master/Stack_Master/clk                                |   13.203|         |         |         |
my_Master/clock                                           |   11.848|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_Master/clock
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Inst_debounce4/cclk                |    1.599|         |         |         |
UART_Wrapper/Inst_uart_dispatch/clk|    7.164|         |         |         |
mclk                               |    2.654|         |         |         |
my_Master/HCU_Master/clk           |    5.415|         |         |         |
my_Master/Stack_Master/R0/clk      |    5.724|         |         |         |
my_Master/Stack_Master/R1/clk      |    5.969|         |         |         |
my_Master/Stack_Master/R2/clk      |    5.826|         |         |         |
my_Master/Stack_Master/R3/clk      |    5.952|         |         |         |
my_Master/Stack_Master/clk         |    8.933|         |         |         |
my_Master/clock                    |    5.485|         |         |         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 17.34 secs
 
--> 


Total memory usage is 192104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  165 (   0 filtered)
Number of infos    :  192 (   0 filtered)

