---
layout:     post
title:      Isaria ASPLOS 2024
subtitle:   Automatic Generation of Vectorizing Compilers for Customizable Digital Signal Processors
date:       2025-04-08
author:     Treaseven
header-img: img/bg2.jpg
catalog: true
tags:
    - Digitial signal processing
    - Retargetable compilers
    - Equational logic and rewriting
---

### Motivation
定制高效重写规则是一个十分精致平衡操作，容易陷入局部最优
重写规则对于编译器来说必须是正确的
重写队则必须对应于指令集

### Design

**Phase-oriented rule synthesis**


<img width="1000" height="400" src="../img/post-iraria.png"/>




### Evaluation

<img width="1000" height="800" src="../img/post-isaria-performance.png"/>


<img width="500" height="400" src="../img/post-isaria-timeout.png"/>



### Reference
[Automatic Generation of Vectorizing Compilers for Customizable Digital Signal Processors](https://dl.acm.org/doi/pdf/10.1145/3617232.3624873)