Assembler report for pdm_to_pcm
Wed Nov 27 12:39:15 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Nov 27 12:39:15 2019 ;
; Revision Name         ; pdm_to_pcm                            ;
; Top-level Entity Name ; pdm_to_pcm                            ;
; Family                ; MAX 10                                ;
; Device                ; 10M08SAE144C8G                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------+
; Assembler Encrypted IP Cores Summary             ;
+--------+--------------------------+--------------+
; Vendor ; IP Core Name             ; License Type ;
+--------+--------------------------+--------------+
; Altera ; CIC Compiler (6AF7 00BB) ; Unlicensed   ;
+--------+--------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Nov 27 12:39:14 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning (115005): Unlicensed IP: "CIC Compiler(6AF7 00BB)"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv"
    Warning (115004): Unlicensed encrypted design file: "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
Info (115031): Writing out detailed assembly data for power analysis
Info: Quartus Prime Assembler was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 837 megabytes
    Info: Processing ended: Wed Nov 27 12:39:15 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


