{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 08:30:40 2015 " "Info: Processing started: Mon Sep 28 08:30:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux_2_1_estruc -c Mux_2_1_estruc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux_2_1_estruc -c Mux_2_1_estruc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "c s 10.024 ns Longest " "Info: Longest tpd from source pin \"c\" to destination pin \"s\" is 10.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns c 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'c'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "Mux_2_1_estruc.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.247 ns) + CELL(0.544 ns) 6.664 ns Or_2:conex4\|s~1 2 COMB LCCOMB_X1_Y25_N24 1 " "Info: 2: + IC(5.247 ns) + CELL(0.544 ns) = 6.664 ns; Loc. = LCCOMB_X1_Y25_N24; Fanout = 1; COMB Node = 'Or_2:conex4\|s~1'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { c Or_2:conex4|s~1 } "NODE_NAME" } } { "../Or_2/Or_2.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Or_2/Or_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.840 ns) 10.024 ns s 3 PIN PIN_D4 0 " "Info: 3: + IC(0.520 ns) + CELL(2.840 ns) = 10.024 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 's'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { Or_2:conex4|s~1 s } "NODE_NAME" } } { "Mux_2_1_estruc.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Mux_2_1_estruc/Mux_2_1_estruc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.257 ns ( 42.47 % ) " "Info: Total cell delay = 4.257 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.767 ns ( 57.53 % ) " "Info: Total interconnect delay = 5.767 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "10.024 ns" { c Or_2:conex4|s~1 s } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "10.024 ns" { c {} c~combout {} Or_2:conex4|s~1 {} s {} } { 0.000ns 0.000ns 5.247ns 0.520ns } { 0.000ns 0.873ns 0.544ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 08:30:40 2015 " "Info: Processing ended: Mon Sep 28 08:30:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
