$date
	Tue Feb 11 17:54:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) NS [1:0] $end
$var reg 2 * PS [1:0] $end
$var reg 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
bx )
1$
0#
x"
0!
$end
#5
1#
#10
b1 )
0#
0"
0$
#15
b1 *
1#
#20
b10 )
0#
1"
#25
b11 )
b10 *
1#
#30
0#
#35
b11 *
1#
#40
1!
b1 )
0#
0"
#45
0!
b1 *
1#
#50
0#
#55
1#
#60
b10 )
0#
1"
#65
b11 )
b10 *
1#
#70
0#
#75
b11 *
1#
#80
1!
b1 )
0#
0"
#85
0!
b1 *
1#
#90
0#
