Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 36f29354a6e7439e9c07ae4b931e0094 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_encryption_behav xil_defaultlib.sim_encryption xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sim_1/new/sim_encryption.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port n [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port e [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:145]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port data_in [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(TICK_OUT_FREQ_HZ=1)
Compiling module xil_defaultlib.clk_divider(TICK_OUT_FREQ_HZ=10)
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.Plaintext_ROM
Compiling module xil_defaultlib.encrpytion
Compiling module xil_defaultlib.PushButton_Left
Compiling module xil_defaultlib.PushButton_Up
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.PushButton_Right
Compiling module xil_defaultlib.C_RAM_control
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.Ciphertext_RAM
Compiling module xil_defaultlib.display_control
Compiling module xil_defaultlib.Digit
Compiling module xil_defaultlib.sevensegment(RESET_POLARITY_LOW=...
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_encryption
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_encryption_behav
