0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/dmux.v,1632480035,verilog,,,,dmux,,,,,,,,
