static int\r\nF_1 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = V_2 . V_3 / F_2 ( 1 ) ;\r\nV_4 [ 0 ] . V_1 = V_1 ;\r\nV_5 -> V_6 = ( void * ) & V_4 [ 0 ] ;\r\nreturn V_1 ;\r\n}\r\nstatic int\r\nF_3 ( void )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nV_5 -> V_9 = V_8 -> V_10 ;\r\nV_5 -> V_11 = V_8 -> V_12 ;\r\nV_5 -> V_13 = F_4 ( V_8 -> V_14 + V_8 -> V_12 + V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_5 ( struct V_16 * V_17 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nF_6 ( V_8 -> V_10 | F_7 ( V_8 -> V_3 ) , V_8 -> V_18 + V_19 ) ;\r\nF_8 ( V_8 -> V_18 + V_19 ) ;\r\n}\r\nstatic int\r\nF_9 ( struct V_20 * V_21 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nint V_22 ;\r\nfor ( V_22 = 0 ; V_22 < V_8 -> V_23 ; V_22 ++ ) {\r\nV_8 -> V_24 [ V_22 ] = ( unsigned long ) V_5 -> V_25 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_20 * V_21 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nV_8 -> V_24 [ 0 ] = V_26 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_11 ( struct V_16 * V_17 , T_1 V_27 , int type )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nint V_22 , V_28 ;\r\nT_1 V_29 , V_30 ;\r\nint V_31 ;\r\nif ( type != 0 || V_17 -> type != 0 ) {\r\nreturn - V_32 ;\r\n}\r\nV_30 = V_8 -> V_33 * V_27 ;\r\nV_31 = V_8 -> V_33 * V_17 -> V_34 ;\r\nif ( ( V_30 + V_31 ) > V_8 -> V_23 ) {\r\nreturn - V_32 ;\r\n}\r\nV_29 = V_30 ;\r\nwhile ( V_29 < ( V_30 + V_31 ) ) {\r\nif ( V_8 -> V_24 [ V_29 ] )\r\nreturn - V_35 ;\r\nV_29 ++ ;\r\n}\r\nif ( ! V_17 -> V_36 ) {\r\nF_12 () ;\r\nV_17 -> V_36 = true ;\r\n}\r\nfor ( V_22 = 0 , V_29 = V_30 ; V_22 < V_17 -> V_34 ; V_22 ++ ) {\r\nunsigned long V_37 ;\r\nV_37 = F_13 ( V_17 -> V_38 [ V_22 ] ) ;\r\nfor ( V_28 = 0 ;\r\nV_28 < V_8 -> V_33 ;\r\nV_28 ++ , V_29 ++ , V_37 += V_8 -> V_39 ) {\r\nV_8 -> V_24 [ V_29 ] =\r\nF_14 ( V_5 ,\r\nV_37 , type ) ;\r\n}\r\n}\r\nV_5 -> V_40 -> V_41 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_15 ( struct V_16 * V_17 , T_1 V_27 , int type )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nint V_22 , V_30 , V_31 ;\r\nif ( type != 0 || V_17 -> type != 0 ) {\r\nreturn - V_32 ;\r\n}\r\nV_30 = V_8 -> V_33 * V_27 ;\r\nV_31 = V_8 -> V_33 * V_17 -> V_34 ;\r\nfor ( V_22 = V_30 ; V_22 < V_31 + V_30 ; V_22 ++ ) {\r\nV_8 -> V_24 [ V_22 ] = V_5 -> V_25 ;\r\n}\r\nV_5 -> V_40 -> V_41 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long\r\nF_14 ( struct V_20 * V_21 , T_2 V_42 ,\r\nint type )\r\n{\r\nreturn V_43 | V_42 ;\r\n}\r\nstatic void\r\nF_16 ( struct V_20 * V_21 , T_3 V_13 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nT_3 V_44 ;\r\nV_44 = F_4 ( V_8 -> V_14 + V_8 -> V_12 + V_15 ) ;\r\nV_44 = F_17 ( V_21 , V_13 , V_44 ) ;\r\nV_44 |= 0x00000100 ;\r\nF_18 ( V_44 , V_8 -> V_14 + V_8 -> V_12 + V_45 ) ;\r\nF_19 ( V_44 , ( V_13 & V_46 ) != 0 ) ;\r\n}\r\nstatic int T_4\r\nF_20 ( void T_5 * V_18 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nT_6 V_47 , * V_48 , V_49 ;\r\nint V_50 ;\r\nF_21 (KERN_INFO DRVPFX L_1 ) ;\r\nV_8 -> V_18 = V_18 ;\r\nV_49 = F_8 ( V_8 -> V_18 + V_51 ) ;\r\nswitch ( V_49 ) {\r\ncase 0 : V_50 = 12 ; break;\r\ncase 1 : V_50 = 13 ; break;\r\ncase 2 : V_50 = 14 ; break;\r\ncase 3 : V_50 = 16 ; break;\r\ndefault:\r\nF_21 (KERN_ERR DRVPFX L_2\r\nL_3 , io_tlb_ps) ;\r\nV_8 -> V_24 = NULL ;\r\nV_8 -> V_23 = 0 ;\r\nreturn - V_52 ;\r\n}\r\nV_8 -> V_39 = 1 << V_50 ;\r\nV_8 -> V_33 = V_53 / V_8 -> V_39 ;\r\nV_47 = F_8 ( V_8 -> V_18 + V_54 ) & ~ 0x1 ;\r\nV_8 -> V_10 = V_47 + V_55 - V_56 ;\r\nV_8 -> V_3 = V_56 ;\r\nV_8 -> V_23 = V_8 -> V_3 / V_8 -> V_39 ;\r\nV_48 = F_22 ( F_8 ( V_8 -> V_18 + V_57 ) ) ;\r\nV_8 -> V_24 = & V_48 [ ( V_55 / 2 ) >> V_58 ] ;\r\nif ( V_8 -> V_24 [ 0 ] != V_26 ) {\r\nV_8 -> V_24 = NULL ;\r\nV_8 -> V_23 = 0 ;\r\nF_21 (KERN_ERR DRVPFX L_4\r\nL_5 ) ;\r\nreturn - V_52 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_23 ( int V_59 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nT_7 V_60 ;\r\nT_8 V_61 , V_62 ;\r\nint V_63 = 48 ;\r\nV_60 = F_24 ( V_8 -> V_14 + V_64 ) ;\r\nif ( ! ( V_60 & V_65 ) )\r\nreturn 0 ;\r\nV_61 = F_25 ( V_8 -> V_14 + V_66 ) ;\r\nwhile ( V_63 -- && V_61 >= 0x40 ) {\r\nV_61 &= ~ 3 ;\r\nV_62 = F_25 ( V_8 -> V_14 + V_61 + V_67 ) ;\r\nif ( V_62 == 0xff )\r\nbreak;\r\nif ( V_62 == V_59 )\r\nreturn V_61 ;\r\nV_61 = F_25 ( V_8 -> V_14 + V_61 + V_68 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_4\r\nF_26 ( void T_5 * V_69 )\r\n{\r\nstruct V_7 * V_8 = & V_2 ;\r\nint V_59 ;\r\nV_8 -> V_14 = V_69 ;\r\nV_8 -> V_12 = F_23 ( V_70 ) ;\r\nV_59 = F_4 ( V_69 + V_8 -> V_12 ) & 0xff ;\r\nif ( V_59 != V_70 ) {\r\nF_21 (KERN_ERR DRVPFX L_6 ,\r\ncap, info->lba_cap_offset) ;\r\nreturn - V_52 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_4\r\nF_27 ( void T_5 * V_71 , void T_5 * V_69 )\r\n{\r\nstruct V_72 * V_73 = NULL ;\r\nstruct V_20 * V_21 ;\r\nint error = 0 ;\r\nV_73 = F_28 () ;\r\nif ( ! V_73 ) {\r\nerror = - V_74 ;\r\ngoto V_75;\r\n}\r\nerror = F_20 ( V_71 ) ;\r\nif ( error )\r\ngoto V_75;\r\nerror = F_26 ( V_69 ) ;\r\nif ( error )\r\ngoto V_75;\r\nV_21 = F_29 () ;\r\nif ( ! V_21 ) {\r\nerror = - V_74 ;\r\ngoto V_75;\r\n}\r\nV_21 -> V_40 = & V_76 ;\r\nV_73 -> V_77 = V_78 ;\r\nV_73 -> V_79 = V_80 ;\r\nV_21 -> V_81 = V_73 ;\r\nerror = F_30 ( V_21 ) ;\r\nif ( error )\r\ngoto V_75;\r\nreturn 0 ;\r\nV_75:\r\nF_31 ( V_73 ) ;\r\nreturn error ;\r\n}\r\nstatic int\r\nF_32 ( struct V_79 * V_81 , void * V_82 )\r\n{\r\nstruct V_83 * * V_84 = V_82 ;\r\nstruct V_83 * V_85 = F_33 ( V_81 ) ;\r\nif ( F_34 ( V_85 ) )\r\n* V_84 = V_85 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_35 ( void )\r\n{\r\nextern struct V_86 * V_87 ;\r\nint V_88 = - 1 ;\r\nstruct V_83 * V_89 = NULL , * V_84 = NULL ;\r\nstruct V_90 * V_91 = NULL ;\r\nif ( ! V_87 )\r\ngoto V_92;\r\nV_89 = V_87 -> V_81 ;\r\nif ( ! F_36 ( V_89 ) ) {\r\nF_21 (KERN_INFO DRVPFX L_7 ) ;\r\ngoto V_92;\r\n}\r\nF_37 ( & V_89 -> V_81 , & V_84 , F_32 ) ;\r\nif ( ! V_84 ) {\r\nF_21 (KERN_INFO DRVPFX L_8 ) ;\r\ngoto V_92;\r\n}\r\nV_91 = F_38 ( V_84 ) ;\r\nF_27 ( V_87 -> V_93 [ 0 ] . V_71 , V_91 -> V_94 . V_95 ) ;\r\nreturn 0 ;\r\nV_92:\r\nreturn V_88 ;\r\n}
