Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 12:21:15 2019
| Host         : DESKTOP-9SIE6QA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|    16+ |           42 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           34 |
| No           | No                    | Yes                    |              52 |            8 |
| No           | Yes                   | No                     |              80 |           25 |
| Yes          | No                    | No                     |             138 |           30 |
| Yes          | No                    | Yes                    |            2134 |          495 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------+--------------------------+------------------+----------------+
|            Clock Signal            |                                      Enable Signal                                      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------------------------------------------+--------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1           |                                                                                         | segc/seg_sel_reg[3]_0[0] |                1 |              2 |
|  clk_wiz_0/inst/clk_out1           |                                                                                         | segc/seg_sel[7]_i_1_n_1  |                1 |              2 |
|  ALU/control/PC_reg[9]             |                                                                                         |                          |                1 |              2 |
|  cpuclk_BUFG                       |                                                                                         | rst_IBUF                 |                1 |              2 |
|  clk_wiz_0/inst/clk_out1           |                                                                                         | segc/seg_sel_reg[3]_0[2] |                1 |              4 |
|  ALU/control/ALUctr_reg[2]_i_2_n_1 |                                                                                         |                          |                1 |              6 |
|  clk_wiz_0/inst/clk_out1           |                                                                                         |                          |                1 |              8 |
|  clk_wiz_0/inst/clk_out1           |                                                                                         | segc/seg_sel_reg[3]_0[1] |                2 |              8 |
|  cpuclk_BUFG                       | ALU/E[1]                                                                                | rst_IBUF                 |                1 |              8 |
|  cpuclk_BUFG                       | current_state[3]_i_1_n_1                                                                | rst_IBUF                 |                3 |              8 |
|  clk_wiz_0/inst/clk_out1           | DDU_addr[7]_i_1_n_1                                                                     | rst_IBUF                 |                3 |             16 |
|  clk_wiz_0/inst/clk_out1           |                                                                                         | rst_IBUF                 |                7 |             50 |
|  cpuclk_BUFG                       | ALU/E[0]                                                                                | rst_IBUF                 |               11 |             54 |
|  cpuclk_BUFG                       | ALU/shift_left2_reg[31][0]                                                              |                          |                9 |             62 |
|  n_0_1919_BUFG                     |                                                                                         | rst_IBUF                 |               20 |             64 |
|  IorD_BUFG                         |                                                                                         |                          |               18 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[11]0                                                               | rst_IBUF                 |               14 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[14]0                                                               | rst_IBUF                 |               14 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[17]0                                                               | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register[31][31]_i_1_n_1                                                        | rst_IBUF                 |               12 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[15]0                                                               | rst_IBUF                 |               17 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[10]0                                                               | rst_IBUF                 |               11 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[13]0                                                               | rst_IBUF                 |               14 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[18]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[20]0                                                               | rst_IBUF                 |               13 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[22]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[19]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[21]0                                                               | rst_IBUF                 |               12 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[25]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[24]0                                                               | rst_IBUF                 |               21 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[26]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[27]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[28]0                                                               | rst_IBUF                 |               15 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[29]0                                                               | rst_IBUF                 |               14 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[16]0                                                               | rst_IBUF                 |               19 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[0]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[1]0                                                                | rst_IBUF                 |               14 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[23]0                                                               | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[12]0                                                               | rst_IBUF                 |               12 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[7]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[8]0                                                                | rst_IBUF                 |               11 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[9]0                                                                | rst_IBUF                 |               21 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[2]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[5]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[6]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[30]0                                                               | rst_IBUF                 |               12 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[4]0                                                                | rst_IBUF                 |               16 |             64 |
|  cpuclk_BUFG                       | REGFILE/register_reg[3]0                                                                | rst_IBUF                 |               13 |             64 |
|  cpuclk_BUFG                       |                                                                                         |                          |               13 |             66 |
|  cpuclk_BUFG                       | IR[31]_i_1_n_1                                                                          |                          |               21 |             76 |
|  cpuclk_BUFG                       | memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                          |               32 |            256 |
|  cpuclk_BUFG                       | memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                          |               32 |            256 |
+------------------------------------+-----------------------------------------------------------------------------------------+--------------------------+------------------+----------------+


