
SIMULATION REPORT          Generated on Tue Oct 03 15:40:54 2023


Design simulated: C:/Git/zahapat/fpga-tools-qc/simulator/unisim.top_gflow_tb(sim)
Number of signals/nets in design: 2043
Number of processes in design: 214
Number of instances from user libraries in design: 68
Number of executable statements in design: 39701

Simulator Parameters:

    Current directory: C:/Git/zahapat/fpga-tools-qc/simulator
    Project file: C:/Git/zahapat/fpga-tools-qc/simulator/project.mpf
    Project root directory: .
    Simulation time resolution: 1ps

List of Design units used:

    Package Body: vpkg
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_VPKG.vhd
    Occurrences: 1

    Package Body: vital_primitives
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/prmtvs_b_2000.vhd
    Occurrences: 1

    Package Body: vital_timing
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/timing_b_2000.vhd
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/vital2000/timing_p_2000.vhd
    Occurrences: 1

    Package: vcomponents
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_VCOMP.vhd
    Occurrences: 1

    Package Body: types_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/proj_specific_sim/types_pack_tb.vhd
    Occurrences: 1

    Package Body: print_list_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/print_list_pack_tb.vhd
    Occurrences: 1

    Package Body: std_logic_textio
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/synopsys/std_logic_textio.vhd
    Occurrences: 1

    Package: list_string_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_string_pack_tb.vhd
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_pack_tb.vhd
    Occurrences: 1

    Package Body: list_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/sim_tools/list_pack_tb.vhd
    Occurrences: 1

    Package Body: const_pack_tb
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/proj_specific_sim/const_pack_tb.vhd
    Occurrences: 1

    Package Body: ti_vvc_framework_support_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_vvc_framework/sim/uvvm_vvc_framework
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_vvc_framework/script/../src/ti_vvc_framework_support_pkg.vhd
    Occurrences: 1

    Package Body: ti_protected_types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_vvc_framework/sim/uvvm_vvc_framework
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_vvc_framework/script/../src/ti_protected_types_pkg.vhd
    Occurrences: 1

    Package Body: func_cov_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/func_cov_pkg.vhd
    Occurrences: 1

    Package Body: rand_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/rand_pkg.vhd
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/generic_queue_pkg.vhd
    Occurrences: 1

    Package Body: generic_queue_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/generic_queue_pkg.vhd
    Occurrences: 1

    Package Body: bfm_common_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/bfm_common_pkg.vhd
    Occurrences: 1

    Package Body: methods_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/methods_pkg.vhd
    Occurrences: 1

    Package Body: alert_hierarchy_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/alert_hierarchy_pkg.vhd
    Occurrences: 1

    Package Body: license_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/license_pkg.vhd
    Occurrences: 1

    Package Body: hierarchy_linked_list_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/hierarchy_linked_list_pkg.vhd
    Occurrences: 1

    Package: global_signals_and_shared_variables_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/global_signals_and_shared_variables_pkg.vhd
    Occurrences: 1

    Package Body: protected_types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/protected_types_pkg.vhd
    Occurrences: 1

    Package Body: string_methods_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/string_methods_pkg.vhd
    Occurrences: 1

    Package Body: adaptations_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/adaptations_pkg.vhd
    Occurrences: 1

    Package Body: types_pkg
    Library: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/uvvm_util/sim/uvvm_util
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/uvvm/script/../uvvm_util/script/../src/types_pkg.vhd
    Occurrences: 1

    Package Body: signals_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/proj_specific_src/signals_pack.vhd
    Occurrences: 1

    Package Body: types_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/proj_specific_src/types_pack.vhd
    Occurrences: 1

    Package Body: const_pack
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/packages/proj_specific_src/const_pack.vhd
    Occurrences: 1

    Package Body: env
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/env.vhd
    Occurrences: 1

    Package Body: math_real
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/1076-2code.vhd
    Occurrences: 1

    Package Body: numeric_std
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/mti_numeric_std.vhd
    Occurrences: 1

    Package Body: std_logic_1164
    Library: C:/intelFPGA/20.1/modelsim_ase/ieee
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/ieee/stdlogic.vhd
    Occurrences: 1

    Package Body: textio
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/textio.vhd
    Occurrences: 1

    Package: standard
    Library: C:/intelFPGA/20.1/modelsim_ase/std
    Source File: C:/intelFPGA/20.1/modelsim_ase/win32aloem/../vhdl_src/std/standard.vhd
    Occurrences: 1

    Entity: top_gflow_tb , acc : <novopt>
    Architecture: sim
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/top_gflow/sim/top_gflow_tb.vhd
    Occurrences: 1

    Entity: top_gflow , acc : <novopt>
    Architecture: str
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/top_gflow/hdl/top_gflow.vhd
    Occurrences: 1

    Entity: ok_usb_32b_fifo_ctrl , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/ok_usb_32b_fifo_ctrl/hdl/ok_usb_32b_fifo_ctrl.vhd
    Occurrences: 1

    Entity: lfsr_inemul , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/lfsr_inemul/hdl/lfsr_inemul.vhd
    Occurrences: 2

    Entity: reset , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/reset/hdl/reset.vhd
    Occurrences: 1

    Entity: qubit_deskew , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/qubit_deskew/hdl/qubit_deskew.vhd
    Occurrences: 8

    Entity: nff_cdcc , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/nff_cdcc/hdl/nff_cdcc.vhd
    Occurrences: 8

    Entity: fsm_gflow , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/fsm_gflow/hdl/fsm_gflow.vhd
    Occurrences: 1

    Entity: lfsr_bitgen , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/lfsr_bitgen/hdl/lfsr_bitgen.vhd
    Occurrences: 1

    Entity: alu_gflow , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/alu_gflow/hdl/alu_gflow.vhd
    Occurrences: 1

    Entity: pulse_gen , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/pulse_gen/hdl/pulse_gen.vhd
    Occurrences: 1

    Entity: xilinx_obufs , acc : <novopt>
    Architecture: rtl
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Git/zahapat/fpga-tools-qc/modules/xilinx_obufs/hdl/xilinx_obufs.vhd
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/unisim_VCOMP.vhd
    Occurrences: 1

    Entity: fdre , acc : <novopt>
    Architecture: fdre_v
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/FDRE.vhd
    Occurrences: 1

    Entity: obuf , acc : <novopt>
    Architecture: obuf_v
    Library: C:/Git/zahapat/fpga-tools-qc/simulator/unisim
    Source File: C:/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/OBUF.vhd
    Occurrences: 1

