/* Automatically generated by
	CCodeGenerator VMMaker.oscog-eem.3445 uuid: bf34d535-d388-48bb-b497-6a6661b81d9a
   from
	StackToRegisterMappingCogit VMMaker.oscog-eem.3445 uuid: bf34d535-d388-48bb-b497-6a6661b81d9a
 */
static char __buildInfo[] = "StackToRegisterMappingCogit VMMaker.oscog-eem.3445 uuid: bf34d535-d388-48bb-b497-6a6661b81d9a " __DATE__ ;
char *__cogitBuildInfo = __buildInfo;



#include "sqConfig.h"
#include <stddef.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "sqPlatformSpecific.h"
#include "sqMemoryAccess.h"
#include "sqCogStackAlignment.h"
#include "dispdbg.h"
#include "cogmethod.h"
#if COGMTVM
#include "cointerpmt.h"
#else
#include "cointerp.h"
#endif
#include "cogit.h"


/*** Constants ***/
#define ABICalleeSavedRegisterMask 0xCF0
#define ABICallerSavedRegisterMask 0x120F
#define ABIResultReg 0
#define ABIResultRegHigh 1
#define AddCqR 106
#define AddCqRR 123
#define AddCwR 114
#define AddcCqR 120
#define AddcRR 119
#define AddOpcode 4
#define AddRdRd 132
#define AddRR 100
#define AddRRR 126
#define AddRsRs 139
#define AL 14
#define AlignmentNops 3
#define AltBlockCreationBytecodeSize 3
#define AltFirstSpecialSelector 96
#define AltNumSpecialSelectors 32
#define AndCqR 108
#define AndCqRR 124
#define AndCwR 116
#define AndOpcode 0
#define AndRR 102
#define AnnotationShift 5
#define Arg0Reg 3
#define Arg1Reg 4
#define ArithmeticShiftRightCqR 91
#define ArithmeticShiftRightCqRR 128
#define ArithmeticShiftRightRR 92
#define BadRegisterSet 1
#define BicOpcode 14
#define BlockCreationBytecodeSize 4
#define BytecodeSetHasDirectedSuperSend 1
#define CArg0Reg 0
#define CArg1Reg 1
#define CArg2Reg 2
#define CArg3Reg 3
#define Call 6
#define CallerSavedRegisterMask 0xC
#define CallFull 7
#define CallR 8
#define CC 3
#if !defined(CheckRememberedInTrampoline) /* Allow this to be overridden on the compiler command line */
# define CheckRememberedInTrampoline 0
#endif
#define ClassArray 7
#define ClassArrayCompactIndex 51
#define ClassBlockClosureCompactIndex 37
#define ClassFloatCompactIndex 34
#define ClassFullBlockClosureCompactIndex 38
#define ClassLargeNegativeInteger 42
#define ClassLargePositiveInteger 13
#define ClassLargePositiveIntegerCompactIndex 33
#define ClassMethodContextCompactIndex 36
#define ClassPointCompactIndex 54
#define ClassReg 2
#define ClosureFirstCopiedValueIndex 3
#define ClosureIndex 4
#define ClosureNumArgsIndex 2
#define ClosureOuterContextIndex 0
#define ClosureStartPCIndex 1
#define ClzRR 157
#define CMBlock 4
#define CMClosedPIC 2
#define CMFree 1
#define CMMaxUsageCount 7
#define CMMethod 5
#define CMMethodFlaggedForBecome 6
#define CMOpenPIC 3
#define CMPSMULL 167
#define CmpC32R 113
#define CmpCqR 105
#define CmpCwR 112
#define CmpNotOpcode 11
#define CmpOpcode 10
#define CmpRdRd 131
#define CmpRR 99
#define CmpRsRs 138
#define CompletePrimitive 4
#define ConcreteIPReg 12
#define ConcreteVarBaseReg 10
#define ConstZero 1
#define ConvertRdR 146
#define ConvertRdRs 148
#define ConvertRRd 145
#define ConvertRRs 150
#define ConvertRsR 149
#define ConvertRsRd 147
#define CS 2
#if !defined(Debug) /* Allow this to be overridden on the compiler command line */
# define Debug DEBUGVM
#endif
#define DisplacementMask 0x1F
#define DisplacementX2N 0
#define DivRdRd 135
#define DivRsRs 142
#define DPFPReg0 0
#define DPFPReg1 1
#define DPFPReg2 2
#define DPFPReg3 3
#define DPFPReg4 4
#define DPFPReg5 5
#define DPFPReg6 6
#define DPFPReg7 7
#define EncounteredUnknownBytecode -6
#define EQ 0
#define Extra0Reg 7
#define Extra1Reg 8
#define Extra2Reg 9
#define Fill32 4
#define FirstAnnotation 64
#define FirstJump 12
#define FirstSpecialSelector 176
#define FoxCallerSavedIP 4
#define FoxIFSavedIP -16
#define FoxMethod -4
#define FoxMFReceiver -12
#define FoxSavedFP 0
#define FoxThisContext -8
#define FPReg 11
#define FullClosureCompiledBlockIndex 1
#define FullClosureFirstCopiedValueIndex 4
#define FullClosureReceiverIndex 3
#define GCModeBecome 8
#define GCModeFull 1
#define GCModeNewSpace 2
#define GE 10
#define GT 12
#define HasBytecodePC 5
#define HashMultiplyConstant 1664525
#define HashMultiplyMask 0xFFFFFFF
#define HeaderIndex 0
#define HI 8
#if !defined(IMMUTABILITY) /* Allow this to be overridden on the compiler command line */
# define IMMUTABILITY 1
#endif
#define InFullBlock 2
#define InstanceSpecificationIndex 2
#define InstructionPointerIndex 1
#define InsufficientCodeSpace -2
#define InVanillaBlock 1
#define IsAbsPCReference 3
#define IsAnnotationExtension 1
#define IsDirectedSuperBindingSend 10
#define IsDirectedSuperSend 9
#define IsDisplacementX2N 0
#define IsNSDynamicSuperSend null
#define IsNSSelfSend null
#define IsNSSendCall null
#define IsObjectReference 2
#define IsRelativeCall 4
#define IsSendCall 7
#define IsSuperSend 8
#define Jump 16
#define JumpAbove 33
#define JumpAboveOrEqual 32
#define JumpBelow 31
#define JumpBelowOrEqual 34
#define JumpCarry 25
#define JumpFPEqual 35
#define JumpFPGreater 39
#define JumpFPGreaterOrEqual 40
#define JumpFPLess 37
#define JumpFPLessOrEqual 38
#define JumpFPNotEqual 36
#define JumpFPOrdered 41
#define JumpFPUnordered 42
#define JumpFull 12
#define JumpGreater 29
#define JumpGreaterOrEqual 28
#define JumpLess 27
#define JumpLessOrEqual 30
#define JumpLong 13
#define JumpLongNonZero 15
#define JumpLongZero 14
#define JumpNegative 19
#define JumpNoCarry 26
#define JumpNonNegative 20
#define JumpNonZero 18
#define JumpNoOverflow 22
#define JumpOverflow 21
#define JumpR 10
#define JumpZero 17
#define Label 1
#define LargeContextSlots 62
#define LastJump 42
#define LE 13
#define LinkReg 14
#define Literal 2
#define LoadEffectiveAddressMwrR 88
#define LogicalShiftLeftCqR 95
#define LogicalShiftLeftCqRR 129
#define LogicalShiftLeftRR 96
#define LogicalShiftRightCqR 93
#define LogicalShiftRightCqRR 130
#define LogicalShiftRightRR 94
#define LowcodeContextMark 60
#define LR 14
#define LS 9
#define LT 11
#define MapEnd 0
#define MaxCompiledPrimitiveIndex 582
#define MaxCPICCases 6
#define MaxMethodSize 65535
#define MaxNegativeErrorCode -8
#define MaxStackAllocSize 1572864
#define MaxStackCheckOffset 0xFFF
#define MaxX2NDisplacement 992
#define MethodCacheClass 2
#define MethodCacheMask 0xFFC
#define MethodCacheMethod 3
#define MethodCacheSelector 1
#define MethodIndex 3
#define MethodTooBig -4
#define MFMethodFlagHasContextFlag 1
#define MFMethodFlagIsBlockFlag 2
#define MI 4
#define MoveAbR 48
#define MoveAwR 44
#define MoveC32R 71
#define MoveCqR 69
#define MoveCwR 70
#define MoveM16rR 57
#define MoveM32rR 61
#define MoveM32rRs 78
#define MoveM64rRd 75
#define MoveM8rR 54
#define MoveMbrR 65
#define MoveMwrR 50
#define MoveNotOpcode 15
#define MoveOpcode 13
#define MovePerfCnt64RRL 158
#define MoveRAb 49
#define MoveRAw 46
#define MoveRdM64r 76
#define MoveRdRd 74
#define MoveRM16r 58
#define MoveRM32r 62
#define MoveRM8r 56
#define MoveRMbr 66
#define MoveRMwr 51
#define MoveRR 43
#define MoveRsM32r 79
#define MoveRsRs 77
#define MoveRXbrR 68
#define MoveRXwrR 53
#define MoveXbrRR 67
#define MoveXwrRR 52
#define MSR 161
#define MulRdRd 134
#define MulRsRs 141
#define NativePopR 84
#define NativePushR 85
#define NativeRetN 86
#define NativeSPReg 13
#define NE 1
#define NeedsMergeFixupFlag 2
#define NeedsNonMergeFixupFlag 1
#define NegateR 89
#define Nop 5
#define NoReg -1
#define NotFullyInitialized -1
#define NotR 90
#define NumObjRefsInRuntime 0
#define NumOopsPerNSC 6
#define NumSendTrampolines 4
#define NumSpecialSelectors 32
#define NumStoreTrampolines 5
#define NumTrampolines (84 + (IMMUTABILITY ? 5 : 0))
#define OrCqR 109
#define OrCqRR 125
#define OrCwR 117
#define OrOpcode 12
#define OrRR 103
#define PC 15
#define PCReg 15
#define PL 5
#define PopLDM 163
#define PopR 80
#define PrefetchAw 87
#define PrimCallCollectsProfileSamples 16
#define PrimCallIsExternalCall 32
#define PrimCallMayEndureCodeCompaction 8
#define PrimCallNeedsNewMethod 4
#define PrimCallOnSmalltalkStack 1
#define PrimCallOnSmalltalkStackAlign2x 2
#define PrimNumberExternalCall 117
#define PrimNumberFFICall 120
#define PushCq 82
#define PushCw 83
#define PushR 81
#define PushSTM 164
#define ReceiverIndex 5
#define ReceiverResultReg 5
#define RetN 9
#define RISCTempReg 12
#define RsbOpcode 3
#define SelectorCannotInterpret 34
#define SelectorDoesNotUnderstand 20
#define SenderIndex 0
#define SendNumArgsReg 6
#define ShouldNotJIT -8
#define SistaV1BytecodeSet 1
#define SMULL 160
#define SmallContextSlots 22
#define SP 13
#define SPReg 13
#define SqrtRd 136
#define SqrtRs 143
#define SSBaseOffset 1
#define SSConstant 2
#define SSConstantFloat32 15
#define SSConstantFloat64 16
#define SSConstantInt32 13
#define SSConstantInt64 14
#define SSConstantNativePointer 17
#define SSNativeRegister 5
#define SSRegister 3
#define SSRegisterDoubleFloat 7
#define SSRegisterPair 6
#define SSRegisterSingleFloat 8
#define SSSpill 4
#define SSSpillFloat32 11
#define SSSpillFloat64 12
#define SSSpillInt64 10
#define SSSpillNative 9
#define StackPointerIndex 2
#define Stop 11
#define SubbRR 121
#define SubCqR 107
#define SubCwR 115
#define SubOpcode 2
#define SubRdRd 133
#define SubRR 101
#define SubRRR 127
#define SubRsRs 140
#define TempReg 0
#define TstCqR 110
#define TstOpcode 8
#define UnfailingPrimitive 3
#define UnimplementedPrimitive -7
#define ValueIndex 1
#define VarBaseReg 10
#define VC 7
#define VS 6
#define XorCqR 111
#define XorCwR 118
#define XorOpcode 1
#define XorRdRd 137
#define XorRR 104
#define XorRsRs 144
#define YoungSelectorInPIC -5
#define ZeroExtend16RR 155
#define ZeroExtend32RR 156
#define ZeroExtend8RR 154

typedef struct _AbstractInstruction {
	unsigned char	opcode;
	unsigned char	machineCodeSize;
	unsigned char	maxSize;
	unsigned char	annotation;
	unsigned char	conditionOrNil;
	unsigned int		machineCode[2];
	usqInt		operands[3];
	usqInt	address;
	struct _AbstractInstruction *dependent;
 } AbstractInstruction;

#define CogOutOfLineLiteralsARMCompiler AbstractInstruction
#define CogARMCompiler AbstractInstruction
#define CogAbstractInstruction AbstractInstruction


typedef struct {
	AbstractInstruction *fakeHeader;
	AbstractInstruction *fillInstruction;
	sqInt	numArgs;
	sqInt	numCopied;
	sqInt	numInitialNils;
	sqInt	startpc;
	AbstractInstruction *entryLabel;
	AbstractInstruction *stackCheckLabel;
	sqInt	span;
	sqInt	hasInstVarRef;
 } BlockStart;

#define CogBlockStart BlockStart


typedef struct _BytecodeDescriptor {
	sqInt (*generator)(void);
	sqInt NoDbgRegParms (*spanFunction)(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt);
	sqInt NoDbgRegParms (*needsFrameFunction)(sqInt);
	signed char	stackDelta;
	unsigned char	opcode;
	unsigned char	numBytes;
	unsigned		isBranchTrue : 1;
	unsigned		isBranchFalse : 1;
	unsigned		isReturn : 1;
	unsigned		isBlockCreation : 1;
	unsigned		isMapped : 1;
	unsigned		isMappedInBlock : 1;
	unsigned		isExtension : 1;
	unsigned		isInstVarRef : 1;
	unsigned		is1ByteInstVarStore : 1;
	unsigned		hasUnsafeJump : 1;
 } BytecodeDescriptor;

#define CogBytecodeDescriptor BytecodeDescriptor


typedef struct {
	sqInt (*primitiveGenerator)(void);
	sqInt	primNumArgs;
 } PrimitiveDescriptor;

#define CogPrimitiveDescriptor PrimitiveDescriptor


typedef struct {
	char	type;
	char	spilled;
	signed char	liveRegister;
	signed char	registerr;
	sqInt	offset;
	sqInt	constant;
	sqInt	bcptr;
 } SimStackEntry;

#define CogSimStackEntry SimStackEntry


typedef struct {
	AbstractInstruction *targetInstruction;
	unsigned char	simStackPtr;
	char	isTargetOfBackwardBranch;
	unsigned short	instructionIndex;
	short	simNativeStackPtr;
	unsigned short	simNativeStackSize;
 } BytecodeFixup;

#define CogSSBytecodeFixup BytecodeFixup
#define CogBytecodeFixup BytecodeFixup


typedef struct {
	sqInt	isReceiverResultRegLive;
	CogSimStackEntry *ssEntry;
 } CogSSOptStatus;


typedef struct {
	char	type;
	char	spilled;
	sqInt	registerr;
	sqInt	registerSecond;
	sqInt	offset;
	sqInt	constant;
	sqInt	constantInt32;
	sqLong	constantInt64;
	float	constantFloat32;
	double	constantFloat64;
	sqInt	constantNativePointer;
	sqInt	bcptr;
 } CogSimStackNativeEntry;



/*** Function Prototypes ***/


#if !PRODUCTION && defined(PlatformNoDbgRegParms)
# define NoDbgRegParms PlatformNoDbgRegParms
#endif

#if !defined(NoDbgRegParms)
# define NoDbgRegParms /*empty*/
#endif



#if !defined(NeverInline)
# define NeverInline /*empty*/
#endif

static NoDbgRegParms AbstractInstruction * addDependent(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *anInstruction);
static NoDbgRegParms sqInt availableFloatRegisterOrNoneFor(AbstractInstruction *self_in_CogAbstractInstruction, sqInt liveRegsMask);
static NoDbgRegParms AbstractInstruction * cloneLiteralFrom(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *existingLiteral);
static NoDbgRegParms sqInt genLoadCStackPointer(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms sqInt genLoadCStackPointers(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms sqInt genLoadStackPointerForPrimCall(AbstractInstruction *self_in_CogAbstractInstruction, sqInt spareReg);
static NoDbgRegParms sqInt genLoadStackPointers(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms sqInt genLoadStackPointersForPrimCall(AbstractInstruction *self_in_CogAbstractInstruction, sqInt spareReg);
static NoDbgRegParms sqInt genSaveStackPointers(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms AbstractInstruction * genSwapRRScratch(AbstractInstruction *self_in_CogAbstractInstruction, sqInt regA, sqInt regB, sqInt regTmp);
static NoDbgRegParms AbstractInstruction * genWriteCResultIntoReg(AbstractInstruction *self_in_CogAbstractInstruction, sqInt abstractRegister);
static NoDbgRegParms AbstractInstruction * genWriteCSecondResultIntoReg(AbstractInstruction *self_in_CogAbstractInstruction, sqInt abstractRegister);
static NoDbgRegParms AbstractInstruction * initializeSharableLiteral(AbstractInstruction *self_in_CogAbstractInstruction, sqInt literal);
static NoDbgRegParms AbstractInstruction * initializeUniqueLiteral(AbstractInstruction *self_in_CogAbstractInstruction, sqInt literal);
static NoDbgRegParms sqInt isAnInstruction(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *addressOrInstruction);
static NoDbgRegParms int isJump(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms sqInt isWithinMwOffsetRange(AbstractInstruction *self_in_CogAbstractInstruction, sqInt anAddress);
static NoDbgRegParms AbstractInstruction * jmpTarget(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *anAbstractInstruction);
static NoDbgRegParms sqInt literal32BeforeFollowingAddress(AbstractInstruction *self_in_CogAbstractInstruction, sqInt followingAddress);
static NoDbgRegParms AbstractInstruction * relocateJumpLongBeforeFollowingAddressby(AbstractInstruction *self_in_CogAbstractInstruction, sqInt pc, sqInt delta);
static NoDbgRegParms AbstractInstruction * relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction *self_in_CogAbstractInstruction, sqInt pc, sqInt delta);
static NoDbgRegParms AbstractInstruction * resolveJumpTarget(AbstractInstruction *self_in_CogAbstractInstruction);
static NoDbgRegParms sqInt rewriteConditionalJumpLongAttarget(AbstractInstruction *self_in_CogAbstractInstruction, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static NoDbgRegParms sqInt addsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt addrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt addrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt addReg);
static NoDbgRegParms usqInt aeabiDivModFunctionAddr(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt andsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt andrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt availableRegisterOrNoneFor(AbstractInstruction *self_in_CogARMCompiler, sqInt liveRegsMask);
static NoDbgRegParms sqInt bicsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt bl(AbstractInstruction *self_in_CogARMCompiler, sqInt offset);
static NoDbgRegParms sqInt b(AbstractInstruction *self_in_CogARMCompiler, sqInt offset);
static NoDbgRegParms sqInt callInstructionByteSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt callTargetFromReturnAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress);
static NoDbgRegParms sqInt computeMaximumSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt concretizeAt(AbstractInstruction *self_in_CogARMCompiler, sqInt actualAddress);
static NoDbgRegParms sqInt concretizeCMPSMULL(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms unsigned char concretizeConditionalInstruction(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt concretizeFill32(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt concretizeMSR(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt concretizePushOrPopMultipleRegisters(AbstractInstruction *self_in_CogARMCompiler, sqInt doPush);
static NoDbgRegParms sqInt concretizeSMULL(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms int conditionIsNotNever(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt dataOpTyperdrnrmlsr(AbstractInstruction *self_in_CogARMCompiler, sqInt armOpcode, sqInt destReg, sqInt srcReg, sqInt addReg, sqInt shft);
static NoDbgRegParms sqInt dispatchConcretize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms unsigned int fmsrFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt regA, sqInt regB);
static NoDbgRegParms unsigned int fsitodFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt regA, sqInt regB);
static NoDbgRegParms sqInt fullCallsAreRelative(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms AbstractInstruction * genDivRRQuoRem(AbstractInstruction *self_in_CogARMCompiler, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder);
static NoDbgRegParms AbstractInstruction * genMarshallNArgsargargargarg(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3);
static NoDbgRegParms AbstractInstruction * genMulRR(AbstractInstruction *self_in_CogARMCompiler, sqInt regSource, sqInt regDest);
static NoDbgRegParms AbstractInstruction * genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs);
static NoDbgRegParms AbstractInstruction * genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs, sqInt ignored);
static NoDbgRegParms sqInt genRemoveNArgsFromStack(AbstractInstruction *self_in_CogARMCompiler, sqInt n);
static NoDbgRegParms AbstractInstruction * genRestoreRegs(AbstractInstruction *self_in_CogARMCompiler, sqInt regMask);
static NoDbgRegParms AbstractInstruction * genSaveRegs(AbstractInstruction *self_in_CogARMCompiler, sqInt regMask);
static NoDbgRegParms AbstractInstruction * genSubstituteReturnAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt retpc);
static NoDbgRegParms sqInt has64BitPerformanceCounter(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt hasVarBaseRegister(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt instructionBeforeAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt followingAddress);
static NoDbgRegParms sqInt instructionIsBLX(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsBL(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsBX(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsB(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsCMP(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsLDR(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsOR(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionIsPush(AbstractInstruction *self_in_CogARMCompiler, sqInt instr);
static NoDbgRegParms sqInt instructionSizeAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc);
static NoDbgRegParms sqInt inverseOpcodeFor(AbstractInstruction *self_in_CogARMCompiler, sqInt armOpcode);
static NoDbgRegParms sqInt isCallPrecedingReturnPC(AbstractInstruction *self_in_CogARMCompiler, sqInt mcpc);
static NoDbgRegParms int isInImmediateJumpRange(AbstractInstruction *self_in_CogARMCompiler, usqIntptr_t operand);
static NoDbgRegParms sqInt isJumpAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc);
static NoDbgRegParms sqInt isPCRelativeValueLoad(AbstractInstruction *self_in_CogARMCompiler, unsigned int instr);
static NoDbgRegParms int isWithinCallRange(AbstractInstruction *self_in_CogARMCompiler, sqInt anAddress);
static NoDbgRegParms sqInt jumpLongByteSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt jumpLongConditionalByteSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt jumpLongTargetBeforeFollowingAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt mcpc);
static NoDbgRegParms usqInt jumpTargetPCAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc);
static NoDbgRegParms sqInt ldrbrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static NoDbgRegParms sqInt ldrbrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt ldrhrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue);
static NoDbgRegParms sqInt ldrhrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt ldrrnplusImm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt immediate12bitValue);
static NoDbgRegParms sqInt ldrrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static NoDbgRegParms sqInt ldrrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt loadCwInto(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg);
static NoDbgRegParms sqInt loadPICLiteralByteSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt machineCodeWords(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt memM16xrregbasepuwloffset(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offset8);
static NoDbgRegParms sqInt memM16xrregbasepuwlrm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static NoDbgRegParms sqInt memMxrregbasepubwlimm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offset);
static NoDbgRegParms sqInt memMxrregbasepubwlrmLsl2(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static NoDbgRegParms sqInt memMxrregbasepubwlrm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg);
static NoDbgRegParms sqInt memMxrregbaseublimm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt updown, sqInt byteword, sqInt loadstore, sqInt immediate12bitValue);
static NoDbgRegParms sqInt movsrn(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg);
static NoDbgRegParms sqInt movimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static NoDbgRegParms sqInt movrn(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg);
static NoDbgRegParms int msr(AbstractInstruction *self_in_CogARMCompiler, sqInt flags);
static NoDbgRegParms sqInt mvnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static NoDbgRegParms sqInt numIntRegArgs(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt orrimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot);
static NoDbgRegParms AbstractInstruction * padIfPossibleWithStopsFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt startAddr, sqInt endAddr);
static NoDbgRegParms sqInt popR(AbstractInstruction *self_in_CogARMCompiler, sqInt dstReg);
static NoDbgRegParms sqInt pushLinkRegisterByteSize(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms sqInt pushR(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg);
static NoDbgRegParms AbstractInstruction * relocateCallBeforeReturnPCby(AbstractInstruction *self_in_CogARMCompiler, sqInt retpc, sqInt delta);
static NoDbgRegParms sqInt rewriteCallAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static NoDbgRegParms sqInt rewriteCallFullAttarget(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static NoDbgRegParms sqInt rewriteJumpFullAttarget(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static NoDbgRegParms sqInt rewriteJumpLongAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static NoDbgRegParms sqInt rewriteTransferAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static NoDbgRegParms sqInt setsConditionCodesFor(AbstractInstruction *self_in_CogARMCompiler, sqInt aConditionalJumpOpcode);
static NoDbgRegParms sqInt shiftSetsConditionCodesFor(AbstractInstruction *self_in_CogARMCompiler, sqInt aConditionalJumpOpcode);
static NoDbgRegParms sqInt stackPageInterruptHeadroomBytes(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms AbstractInstruction * stopsFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt startAddr, sqInt endAddr);
static NoDbgRegParms sqInt strbrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static NoDbgRegParms sqInt strbrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt strhrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue);
static NoDbgRegParms sqInt strhrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt strrnplusImm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt immediate12bitValue);
static NoDbgRegParms sqInt strrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue);
static NoDbgRegParms sqInt strrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg);
static NoDbgRegParms sqInt subsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt subrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt tstrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt ignored, sqInt srcReg, sqInt immediate, sqInt rot);
static NoDbgRegParms sqInt zoneCallsAreRelative(AbstractInstruction *self_in_CogARMCompiler);
static NoDbgRegParms CogMethod * cmHomeMethod(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms int isCMBlock(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms int isCMClosedPIC(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms int isCMFree(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms int isCMMethodEtAl(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms int isCMOpenPIC(CogBlockMethod *self_in_CogBlockMethod);
static NoDbgRegParms sqInt isBranch(BytecodeDescriptor *self_in_CogBytecodeDescriptor);
static NoDbgRegParms sqInt isConditionalBranch(BytecodeDescriptor *self_in_CogBytecodeDescriptor);
static NoDbgRegParms int notAFixup(BytecodeFixup *self_in_CogBytecodeFixup);
static NoDbgRegParms AbstractInstruction * gAddCqR(sqInt quickConstant, sqInt reg);
static NoDbgRegParms AbstractInstruction * gAddCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * gAddRRR(sqInt addendReg, sqInt badendReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * gAndCqR(sqInt quickConstant, sqInt reg);
static NoDbgRegParms AbstractInstruction * gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * gArithmeticShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
extern sqInt abortOffset(void);
static void addCleanBlockStarts(void);
extern void addCogMethodsToHeapMap(void);
static NoDbgRegParms sqInt addressIsInCurrentCompilation(sqInt address);
static NoDbgRegParms sqInt addressIsInFixups(BytecodeFixup *address);
static NoDbgRegParms sqInt addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC);
static void alignMethodZoneBase(void);
static NoDbgRegParms sqInt alignUptoRoutineBoundary(sqInt anAddress);
static sqInt allMachineCodeObjectReferencesValid(void);
static sqInt allMethodsHaveCorrectHeader(void);
static NoDbgRegParms AbstractInstruction * annotateAbsolutePCRef(AbstractInstruction *abstractInstruction);
static NoDbgRegParms AbstractInstruction * annotateBytecode(AbstractInstruction *abstractInstruction);
static NoDbgRegParms AbstractInstruction * annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop);
static NoDbgRegParms void assertSaneJumpTarget(AbstractInstruction *jumpTarget);
static NoDbgRegParms sqInt availableRegisterOrNoneIn(sqInt liveRegsMask);
static NoDbgRegParms sqInt blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg);
extern sqInt bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static NoDbgRegParms AbstractInstruction * CallFullRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved);
static NoDbgRegParms AbstractInstruction * CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved);
static NoDbgRegParms AbstractInstruction * gCmpCqR(sqInt quickConstant, sqInt reg);
static void callCogCodePopReceiver(void);
static void callCogCodePopReceiverAndClassRegs(void);
static NoDbgRegParms sqInt ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver);
static NoDbgRegParms void ceFree(void *pointer);
static NoDbgRegParms void* ceMalloc(size_t size);
static NoDbgRegParms sqInt ceSICMiss(sqInt receiver);
static NoDbgRegParms sqInt checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
static NoDbgRegParms sqInt checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
extern sqInt checkIntegrityOfObjectReferencesInCode(sqInt gcModes);
static NoDbgRegParms sqInt checkMaybeObjRefInClosedPIC(sqInt maybeObject);
static NoDbgRegParms sqInt checkValidObjectReferencesInClosedPIC(CogMethod *cPIC);
static NoDbgRegParms NeverInline sqInt cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg);
static NoDbgRegParms sqInt closedPICRefersToUnmarkedObject(CogMethod *cPIC);
extern char * codeEntryFor(char *address);
extern char * codeEntryNameFor(char *address);
extern sqInt cogCodeBase(void);
extern sqInt cogCodeConstituents(sqInt withDetails);
static NoDbgRegParms void cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase);
extern CogMethod * cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied);
extern void cogitPostGCAction(sqInt gcMode);
static NoDbgRegParms sqInt cogMethodDoesntLookKosher(CogMethod *cogMethod);
extern CogMethod * cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs);
static NoDbgRegParms CogMethod * cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs);
static NoDbgRegParms CogMethod * cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase);
extern CogMethod * cogselector(sqInt aMethodObj, sqInt aSelectorOop);
static NoDbgRegParms sqInt collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static NoDbgRegParms sqInt collectCogMethodConstituent(CogMethod *cogMethod);
extern void compactCogCompiledCode(void);
static void compactPICsWithFreedTargets(void);
static AbstractInstruction * compileAbort(void);
static NoDbgRegParms sqInt compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex);
static NoDbgRegParms void compileBlockEntry(BlockStart *blockStart);
static NoDbgRegParms void compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static NoDbgRegParms void compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static NoDbgRegParms void compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask);
static NoDbgRegParms void compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static AbstractInstruction * compileCPICEntry(void);
static NoDbgRegParms sqInt compileEntireFullBlockMethod(sqInt numCopied);
static void compileEntry(void);
static sqInt compileFullBlockEntry(void);
static sqInt compileMethodBody(void);
static NoDbgRegParms sqInt compilePICAbort(sqInt numArgs);
static NoDbgRegParms AbstractInstruction * compileStackOverflowCheck(sqInt canContextSwitch);
static NoDbgRegParms void compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static NoDbgRegParms void compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static NoDbgRegParms void compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone);
static NoDbgRegParms void compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void computeEntryOffsets(void);
static void computeFullBlockEntryOffsets(void);
static usqInt computeGoodVarBaseAddress(void);
static void computeMaximumSizes(void);
static NoDbgRegParms sqInt configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta);
static NoDbgRegParms sqInt configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta);
static NoDbgRegParms sqInt cPICCompactAndIsNowEmpty(CogMethod *cPIC);
static NoDbgRegParms sqInt cPICHasForwardedClass(CogMethod *cPIC);
static NoDbgRegParms sqInt cPICHasFreedTargets(CogMethod *cPIC);
static usqInt cPICPrototypeCaseOffset(void);
static NoDbgRegParms sqInt cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod);
static NoDbgRegParms sqInt createCPICData(CogMethod *cPIC);
static NoDbgRegParms AbstractInstruction * gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder);
extern int defaultCogCodeSize(void);
static NoDbgRegParms sqInt deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader);
static NoDbgRegParms sqInt endPCOf(sqInt aMethod);
static void enterCogCodePopReceiver(void);
static NoDbgRegParms sqInt entryPointTagIsSelector(sqInt entryPoint);
static NoDbgRegParms sqInt expectedClosedPICPrototype(CogMethod *cPIC);
static sqInt extABytecode(void);
static sqInt extBBytecode(void);
static NoDbgRegParms sqInt fillInBlockHeadersAt(sqInt startAddress);
static NoDbgRegParms void fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector);
static NoDbgRegParms sqInt findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc);
static NoDbgRegParms usqInt findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc);
static NoDbgRegParms usqInt findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod);
extern CogBlockMethod * findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod);
static NoDbgRegParms sqInt findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc);
static NoDbgRegParms sqInt firstMappedPCFor(CogMethod *cogMethod);
static sqInt firstPrototypeMethodOop(void);
static NoDbgRegParms BytecodeFixup * fixupAt(sqInt fixupPC);
extern void flagCogMethodForBecome(CogMethod *cogMethod);
static NoDbgRegParms void followForwardedLiteralsImplementationIn(CogMethod *cogMethod);
extern void followForwardedLiteralsIn(CogMethod *cogMethod);
extern void followMovableLiteralsAndUpdateYoungReferrers(void);
extern void freeBecomeFlaggedMethods(void);
extern void freeCogMethod(CogMethod *cogMethod);
extern void freeUnmarkedMachineCode(void);
static NoDbgRegParms AbstractInstruction * genCallMustBeBooleanFor(sqInt boolean);
static NoDbgRegParms AbstractInstruction * genConditionalBranchoperand(sqInt opcode, sqInt operandOne);
static NoDbgRegParms void (*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void);
static NoDbgRegParms void genEnilopmartReturn(sqInt forCall);
static NoDbgRegParms NeverInline void generateCaptureCStackPointers(sqInt captureFramePointer);
static void generateClosedPICPrototype(void);
static CogMethod * generateCogFullBlock(void);
static NoDbgRegParms CogMethod * generateCogMethod(sqInt selector);
static NoDbgRegParms sqInt generateMapAtstart(usqInt addressOrNull, usqInt startAddress);
static void generateOpenPICPrototype(void);
static void generateRunTimeTrampolines(void);
static void generateStackPointerCapture(void);
static void generateTrampolines(void);
static NoDbgRegParms BytecodeDescriptor * generatorForPC(sqInt pc);
static usqInt genFFICalloutTrampoline(void);
static void genGetLeafCallStackPointers(void);
static NoDbgRegParms usqInt genInnerPICAbortTrampoline(char *name);
static void (*genInvokeInterpretTrampoline(void))(void);
static NoDbgRegParms void genLoadInlineCacheWithSelector(sqInt selectorIndex);
static usqInt genReturnToInterpreterTrampoline(void);
static NoDbgRegParms sqInt genSmalltalkToCStackSwitch(sqInt pushLinkReg);
static NoDbgRegParms usqInt genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static NoDbgRegParms usqInt genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2);
static NoDbgRegParms usqInt genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static NoDbgRegParms usqInt genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static NoDbgRegParms usqInt genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static NoDbgRegParms usqInt genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean);
static NoDbgRegParms usqInt genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static NoDbgRegParms void genTrampolineReturn(sqInt lnkRegWasPushed);
static NoDbgRegParms AbstractInstruction * gen(sqInt opcode);
static NoDbgRegParms AbstractInstruction * genoperand(sqInt opcode, sqInt operand);
static NoDbgRegParms AbstractInstruction * genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo);
static NoDbgRegParms AbstractInstruction * genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree);
static NoDbgRegParms sqInt getLiteral(sqInt litIndex);
static sqInt getOpcodeIndex(void);
static NoDbgRegParms sqInt incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
extern void initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress);
static sqInt initialMethodUsageCount(void);
static int initialOpenPICUsageCount(void);
static NoDbgRegParms sqInt inverseBranchFor(sqInt opcode);
static NoDbgRegParms int isPCWithinMethodZone(void *address);
extern sqInt isSendReturnPC(sqInt retpc);
static NoDbgRegParms AbstractInstruction * gJumpFPEqual(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gJumpFPGreaterOrEqual(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gJumpFPGreater(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gJumpFPLessOrEqual(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gJumpFPLess(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gJumpFPNotEqual(void *jumpTarget);
static NoDbgRegParms AbstractInstruction * gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg);
static NoDbgRegParms AbstractInstruction * gLogicalShiftLeftCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * gLogicalShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static AbstractInstruction * lastOpcode(void);
extern void linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver);
static BytecodeDescriptor * loadBytesAndGetDescriptor(void);
static NoDbgRegParms void loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc);
static NoDbgRegParms AbstractInstruction * gMoveCqR(sqInt quickConstant, sqInt reg);
static NoDbgRegParms AbstractInstruction * gMoveCwR(sqInt wordConstant, sqInt reg);
static NoDbgRegParms AbstractInstruction * gMoveMwrR(sqInt offset, sqInt baseReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * gMovePerfCnt64RRL(sqInt destRegLo, sqInt destRegHi, sqInt liveRegisterMask);
static NoDbgRegParms usqInt mapEndFor(CogMethod *cogMethod);
static NoDbgRegParms sqInt mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, CogMethod *arg), CogMethod *arg);
static NoDbgRegParms sqInt mapObjectReferencesInClosedPIC(CogMethod *cPIC);
static void mapObjectReferencesInGeneratedRuntime(void);
static void mapObjectReferencesInMachineCodeForBecome(void);
static void mapObjectReferencesInMachineCodeForFullGC(void);
static void mapObjectReferencesInMachineCodeForYoungGC(void);
extern void mapObjectReferencesInMachineCode(sqInt gcMode);
extern void markAndTraceMachineCodeOfMarkedMethods(void);
static void markAndTraceObjectReferencesInGeneratedRuntime(void);
static NoDbgRegParms sqInt markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit);
static NoDbgRegParms sqInt markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC);
static NoDbgRegParms sqInt markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
static NoDbgRegParms sqInt markLiteralspcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod);
extern void markMethodAndReferents(CogBlockMethod *aCogMethod);
extern usqInt maxCogMethodAddress(void);
static NoDbgRegParms sqInt maximumDistanceFromCodeZone(sqInt anAddress);
static sqInt maybeAllocAndInitIRCs(void);
static NoDbgRegParms sqInt maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod);
static int mclassCouldBeContext(void);
static int mclassIsSmallInteger(void);
extern usqInt mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static NoDbgRegParms sqInt methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral);
extern sqInt mnuOffset(void);
static NoDbgRegParms AbstractInstruction * gNativePopR(sqInt reg);
static NoDbgRegParms AbstractInstruction * gNativePushR(sqInt reg);
static NoDbgRegParms AbstractInstruction * gNativeRetN(sqInt offset);
static NoDbgRegParms sqInt needsFrameIfImmutability(sqInt stackDelta);
static NoDbgRegParms int needsFrameIfInBlock(sqInt stackDelta);
static NoDbgRegParms sqInt needsFrameNever(sqInt stackDelta);
static NoDbgRegParms sqInt noAssertMethodClassAssociationOf(sqInt methodPointer);
static sqInt noCogMethodsMaximallyMarked(void);
static NoDbgRegParms int noTargetsFreeInClosedPIC(CogMethod *cPIC);
static NoDbgRegParms AbstractInstruction * gOrCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
static NoDbgRegParms sqInt outputInstructionsAt(sqInt startAddress);
static NoDbgRegParms sqInt outputInstructionsForGeneratedRuntimeAt(sqInt startAddress);
extern sqInt patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver);
static sqInt picAbortDiscriminatorValue(void);
static sqInt picInterpretAbortOffset(void);
extern void printCogMethodFor(void *address);
extern void printTrampolineTable(void);
static sqInt processorHasDivQuoRemAndMClassIsSmallInteger(void);
static sqInt processorHasMultiplyAndMClassIsSmallInteger(void);
static NoDbgRegParms void recordGeneratedRunTimeaddress(char *aString, sqInt address);
extern int recordPrimTraceFunc(void);
static void recordRunTimeObjectReferences(void);
static NoDbgRegParms sqInt registerMaskFor(sqInt reg);
static NoDbgRegParms sqInt registerMaskForand(sqInt reg1, sqInt reg2);
static NoDbgRegParms void relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod);
static NoDbgRegParms void relocateCallsInClosedPIC(CogMethod *cPIC);
static NoDbgRegParms sqInt relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, CogMethod *refDeltaArg);
static NoDbgRegParms sqInt remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, CogMethod *hasYoungPtr);
static NoDbgRegParms sqInt remapMaybeObjRefInClosedPICAt(sqInt mcpc);
static NoDbgRegParms void rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget);
static NoDbgRegParms AbstractInstruction * gSubRRR(sqInt subReg, sqInt fromReg, sqInt destReg);
static sqInt scanForCleanBlocks(void);
extern void setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop);
static NoDbgRegParms sqInt spanForCleanBlockStartingAt(sqInt startPC);
static NoDbgRegParms usqInt stackCheckOffsetOfBlockAtisMcpc(sqInt blockEntryMcpc, sqInt mcpc);
static sqInt subsequentPrototypeMethodOop(void);
extern sqInt traceLinkedSendOffset(void);
static NoDbgRegParms char * trampolineNamenumArgs(char *routinePrefix, sqInt numArgs);
static NoDbgRegParms char * trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit);
static NoDbgRegParms char * trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs);
extern void unflagBecomeFlaggedMethods(void);
static int unknownBytecode(void);
extern void unlinkAllSends(void);
static NoDbgRegParms sqInt unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, CogMethod *theSelector);
static NoDbgRegParms sqInt unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static NoDbgRegParms sqInt unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static NoDbgRegParms sqInt unlinkIfLinkedSendpcif(sqInt annotation, char *mcpc, CogMethod *criterionArg);
static NoDbgRegParms sqInt unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static NoDbgRegParms sqInt unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, CogMethod *theCogMethod);
extern void unlinkSendsLinkedForInvalidClasses(void);
extern void unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector);
static void unlinkSendsToFree(void);
extern void unlinkSendsToMethodsSuchThatAndFreeIf(sqInt (*criterion)(CogMethod *), sqInt freeIfTrue);
extern void unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue);
extern void voidCogCompiledCode(void);
static void zeroOpcodeIndex(void);
static NoDbgRegParms sqInt counters(CogMethod *self_in_CogMethod);
static NoDbgRegParms void addToOpenPICList(CogMethod *anOpenPIC);
static NoDbgRegParms void addToYoungReferrers(CogMethod *writableCogMethod);
static NoDbgRegParms usqInt allocate(sqInt numBytes);
extern CogMethod * cogMethodContaining(usqInt mcpc);
static void compactCompiledCode(void);
static NoDbgRegParms void ensureInYoungReferrers(CogMethod *cogMethod);
static void followForwardedLiteralsInOpenPICList(void);
static NoDbgRegParms void freeMethod(CogMethod *cogMethod);
static void freeOlderMethodsForCompaction(void);
extern sqInt kosherYoungReferrers(void);
static NoDbgRegParms sqInt mcpcisAtStackCheckOfBlockMethodIn(sqInt mcpc, CogMethod *cogMethod);
extern CogMethod * methodFor(void *address);
extern sqInt methodsCompiledToMachineCodeInto(sqInt arrayObj);
extern sqInt numMethods(void);
extern sqInt numMethodsOfType(sqInt cogMethodType);
static NoDbgRegParms sqInt occurrencesInYoungReferrers(CogMethod *cogMethod);
static NoDbgRegParms CogMethod * openPICWithSelector(sqInt aSelector);
static void planCompaction(void);
extern void printCogMethods(void);
extern void printCogMethodsOfType(sqInt cmType);
extern void printCogMethodsWithMethod(sqInt methodOop);
extern void printCogMethodsWithPrimitive(sqInt primIdx);
extern void printCogMethodsWithSelector(sqInt selectorOop);
extern void printCogYoungReferrers(void);
extern sqInt printOpenPICList(void);
static sqInt pruneYoungReferrers(void);
static sqInt relocateAndPruneYoungReferrers(void);
static sqInt relocateMethodsPreCompaction(void);
static NoDbgRegParms sqInt removeFromOpenPICList(CogMethod *anOpenPIC);
static NoDbgRegParms void restorePICUsageCount(CogMethod *cogMethod);
static NoDbgRegParms sqInt roundUpLength(sqInt numBytes);
static NoDbgRegParms void savePICUsageCount(CogMethod *cogMethod);
static void voidOpenPICList(void);
static void voidUnpairedMethodList(void);
static void voidYoungReferrersPostTenureAll(void);
extern char * whereIsMaybeCodeThing(sqInt anOop);
static sqInt zoneAlignment(void);
static NoDbgRegParms sqInt checkValidObjectReference(sqInt anOop);
static NoDbgRegParms AbstractInstruction * genCmpClassFloatCompactIndexR(sqInt reg);
static NoDbgRegParms AbstractInstruction * genCmpClassMethodContextCompactIndexR(sqInt reg);
static NoDbgRegParms int genDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg));
static NoDbgRegParms int genDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison);
static NoDbgRegParms sqInt genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg);
static NoDbgRegParms AbstractInstruction * genJumpNotSmallIntegersInandscratch(sqInt aRegister, sqInt bRegister, sqInt scratchRegister);
static NoDbgRegParms void genLcByteSizeOfto(sqInt oop, sqInt resultRegister);
static NoDbgRegParms void genLcFloat32toOop(sqInt value, sqInt object);
static NoDbgRegParms void genLcFloat64toOop(sqInt value, sqInt object);
static NoDbgRegParms void genLcInstantiateOop(sqInt classOop);
static NoDbgRegParms void genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize);
static NoDbgRegParms void genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize);
static NoDbgRegParms void genLcInt64ToOop(sqInt value);
static NoDbgRegParms void genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static NoDbgRegParms void genLcOopToInt64(sqInt value);
static NoDbgRegParms void genLcOopToPointer(sqInt object);
static NoDbgRegParms void genLcOopToUInt64(sqInt value);
static NoDbgRegParms void genLcOoptoFloat32(sqInt object, sqInt value);
static NoDbgRegParms void genLcOoptoFloat64(sqInt object, sqInt value);
static NoDbgRegParms void genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static NoDbgRegParms void genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static NoDbgRegParms void genLcPointerToOopclass(sqInt pointer, sqInt pointerClass);
static NoDbgRegParms void genLcUInt64ToOop(sqInt value);
static NoDbgRegParms void genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static NoDbgRegParms sqInt genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg);
static int genPrimitiveAdd(void);
static int genPrimitiveAsFloat(void);
static int genPrimitiveBitAnd(void);
static int genPrimitiveBitOr(void);
static int genPrimitiveBitShift(void);
static int genPrimitiveBitXor(void);
static int genPrimitiveClass(void);
static int genPrimitiveDiv(void);
static int genPrimitiveDivide(void);
static int genPrimitiveEqual(void);
static int genPrimitiveFloatAdd(void);
static int genPrimitiveFloatDivide(void);
static int genPrimitiveFloatEqual(void);
static int genPrimitiveFloatGreaterOrEqual(void);
static int genPrimitiveFloatGreaterThan(void);
static int genPrimitiveFloatLessOrEqual(void);
static int genPrimitiveFloatLessThan(void);
static int genPrimitiveFloatMultiply(void);
static int genPrimitiveFloatNotEqual(void);
static int genPrimitiveFloatSquareRoot(void);
static int genPrimitiveFloatSubtract(void);
static int genPrimitiveGreaterOrEqual(void);
static int genPrimitiveGreaterThan(void);
static int genPrimitiveHighBit(void);
static sqInt genPrimitiveIdentical(void);
static int genPrimitiveLessOrEqual(void);
static int genPrimitiveLessThan(void);
static int genPrimitiveMod(void);
static int genPrimitiveMultiply(void);
static int genPrimitiveNewMethod(void);
static int genPrimitiveNotEqual(void);
static sqInt genPrimitiveNotIdentical(void);
static int genPrimitiveQuo(void);
static int genPrimitiveSlotAt(void);
static int genPrimitiveSlotAtPut(void);
static int genPrimitiveSubtract(void);
static int genPrimitiveUninitializedNewWithArg(void);
static NoDbgRegParms int genPureDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg));
static NoDbgRegParms int genPureDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison);
static NoDbgRegParms int genSmallIntegerComparison(sqInt jumpOpcode);
static NoDbgRegParms int genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison);
static NoDbgRegParms sqInt isUnannotatableConstant(CogSimStackEntry *simStackEntry);
static NoDbgRegParms sqInt maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(sqInt oopReg, sqInt scratch, sqInt dpReg, AbstractInstruction *targetInst);
static NoDbgRegParms sqInt classForInlineCacheTag(sqInt inlineCacheTag);
static NoDbgRegParms sqInt genAddSmallIntegerTagsTo(sqInt aRegister);
static NoDbgRegParms sqInt genClearAndSetSmallIntegerTagsIn(sqInt scratchReg);
static NoDbgRegParms void genConvertCharacterToSmallIntegerInReg(sqInt reg);
static NoDbgRegParms sqInt genConvertIntegerInRegtoSmallIntegerInReg(sqInt srcReg, sqInt destReg);
static NoDbgRegParms sqInt genConvertIntegerToSmallIntegerInReg(sqInt reg);
static NoDbgRegParms void genConvertSmallIntegerToCharacterInReg(sqInt reg);
static NoDbgRegParms sqInt genConvertSmallIntegerToIntegerInReg(sqInt reg);
static void generateLowcodeObjectTrampolines(void);
static NoDbgRegParms sqInt genFetchRegArgsForPerformWithArguments(sqInt sizeReg);
static NoDbgRegParms sqInt genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg);
static NoDbgRegParms sqInt genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry);
static NoDbgRegParms sqInt genGetNumBytesOfinto(sqInt srcReg, sqInt destReg);
static NoDbgRegParms sqInt genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static NoDbgRegParms AbstractInstruction * genJumpNotSmallIntegerInScratchReg(sqInt aRegister);
static NoDbgRegParms AbstractInstruction * genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static NoDbgRegParms AbstractInstruction * genJumpNotSmallInteger(sqInt aRegister);
static NoDbgRegParms AbstractInstruction * genJumpSmallInteger(sqInt aRegister);
static NoDbgRegParms void genLcInt32ToOop(sqInt value);
static NoDbgRegParms void genLcOopToInt32(sqInt value);
static NoDbgRegParms void genLcOopToUInt32(sqInt value);
static NoDbgRegParms void genLcUInt32ToOop(sqInt value);
static sqInt genPrimitiveAtPut(void);
static NoDbgRegParms sqInt genPrimitiveAtPutSigned(sqInt signedVersion);
static NoDbgRegParms sqInt genPrimitiveAtSigned(sqInt signedVersion);
static sqInt genPrimitiveIdentityHash(void);
static sqInt genPrimitiveImmediateAsInteger(void);
static int genPrimitiveNew(void);
static int genPrimitiveNewWithArg(void);
static sqInt genPrimitiveShallowCopy(void);
static sqInt genPrimitiveStringAt(void);
static sqInt genPrimitiveStringAtPut(void);
static NoDbgRegParms sqInt genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg);
static NoDbgRegParms sqInt genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg);
static NoDbgRegParms sqInt getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg);
static NoDbgRegParms sqInt inlineCacheTagForInstance(sqInt oop);
static NoDbgRegParms AbstractInstruction * jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg);
static NoDbgRegParms sqInt markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static sqInt numSmallIntegerBits(void);
static NoDbgRegParms sqInt validInlineCacheTag(usqInt classIndexOrTagPattern);
static void callStoreCheckTrampoline(void);
static NoDbgRegParms int checkValidDerivedObjectReference(sqInt bodyAddress);
static NoDbgRegParms sqInt checkValidOopReference(sqInt anOop);
static NoDbgRegParms int couldBeDerivedObject(sqInt bodyAddress);
static NoDbgRegParms sqInt couldBeObject(sqInt literal);
static NoDbgRegParms usqInt genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString);
static NoDbgRegParms AbstractInstruction * genAllocFloatValueintoscratchRegscratchReg(sqInt dpreg, sqInt resultReg, sqInt scratch1, sqInt scratch2);
static NoDbgRegParms AbstractInstruction * genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg);
static NoDbgRegParms sqInt genConvertCharacterToCodeInReg(sqInt reg);
static NoDbgRegParms sqInt genConvertIntegerToCharacterInReg(sqInt reg);
static NoDbgRegParms sqInt genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock);
static NoDbgRegParms sqInt genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch);
static NoDbgRegParms sqInt genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, void *fwdJumpTarget, void *nonFwdJumpTargetOrZero);
static NoDbgRegParms sqInt genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg);
static void generateObjectRepresentationTrampolines(void);
static NoDbgRegParms sqInt genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock);
static NoDbgRegParms sqInt genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock);
static NoDbgRegParms sqInt genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg);
static NoDbgRegParms sqInt genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg);
static NoDbgRegParms sqInt genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static NoDbgRegParms sqInt genGetClassObjectOfintoscratchRegmayBeAForwarder(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt mayBeForwarder);
static NoDbgRegParms AbstractInstruction * genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static NoDbgRegParms sqInt genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg);
static NoDbgRegParms sqInt genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg);
static NoDbgRegParms sqInt genGetFormatOfinto(sqInt srcReg, sqInt destReg);
static NoDbgRegParms sqInt genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone);
static NoDbgRegParms sqInt genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg);
static NoDbgRegParms sqInt genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg);
static NoDbgRegParms AbstractInstruction * genJumpImmediate(sqInt aRegister);
#if IMMUTABILITY
static NoDbgRegParms AbstractInstruction * genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static NoDbgRegParms AbstractInstruction * genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
static NoDbgRegParms AbstractInstruction * genJumpNotCharacterInScratchReg(sqInt reg);
static NoDbgRegParms void genLcFirstFieldPointer(sqInt objectReg);
static NoDbgRegParms void genLcFirstIndexableFieldPointer(sqInt objectReg);
static NoDbgRegParms void genLcIsBytesto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsIndexableto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsPointersto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcIsWordsto(sqInt objectReg, sqInt valueReg);
static NoDbgRegParms void genLcLoadObjectat(sqInt object, sqInt fieldIndex);
static NoDbgRegParms void genLcLoadObjectfield(sqInt object, sqInt fieldIndex);
static NoDbgRegParms void genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex);
static NoDbgRegParms void genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex);
static NoDbgRegParms sqInt genNewArrayOfSizeinitialized(sqInt size, sqInt initialize);
static NoDbgRegParms sqInt genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock);
static int genPrimitiveAsCharacter(void);
static sqInt genPrimitiveAt(void);
static NoDbgRegParms sqInt genPrimitiveIdenticalOrNotIf(sqInt orNot);
static sqInt genPrimitiveIntegerAt(void);
static sqInt genPrimitiveIntegerAtPut(void);
static sqInt genPrimitiveMakePoint(void);
static sqInt genPrimitiveObjectAt(void);
static sqInt genPrimitiveSize(void);
static sqInt genPrimitiveStringCompareWith(void);
static sqInt genPrimitiveStringReplace(void);
static NoDbgRegParms sqInt genSetSmallIntegerTagsIn(sqInt scratchReg);
static usqInt genStoreCheckContextReceiverTrampoline(void);
static NoDbgRegParms sqInt genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame);
static NoDbgRegParms sqInt genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck);
static NoDbgRegParms sqInt genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg);
#if IMMUTABILITY
static NoDbgRegParms usqInt genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static NoDbgRegParms sqInt genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static NoDbgRegParms sqInt genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static NoDbgRegParms sqInt genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
static sqInt getActiveContextAllocatesInMachineCode(void);
static NoDbgRegParms sqInt inlineCacheTagIsYoung(sqInt cacheTag);
static NoDbgRegParms AbstractInstruction * jumpNotCharacterUnsignedValueInRegister(sqInt reg);
static NoDbgRegParms sqInt markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static NoDbgRegParms void markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address);
static NoDbgRegParms void markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil);
static NoDbgRegParms sqInt maybeCompileRetryOfonPrimitiveFailflags(void (*primitiveRoutine)(void), sqInt primIndex, sqInt flags);
static NoDbgRegParms sqInt maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg);
static sqInt numCharacterBits(void);
static NoDbgRegParms sqInt remapObject(sqInt objOop);
static NoDbgRegParms sqInt remapOop(sqInt objOop);
static NoDbgRegParms sqInt shouldAnnotateObjectReference(sqInt anOop);
static NoDbgRegParms sqInt slotOffsetOfInstVarIndex(sqInt index);
static NoDbgRegParms sqInt callFullInstructionByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt cmpC32RTempByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt concretizeLiteral(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt inlineCacheTagAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt callSiteReturnAddress);
static NoDbgRegParms sqInt isPCDependent(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt literalBeforeFollowingAddress(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt followingAddress);
static NoDbgRegParms sqInt literalLoadInstructionBytes(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt loadLiteralByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt machineCodeBytes(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt nsSendCacheAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt callSiteReturnAddress);
static NoDbgRegParms sqInt outOfLineLiteralOpcodeLimit(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms sqInt pcRelativeAddressAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt instrAddress);
static NoDbgRegParms AbstractInstruction * relocateMethodReferenceBeforeAddressby(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt pc, sqInt delta);
static NoDbgRegParms sqInt rewriteFullTransferAttargetexpectedInstruction(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress, sqInt expectedInstruction);
static NoDbgRegParms sqInt rewriteInlineCacheAttagtarget(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress);
static NoDbgRegParms AbstractInstruction * rewriteInlineCacheTagat(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt cacheTag, sqInt callSiteReturnAddress);
static NoDbgRegParms unsigned char sizePCDependentInstructionAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt eventualAbsoluteAddress);
static NoDbgRegParms AbstractInstruction * storeLiteralbeforeFollowingAddress(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt literal, sqInt followingAddress);
static NoDbgRegParms AbstractInstruction * updateLabel(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, AbstractInstruction *labelInstruction);
static NoDbgRegParms sqInt usesOutOfLineLiteral(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler);
static NoDbgRegParms SimStackEntry * ensureSpilledAtfrom(SimStackEntry *self_in_CogSimStackEntry, sqInt baseOffset, sqInt baseRegister);
static NoDbgRegParms sqInt floatRegisterMask(SimStackEntry *self_in_CogSimStackEntry);
static NoDbgRegParms sqInt isSameEntryAs(SimStackEntry *self_in_CogSimStackEntry, CogSimStackEntry *ssEntry);
static NoDbgRegParms sqInt mayBeAForwarder(SimStackEntry *self_in_CogSimStackEntry);
static NoDbgRegParms SimStackEntry * popToReg(SimStackEntry *self_in_CogSimStackEntry, sqInt reg);
static NoDbgRegParms sqInt registerMask(SimStackEntry *self_in_CogSimStackEntry);
static NoDbgRegParms sqInt registerMaskOrNone(SimStackEntry *self_in_CogSimStackEntry);
static NoDbgRegParms sqInt registerOrNone(SimStackEntry *self_in_CogSimStackEntry);
static NoDbgRegParms SimStackEntry * storeToReg(SimStackEntry *self_in_CogSimStackEntry, sqInt reg);
static NoDbgRegParms CogSimStackNativeEntry * ensureIsMarkedAsSpilled(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms CogSimStackNativeEntry * ensureSpilledSPscratchRegister(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt spRegister, sqInt scratchRegister);
static NoDbgRegParms sqInt nativeFloatRegisterMask(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms sqInt nativeFloatRegisterOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms CogSimStackNativeEntry * nativePopToReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg);
static NoDbgRegParms CogSimStackNativeEntry * nativePopToRegsecondReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg, sqInt secondReg);
static NoDbgRegParms sqInt nativeRegisterMask(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms sqInt nativeRegisterOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms sqInt nativeRegisterSecondOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms CogSimStackNativeEntry * nativeStackPopToReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg);
static NoDbgRegParms CogSimStackNativeEntry * nativeStackPopToRegsecondReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg, sqInt secondReg);
static NoDbgRegParms sqInt spillingNeedsScratchRegister(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms sqInt stackSpillSize(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry);
static NoDbgRegParms int isMergeFixup(BytecodeFixup *self_in_CogSSBytecodeFixup);
static NoDbgRegParms AbstractInstruction * allocateLiteral(sqInt aLiteral);
static NoDbgRegParms AbstractInstruction * checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction);
static NoDbgRegParms sqInt dumpLiterals(sqInt generateBranchAround);
static NoDbgRegParms sqInt literalInstructionInRange(AbstractInstruction *litInst);
static NoDbgRegParms AbstractInstruction * locateLiteral(sqInt aLiteral);
extern sqInt cogMethodHasExternalPrim(CogMethod *aCogMethod);
extern sqInt cogMethodHasMachineCodePrim(CogMethod *aCogMethod);
static sqInt compileBlockDispatch(void);
static void compileGetErrorCode(void);
static sqInt compileInterpreterPrimitive(void);
static NoDbgRegParms sqInt compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags);
static NoDbgRegParms sqInt compileOnStackExternalPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags);
static NoDbgRegParms AbstractInstruction * compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone);
static NoDbgRegParms void compileOpenPICnumArgs(sqInt selector, sqInt numArgs);
static NoDbgRegParms AbstractInstruction * compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone);
static sqInt compilePrimitive(void);
static sqInt extendedPushBytecode(void);
static sqInt extendedStoreAndPopBytecode(void);
static sqInt extendedStoreBytecode(void);
static int frameOffsetOfNativeFrameMark(void);
static int frameOffsetOfNativeFramePointer(void);
static int frameOffsetOfNativeStackPointer(void);
static int frameOffsetOfPreviousNativeStackPointer(void);
static NoDbgRegParms int frameOffsetOfTemporary(sqInt index);
static int genCallMappedInlinedPrimitive(void);
static NoDbgRegParms AbstractInstruction * genDoubleFailIfZeroArgRcvrarg(int rcvrReg, int argReg);
static sqInt genExtendedSendBytecode(void);
static sqInt genExtendedSuperBytecode(void);
static sqInt genExtJumpIfFalse(void);
static sqInt genExtJumpIfTrue(void);
static sqInt genExtNopBytecode(void);
static sqInt genExtPushCharacterBytecode(void);
static sqInt genExtPushIntegerBytecode(void);
static sqInt genExtPushLiteralBytecode(void);
static sqInt genExtPushLiteralVariableBytecode(void);
static sqInt genExtPushPseudoVariable(void);
static sqInt genExtPushReceiverVariableBytecode(void);
static sqInt genExtSendBytecode(void);
static sqInt genExtSendSuperBytecode(void);
static sqInt genExtStoreAndPopLiteralVariableBytecode(void);
static sqInt genExtStoreAndPopReceiverVariableBytecode(void);
static sqInt genExtStoreLiteralVariableBytecode(void);
static sqInt genExtStoreReceiverVariableBytecode(void);
static sqInt genExtUnconditionalJump(void);
static sqInt genFastPrimFail(void);
static NoDbgRegParms void genFastPrimTraceUsingand(sqInt r1, sqInt r2);
static void genLoadNewMethod(void);
static sqInt genLongJumpIfFalse(void);
static sqInt genLongJumpIfTrue(void);
static sqInt genLongPushTemporaryVariableBytecode(void);
static sqInt genLongStoreAndPopTemporaryVariableBytecode(void);
static sqInt genLongStoreTemporaryVariableBytecode(void);
static sqInt genLongUnconditionalBackwardJump(void);
static sqInt genLongUnconditionalForwardJump(void);
static NoDbgRegParms sqInt genLookupForPerformNumArgs(sqInt numArgs);
static NoDbgRegParms usqInt genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName);
static int genPrimitiveHashMultiply(void);
static NoDbgRegParms void genPrimReturnEnterCogCodeEnilopmart(sqInt profiling);
static sqInt genPushConstantFalseBytecode(void);
static sqInt genPushConstantNilBytecode(void);
static sqInt genPushConstantOneBytecode(void);
static sqInt genPushConstantTrueBytecode(void);
static sqInt genPushConstantZeroBytecode(void);
static sqInt genPushLiteralConstantBytecode(void);
static sqInt genPushLiteralVariable16CasesBytecode(void);
static sqInt genPushLiteralVariableBytecode(void);
static sqInt genPushQuickIntegerConstantBytecode(void);
static sqInt genPushReceiverVariableBytecode(void);
static sqInt genPushTemporaryVariableBytecode(void);
extern sqInt genQuickReturnConst(void);
extern sqInt genQuickReturnInstVar(void);
extern sqInt genQuickReturnSelf(void);
static sqInt genReturnFalse(void);
static sqInt genReturnNil(void);
static sqInt genReturnNilFromBlock(void);
static sqInt genReturnTrue(void);
static sqInt genSecondExtendedSendBytecode(void);
static sqInt genSendLiteralSelector0ArgsBytecode(void);
static sqInt genSendLiteralSelector1ArgBytecode(void);
static sqInt genSendLiteralSelector2ArgsBytecode(void);
static sqInt genShortJumpIfFalse(void);
static sqInt genShortJumpIfTrue(void);
static sqInt genShortUnconditionalJump(void);
static sqInt genSpecialSelectorEqualsEquals(void);
static sqInt genSpecialSelectorNotEqualsEquals(void);
static sqInt genSpecialSelectorSend(void);
static sqInt genStoreAndPopReceiverVariableBytecode(void);
static sqInt genStoreAndPopRemoteTempLongBytecode(void);
static sqInt genStoreAndPopTemporaryVariableBytecode(void);
static sqInt genStoreRemoteTempLongBytecode(void);
static int genUnconditionalTrapBytecode(void);
static NoDbgRegParms void loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg);
static NoDbgRegParms void loadNativeFramePointerInto(sqInt reg);
static NoDbgRegParms void loadNativeLocalAddressto(sqInt baseOffset, sqInt reg);
extern sqInt mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj);
static sqInt numSpecialSelectors(void);
static NoDbgRegParms usqInt pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod);
static NoDbgRegParms sqInt pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static PrimitiveDescriptor * primitiveGeneratorOrNil(void);
static NoDbgRegParms int registerisInMask(sqInt reg, sqInt mask);
static NoDbgRegParms sqInt v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms sqInt v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
extern double getCogCodeZoneThreshold(void);
extern sqInt setCogCodeZoneThreshold(double ratio);
static NoDbgRegParms BlockStart * addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span);
static NoDbgRegParms void adjustArgumentsForPerform(sqInt numArgs);
static NoDbgRegParms sqInt allocateFloatRegNotConflictingWith(sqInt regMask);
static NoDbgRegParms sqInt allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask);
static NoDbgRegParms sqInt allocateRegNotConflictingWith(sqInt regMask);
static NoDbgRegParms sqInt anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n);
static NoDbgRegParms void beginHighLevelCall(sqInt alignment);
extern void callCogCodePopReceiverArg0Regs(void);
extern void callCogCodePopReceiverArg1Arg0Regs(void);
static sqInt callSwitchToCStack(void);
static void callSwitchToSmalltalkStack(void);
static NoDbgRegParms sqInt compileAbstractInstructionsFromthrough(sqInt start, sqInt end);
static sqInt compileBlockBodies(void);
static NoDbgRegParms void compileBlockFrameBuild(BlockStart *blockStart);
static NoDbgRegParms void compileBlockFramelessEntry(BlockStart *blockStart);
static NoDbgRegParms CogMethod * compileCogFullBlockMethod(sqInt numCopied);
static NoDbgRegParms CogMethod * compileCogMethod(sqInt selector);
static sqInt compileEntireMethod(void);
static void compileFrameBuild(void);
static NoDbgRegParms void compileFullBlockFramelessEntry(sqInt numCopied);
static NoDbgRegParms void compileFullBlockMethodFrameBuild(sqInt numCopied);
#if IMMUTABILITY
static void compileTwoPathFrameBuild(void);
#endif /* IMMUTABILITY */
static void compileTwoPathFramelessInit(void);
static NoDbgRegParms sqInt cPICMissTrampolineFor(sqInt numArgs);
static sqInt doubleExtendedDoAnythingBytecode(void);
static sqInt duplicateTopBytecode(void);
static void endHighLevelCallWithCleanup(void);
static void endHighLevelCallWithoutCleanup(void);
static NoDbgRegParms BytecodeFixup * ensureFixupAt(sqInt targetPC);
static NoDbgRegParms BytecodeFixup * ensureNonMergeFixupAt(sqInt targetPC);
static void ensureReceiverResultRegContainsSelf(void);
static NoDbgRegParms void evaluateat(BytecodeDescriptor *descriptor, sqInt pc);
static NoDbgRegParms sqInt eventualTargetOf(sqInt targetBytecodePC);
static NoDbgRegParms sqInt freeAnyFloatRegNotConflictingWith(sqInt regMask);
static NoDbgRegParms sqInt freeAnyRegNotConflictingWith(sqInt regMask);
static sqInt genBlockReturn(void);
static NoDbgRegParms void (*genCallPICEnilopmartNumArgs(sqInt numArgs))(void);
static sqInt genCallPrimitiveBytecode(void);
static sqInt genExternalizePointersForPrimitiveCall(void);
static AbstractInstruction * genExternalizeStackPointerForFastPrimitiveCall(void);
static sqInt genExtPushClosureBytecode(void);
static sqInt genExtPushFullClosureBytecode(void);
static void generateEnilopmarts(void);
static NoDbgRegParms sqInt generateInstructionsAt(sqInt eventualAbsoluteAddress);
static void generateMissAbortTrampolines(void);
static void generateSendTrampolines(void);
static void generateTracingTrampolines(void);
static NoDbgRegParms sqInt genForwardersInlinedIdenticalOrNotIf(sqInt orNot);
static NoDbgRegParms sqInt genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot);
static NoDbgRegParms sqInt genInlinedIdenticalOrNotIf(sqInt orNot);
static NoDbgRegParms sqInt genJumpBackTo(sqInt targetBytecodePC);
static NoDbgRegParms sqInt genJumpIfto(sqInt boolean, sqInt targetBytecodePC);
static NoDbgRegParms sqInt genJumpTo(sqInt targetBytecodePC);
static NoDbgRegParms sqInt genLowcodeBinaryInlinePrimitive(sqInt prim);
static NoDbgRegParms sqInt genLowcodeNullaryInlinePrimitive(sqInt prim);
static NoDbgRegParms sqInt genLowcodeTrinaryInlinePrimitive(sqInt prim);
static NoDbgRegParms sqInt genLowcodeUnaryInlinePrimitive2(sqInt prim);
static NoDbgRegParms sqInt genLowcodeUnaryInlinePrimitive3(sqInt prim);
static NoDbgRegParms sqInt genLowcodeUnaryInlinePrimitive4(sqInt prim);
static NoDbgRegParms sqInt genLowcodeUnaryInlinePrimitive5(sqInt prim);
static NoDbgRegParms sqInt genLowcodeUnaryInlinePrimitive(sqInt prim);
static NoDbgRegParms sqInt genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable);
static NoDbgRegParms usqInt genMethodAbortTrampolineFor(sqInt numArgs);
static NoDbgRegParms usqInt genPICAbortTrampolineFor(sqInt numArgs);
static NoDbgRegParms usqInt genPICMissTrampolineFor(sqInt numArgs);
static sqInt genPopStackBytecode(void);
static sqInt genPrimitiveClosureValue(void);
static sqInt genPrimitiveFullClosureValue(void);
static sqInt genPrimitivePerform(void);
static sqInt genPrimitivePerformWithArguments(void);
static sqInt genPushActiveContextBytecode(void);
static sqInt genPushClosureCopyCopiedValuesBytecode(void);
static NoDbgRegParms sqInt genPushLiteralIndex(sqInt literalIndex);
static NoDbgRegParms sqInt genPushLiteralVariable(sqInt literalIndex);
static NoDbgRegParms sqInt genPushMaybeContextReceiverVariable(sqInt slotIndex);
static sqInt genPushNewArrayBytecode(void);
static sqInt genPushReceiverBytecode(void);
static NoDbgRegParms sqInt genPushReceiverVariable(sqInt index);
static void genPushRegisterArgs(void);
static sqInt genPushRemoteTempLongBytecode(void);
static NoDbgRegParms sqInt genPushTemporaryVariable(sqInt index);
static sqInt genReturnReceiver(void);
static sqInt genReturnTopFromBlock(void);
static sqInt genReturnTopFromMethod(void);
static NoDbgRegParms sqInt genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static NoDbgRegParms sqInt genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static NoDbgRegParms usqInt genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3);
static NoDbgRegParms sqInt genSendnumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt genSpecialSelectorArithmetic(void);
static sqInt genSpecialSelectorClass(void);
static sqInt genSpecialSelectorComparison(void);
static sqInt genStaticallyResolvedSpecialSelectorComparison(void);
static NoDbgRegParms sqInt genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static NoDbgRegParms sqInt genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static NoDbgRegParms sqInt genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static NoDbgRegParms sqInt genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck);
static NoDbgRegParms sqInt genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex);
static sqInt genUpArrowReturn(void);
static NoDbgRegParms sqInt genVanillaInlinedIdenticalOrNotIf(sqInt orNot);
static NoDbgRegParms void initSimStackForFramefulMethod(sqInt startpc);
static NoDbgRegParms void initSimStackForFramelessBlock(sqInt startpc);
static NoDbgRegParms void initSimStackForFramelessMethod(sqInt startpc);
static NoDbgRegParms sqInt isNonForwarderReceiver(sqInt reg);
static void leaveNativeFrame(void);
static sqInt liveFloatRegisters(void);
static sqInt liveRegisters(void);
static NoDbgRegParms sqInt mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor);
static NoDbgRegParms void marshallSendArguments(sqInt numArgs);
static sqInt maybeCompilingFirstPassOfBlockWithInitialPushNil(void);
static NoDbgRegParms sqInt mergeWithFixupIfRequired(BytecodeFixup *fixup);
static NoDbgRegParms sqInt methodAbortTrampolineFor(sqInt numArgs);
static sqInt methodFoundInvalidPostScan(void);
static NoDbgRegParms int needsFrameIfMod16GENumArgs(sqInt stackDelta);
static NoDbgRegParms int needsFrameIfStackGreaterThanOne(sqInt stackDelta);
static NoDbgRegParms sqInt numberOfSpillsInTopNItems(sqInt n);
static NoDbgRegParms sqInt picAbortTrampolineFor(sqInt numArgs);
static sqInt prevInstIsPCAnnotated(void);
static int receiverIsInReceiverResultReg(void);
static NoDbgRegParms void reinitializeFixupsFromthrough(sqInt start, sqInt end);
static NoDbgRegParms sqInt scanBlock(BlockStart *blockStart);
static sqInt scanMethod(void);
static NoDbgRegParms sqInt squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils);
static NoDbgRegParms sqInt squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static NoDbgRegParms void ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static NoDbgRegParms void ssAllocateRequiredFloatReg(sqInt requiredReg);
static NoDbgRegParms void ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static NoDbgRegParms void ssFlushUpThroughReceiverVariable(sqInt slotIndex);
static NoDbgRegParms void ssFlushUpThroughTemporaryVariable(sqInt tempIndex);
static NoDbgRegParms void ssNativeFlushTo(sqInt index);
static NoDbgRegParms void ssNativePop(sqInt n);
static NoDbgRegParms void ssNativePush(sqInt n);
static CogSimStackNativeEntry * ssNativeTop(void);
static NoDbgRegParms CogSimStackNativeEntry * ssNativeValue(sqInt n);
static NoDbgRegParms void ssPopNativeSize(sqInt popSize);
static NoDbgRegParms void ssPop(sqInt n);
static NoDbgRegParms sqInt ssPushAnnotatedConstant(sqInt literal);
static NoDbgRegParms sqInt ssPushBaseoffset(sqInt reg, sqInt offset);
static NoDbgRegParms sqInt ssPushConstant(sqInt literal);
static NoDbgRegParms sqInt ssPushDesc(SimStackEntry simStackEntry);
static NoDbgRegParms sqInt ssPushNativeConstantFloat32(float aFloat32);
static NoDbgRegParms sqInt ssPushNativeConstantFloat64(double aFloat64);
static NoDbgRegParms sqInt ssPushNativeConstantInt32(sqInt anInt32);
static NoDbgRegParms sqInt ssPushNativeConstantInt64(sqLong anInt64);
static NoDbgRegParms sqInt ssPushNativeConstantPointer(sqInt aNativePointer);
static NoDbgRegParms sqInt ssPushNativeRegisterDoubleFloat(sqInt reg);
static NoDbgRegParms sqInt ssPushNativeRegisterSingleFloat(sqInt reg);
static NoDbgRegParms sqInt ssPushNativeRegister(sqInt reg);
static NoDbgRegParms sqInt ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg);
static NoDbgRegParms sqInt ssPushRegister(sqInt reg);
static NoDbgRegParms void ssPush(sqInt n);
static SimStackEntry ssSelfDescriptor(void);
static NoDbgRegParms void ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg);
static NoDbgRegParms sqInt ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg);
static NoDbgRegParms void ssStorePoptoReg(sqInt popBoolean, sqInt reg);
static CogSimStackEntry * ssTop(void);
static NoDbgRegParms CogSimStackEntry * ssValue(sqInt n);
static NoDbgRegParms sqInt stackEntryIsBoolean(CogSimStackEntry *simStackEntry);
static sqInt tempsValidAndVolatileEntriesSpilled(void);
static NoDbgRegParms sqInt tryCollapseTempVectorInitializationOfSize(sqInt slots);
static sqInt violatesEnsureSpilledSpillAssert(void);
static void voidReceiverResultRegContainsSelf(void);


/*** Variables ***/
static AbstractInstruction * abstractOpcodes;
static usqInt allocationThreshold;
static usqInt baseAddress;
static sqInt blockCount;
static AbstractInstruction * blockEntryLabel;
static AbstractInstruction * blockEntryNoContextSwitch;
static BlockStart * blockStarts;
static sqInt breakBlock;
static sqInt breakMethod;
static sqInt byte0;
static sqInt byte1;
static sqInt byte2;
static sqInt byte3;
static sqInt bytecodePC;
static sqInt bytecodeSetOffset;
static sqInt ceByteSizeOfTrampoline;
static sqInt ceCPICMissTrampoline;
static sqInt ceFetchContextInstVarTrampoline;
static sqInt ceFFICalloutTrampoline;
static sqInt ceFloatObjectOfTrampoline;
static sqInt ceFloatValueOfTrampoline;
static sqInt ceFlushICache;
static sqInt ceFreeTrampoline;
static sqInt ceInlineNewHashTrampoline;
static sqInt ceInstantiateClassIndexableSizeTrampoline;
static sqInt ceInstantiateClassTrampoline;
static sqInt ceLargeActiveContextInBlockTrampoline;
static sqInt ceLargeActiveContextInFullBlockTrampoline;
static sqInt ceLargeActiveContextInMethodTrampoline;
static sqInt ceMallocTrampoline;
static sqInt ceMethodAbortTrampoline;
static sqInt ceNewHashTrampoline;
static sqInt ceNonLocalReturnTrampoline;
static sqInt cePICAbortTrampoline;
static sqInt cePositive32BitIntegerTrampoline;
static sqInt cePositive32BitValueOfTrampoline;
static sqInt cePositive64BitIntegerTrampoline;
static sqInt cePositive64BitValueOfTrampoline;
static sqInt cePrimReturnEnterCogCode;
static sqInt cePrimReturnEnterCogCodeProfiling;
static sqInt ceReapAndResetErrorCodeTrampoline;
static sqInt ceScheduleScavengeTrampoline;
static sqInt ceSendMustBeBooleanAddFalseTrampoline;
static sqInt ceSendMustBeBooleanAddTrueTrampoline;
static sqInt ceSigned32BitIntegerTrampoline;
static sqInt ceSigned32BitValueOfTrampoline;
static sqInt ceSigned64BitIntegerTrampoline;
static sqInt ceSigned64BitValueOfTrampoline;
static sqInt ceSmallActiveContextInBlockTrampoline;
static sqInt ceSmallActiveContextInFullBlockTrampoline;
static sqInt ceSmallActiveContextInMethodTrampoline;
static sqInt ceStoreCheckContextReceiverTrampoline;
static sqInt ceStoreCheckTrampoline;
static sqInt ceStoreContextInstVarTrampoline;
static sqInt ceTraceBlockActivationTrampoline;
static sqInt ceTraceLinkedSendTrampoline;
static sqInt ceTraceStoreTrampoline;
static sqInt checkedEntryAlignment;
static sqInt closedPICSize;
static sqInt codeBase;
#if DUAL_MAPPED_CODE_ZONE
static sqInt codeToDataDelta;
#else
# define codeToDataDelta 0
#endif
static sqInt cogConstituentIndex;
static sqInt compactionInProgress;
static sqInt compilationPass;
static sqInt compilationTrace;
static sqInt cPICCaseSize;
static sqInt cPICEndOfCodeOffset;
static sqInt cPICEndSize;
static CogMethod * cPICPrototype;
static const int cStackAlignment = STACK_ALIGN_BYTES;
static sqInt currentCallCleanUpSize;
static sqInt debugBytecodePointers;
static sqInt debugFixupBreaks;
static sqInt debugOpcodeIndices;
static sqInt debugStackPointers;
static sqInt directedSuperBindingSendTrampolines[NumSendTrampolines];
static sqInt directedSuperSendTrampolines[NumSendTrampolines];
static sqInt disassemblingMethod;
static AbstractInstruction * endCPICCase0;
static sqInt endPC;
static AbstractInstruction * entry;
static sqInt entryPointMask;
static CogMethod * enumeratingCogMethod;
static sqInt expectedFPAlignment;
static sqInt expectedSPAlignment;
static sqInt extA;
static sqInt extB;
static sqInt firstCPICCaseOffset;
static sqInt firstOpcodeIndex;
static sqInt firstSend;
static BytecodeFixup * fixups;
static AbstractInstruction * fullBlockEntry;
static AbstractInstruction * fullBlockNoContextSwitchEntry;
static BytecodeDescriptor generatorTable[512] = {
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extendedPushBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ extendedStoreBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ extendedStoreAndPopBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ doubleExtendedDoAnythingBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtendedSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0 },
	{ genSecondExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushActiveContextBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushClosureCopyCopiedValuesBytecode, v3BlockCodeSize, 0, 0, 0, 4, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantZeroBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantOneBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushPseudoVariable, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNilFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtNopBytecode, 0, needsFrameNever, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genUnconditionalTrapBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extABytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extBBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genExtPushReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genExtPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushLiteralBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongPushTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushIntegerBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushCharacterBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtSendSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genCallMappedInlinedPrimitive, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1 },
	{ genExtUnconditionalJump, v4LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfTrue, v4LongBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfFalse, v4LongBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtStoreAndPopReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreAndPopLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtStoreReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 },
	{ genExtPushFullClosureBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushClosureBytecode, v4BlockCodeSize, 0, 0, 0, 3, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 }
};
static sqInt guardPageSize;
static sqInt initialPC;
static sqInt introspectionData;
static sqInt introspectionDataIndex;
static int labelCounter;
static sqInt lastDumpedLiteralIndex;
static sqInt lastSend;
static usqInt limitAddress;
static AbstractInstruction * literals;
static sqInt literalsSize;
static sqInt maxLitIndex;
static sqInt methodAbortTrampolines[4];
static sqInt methodBytesFreedSinceLastCompaction;
static sqInt methodCount;
static sqInt methodHeader;
static sqInt methodObj;
static sqInt methodOrBlockNumArgs;
static sqInt methodOrBlockNumTemps;
static usqIntptr_t minValidCallAddress;
static usqInt mzFreeStart;
static sqInt nextLiteralIndex;
static AbstractInstruction * noCheckEntry;
static sqInt numAbstractOpcodes;
static sqInt numExtB;
static usqInt objectReferencesInRuntime[NumObjRefsInRuntime+1];
static sqInt opcodeIndex;
static CogMethod *openPICList = 0;
static sqInt openPICSize;
static sqInt ordinarySendTrampolines[NumSendTrampolines];
static sqInt picAbortTrampolines[4];
static AbstractInstruction * picInterpretAbort;
static sqInt picMissTrampolines[4];
static AbstractInstruction * picMNUAbort;
static BytecodeDescriptor * prevBCDescriptor;
static PrimitiveDescriptor primitiveGeneratorTable[MaxCompiledPrimitiveIndex+1] = {
	{ 0, -1 },
	{ genPrimitiveAdd, 1 },
	{ genPrimitiveSubtract, 1 },
	{ genPrimitiveLessThan, 1 },
	{ genPrimitiveGreaterThan, 1 },
	{ genPrimitiveLessOrEqual, 1 },
	{ genPrimitiveGreaterOrEqual, 1 },
	{ genPrimitiveEqual, 1 },
	{ genPrimitiveNotEqual, 1 },
	{ genPrimitiveMultiply, 1 },
	{ genPrimitiveDivide, 1 },
	{ genPrimitiveMod, 1 },
	{ genPrimitiveDiv, 1 },
	{ genPrimitiveQuo, 1 },
	{ genPrimitiveBitAnd, 1 },
	{ genPrimitiveBitOr, 1 },
	{ genPrimitiveBitXor, 1 },
	{ genPrimitiveBitShift, 1 },
	{ genPrimitiveMakePoint, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveAsFloat, 0 },
	{ genPrimitiveFloatAdd, 1 },
	{ genPrimitiveFloatSubtract, 1 },
	{ genPrimitiveFloatLessThan, 1 },
	{ genPrimitiveFloatGreaterThan, 1 },
	{ genPrimitiveFloatLessOrEqual, 1 },
	{ genPrimitiveFloatGreaterOrEqual, 1 },
	{ genPrimitiveFloatEqual, 1 },
	{ genPrimitiveFloatNotEqual, 1 },
	{ genPrimitiveFloatMultiply, 1 },
	{ genPrimitiveFloatDivide, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveFloatSquareRoot, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveAt, 1 },
	{ genPrimitiveAtPut, 2 },
	{ genPrimitiveSize, 0 },
	{ genPrimitiveStringAt, 1 },
	{ genPrimitiveStringAtPut, 2 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genPrimitiveObjectAt, 1 },
	{ 0, -1 },
	{ genPrimitiveNew, 0 },
	{ genPrimitiveNewWithArg, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNewMethod, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitivePerform, -1 },
	{ genPrimitivePerformWithArguments, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringReplace, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentical, 1 },
	{ genPrimitiveClass, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveShallowCopy, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringCompareWith, 1 },
	{ genPrimitiveHashMultiply, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIntegerAt, 1 },
	{ genPrimitiveIntegerAtPut, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNotIdentical, 1 },
	{ genPrimitiveAsCharacter, -1 },
	{ genPrimitiveImmediateAsInteger, 0 },
	{ 0, -1 },
	{ genPrimitiveSlotAt, 1 },
	{ genPrimitiveSlotAtPut, 2 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 },
	{ genPrimitiveClosureValue, 2 },
	{ genPrimitiveClosureValue, 3 },
	{ genPrimitiveClosureValue, 4 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveHighBit, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveUninitializedNewWithArg, 1 }
};
static sqInt primitiveIndex;
static sqInt processorLock;
static sqInt receiverTags;
static sqInt runtimeObjectRefIndex;
static AbstractInstruction * sendMiss;
static sqInt simNativeSpillBase;
static CogSimStackNativeEntry simNativeStack[70];
static sqInt simNativeStackPtr;
static sqInt simNativeStackSize;
static sqInt simSpillBase;
static SimStackEntry simStack[70];
static sqInt simStackPtr;
static AbstractInstruction * stackCheckLabel;
static AbstractInstruction * stackOverflowCall;
static sqInt superSendTrampolines[NumSendTrampolines];
static sqInt tempOop;
static char *trampolineAddresses[NumTrampolines*2];
static sqInt trampolineTableIndex;
static sqInt uncheckedEntryAlignment;
static usqInt unpairedMethodList;
static sqInt varBaseAddress;
static usqInt youngReferrers;
static unsigned char codeModified;
static unsigned char deadCode;
static unsigned char directedSendUsesBinding;
static unsigned char hasMovableLiteral;
static unsigned char hasNativeFrame;
static unsigned char hasYoungReferent;
static unsigned char inBlock;
static unsigned char needsFrame;
static unsigned char regArgsHaveBeenPushed;
static unsigned char useTwoPaths;
static AbstractInstruction aMethodLabel;
static AbstractInstruction * const backEnd = &aMethodLabel;
#if DUAL_MAPPED_CODE_ZONE
static void (*ceFlushDCache)(usqIntptr_t from, usqIntptr_t to);
#endif
#if IMMUTABILITY
static sqInt ceStoreTrampolines[5];;
#endif
static AbstractInstruction * const methodLabel = &aMethodLabel;
static float thresholdRatio = 0.5f;
sqInt blockNoContextSwitchOffset;
sqInt breakPC;
sqInt cbEntryOffset;
sqInt cbNoSwitchEntryOffset;
sqInt ceBaseFrameReturnTrampoline;
sqInt ceCannotResumeTrampoline;
sqInt ceCheckForInterruptTrampoline;
sqInt ceReturnToInterpreterTrampoline;
#if !defined(cFramePointerInUse)
sqInt cFramePointerInUse;
#endif
sqInt cmEntryOffset;
sqInt cmNoCheckEntryOffset;
usqInt methodZoneBase;
sqInt missOffset;
int traceFlags = 8 /* prim trace log on by default */;
const char * traceFlagsMeanings[] = {
		"1: print trace", "2: trace sends", "4: trace block activations", "8: trace interpreter primitives",
		"16: trace events (context switches, GCs, etc)", "32: trace stack overflow (poll for events hook)",
		"64: trace linked sends", "128: trace fast C call interpreter primitives", null
	};
sqInt traceStores;
void (*ceCall0ArgsPIC)(void);
void (*ceCall1ArgsPIC)(void);
void (*ceCall2ArgsPIC)(void);
void (*ceCallCogCodePopReceiverAndClassRegs)(void);
void (*ceCallCogCodePopReceiverArg0Regs)(void);
void (*ceCallCogCodePopReceiverArg1Arg0Regs)(void);
void (*ceCallCogCodePopReceiverReg)(void);
void (*ceCaptureCStackPointers)(void);
void (*ceEnterCogCodePopReceiverReg)(void);
usqIntptr_t (*ceGetFP)(void);
usqIntptr_t (*ceGetSP)(void);
void (*ceInvokeInterpret)(void);
void (*realCECallCogCodePopReceiverAndClassRegs)(void);
void (*realCECallCogCodePopReceiverArg0Regs)(void);
void (*realCECallCogCodePopReceiverArg1Arg0Regs)(void);
void (*realCECallCogCodePopReceiverReg)(void);
void (*realCEEnterCogCodePopReceiverReg)(void);


/*** Macros ***/
#define inlineCacheValueForSelectorin(backEnd,selector,aCogMethod) (selector)
#define flushDCacheFromto(me,startAddress,endAddress) 0
#define flushICacheFromto(me,startAddress,endAddress) __clear_cache((char*) startAddress, (char*) (endAddress ))
#define roundUpToMethodAlignment(ignored,numBytes) (((numBytes) + 15) & -16)
#define cPICNumCases stackCheckOffset
#define cPICNumCasesHack hack hack hack i.e. the getter macro does all the work
#define abstractInstructionAt(index) (&abstractOpcodes[index])
#define addressIsInInstructions(address) (!((usqInt)(address) & (BytesPerWord-1)) \
							&& (address) >= &abstractOpcodes[0] \
							&& (address) < &abstractOpcodes[opcodeIndex])
#define allocateBlockStarts(numBlocks) do { \
		blockStarts = (numBlocks) ? alloca(sizeof(BlockStart) * (numBlocks)) : 0; \
} while (0)
#define assertValidDualZone() true
#define assertValidDualZoneReadAddress(address) 0
#define assertValidDualZoneWriteAddress(address) 0
#define backEnd() backEnd
#define blockAlignment() 8
#define blockStartAt(index) (&blockStarts[index])
#define ceBaseFrameReturnPC() ceBaseFrameReturnTrampoline
#define ceCannotResumePC() ((usqInt)ceCannotResumeTrampoline)
#define ceCheckForInterruptTrampoline() ceCheckForInterruptTrampoline
#define ceReturnToInterpreterPC() ((usqInt)ceReturnToInterpreterTrampoline)
#define codeByteAtput(address,value) byteAtput((address) + codeToDataDelta, value)
#define codeLong32Atput(address,value) long32Atput((address) + codeToDataDelta, value)
#define codeLong64Atput(address,value) long64Atput((address) + codeToDataDelta, value)
#define codeLongAtput(address,value) longAtput((address) + codeToDataDelta, value)
#define codeMemcpy(dest,src,bytes) memcpy(dest,src,bytes)
#define codeMemmove(dest,src,bytes) memmove((char *)(dest)+codeToDataDelta,src,bytes)
#define cr() putchar('\n')
#define entryOffset() cmEntryOffset
#define generatorAt(index) (&generatorTable[index])
#define getCodeToDataDelta() codeToDataDelta
#define getIsObjectReference() 2
#define halt() warning("halt")
#define haltmsg(msg) warning("halt: " msg)
#define interpretOffset() missOffset
#define mapPerMethodProfile() 0
#define maxCogCodeSize() (16*1024*1024)
#define maybeBreakGeneratingFromto(address,end) 0
#define maybeBreakGeneratingInstructionWithIndex(i) 0
#define maybeHaltIfDebugPC() 0
#define methodLabel() methodLabel
#define methodZoneBase() methodZoneBase
#define minCogMethodAddress() methodZoneBase
#define moveProfileToMethods() 0
#define noCheckEntryOffset() cmNoCheckEntryOffset
#define noContextSwitchBlockEntryOffset() blockNoContextSwitchOffset
#define notYetImplemented() warning("not yet implemented")
#define null 0
#define printNum(n) printf("%" PRIdSQINT, (sqInt) (n))
#define printOnTrace() (traceFlags & 1)
#define recordBlockTrace() (traceFlags & 4)
#define recordEventTrace() (traceFlags & 16)
#define recordFastCCallPrimTrace() (traceFlags & 128)
#define recordOverflowTrace() (traceFlags & 32)
#define recordPrimTrace() (traceFlags & 8)
#define recordSendTrace() (traceFlags & 2)
#define reportError(n) warning("compilation error")
#define setHasMovableLiteral(b) (hasMovableLiteral = (b))
#define setHasYoungReferent(b) (hasYoungReferent = (b))
#define varBaseAddress() varBaseAddress
#define nextOpenPIC methodObject
#define nextOpenPICHack hack hack hack i.e. the getter macro does all the work
#define freeStart() mzFreeStart
#define limitZony() ((CogMethod *)mzFreeStart)
#define methodBytesFreedSinceLastCompaction() methodBytesFreedSinceLastCompaction
#define youngReferrers() youngReferrers
#define numRegArgs() 2
#define maybeConstant(sse) ((sse)->constant)
#define literalInstructionAt(index) (&literals[index])
#define fullBlockEntryOffset() cbEntryOffset
#define fullBlockNoContextSwitchEntryOffset() cbNoSwitchEntryOffset
#define needsFrame() needsFrame
#define fixupAtIndex(index) (&fixups[index])
#define simNativeStackAt(index) (simNativeStack + (index))
#define simSelf() simStack
#define simStackAt(index) (simStack + (index))
#define traceDescriptor(ign) 0
#define traceFixupmerge(igu,ana) 0
#define traceMerge(ign) 0
#define traceSimStack() 0
#define traceSpill(ign) 0
#define allocatype(numElements, elementType) alloca((numElements)*sizeof(elementType))
#define numElementsIn(anArray) (sizeof(anArray)/sizeof(anArray[0]))
#define oopisGreaterThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) >= (usqInt)(otherOop))
#define oopisGreaterThanOrEqualToandLessThanOrEqualTo(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) <= (usqInt)(limitOop))
#define oopisGreaterThanOrEqualToandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisGreaterThan(anOop,otherOop) ((usqInt)(anOop) > (usqInt)(otherOop))
#define oopisGreaterThanandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) > (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisLessThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) <= (usqInt)(otherOop))
#define oopisLessThan(anOop,otherOop) ((usqInt)(anOop) < (usqInt)(otherOop))


/*** Methods ***/

	/* CogAbstractInstruction>>#addDependent: */
static NoDbgRegParms AbstractInstruction *
addDependent(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *anInstruction)
{
	if (!(((self_in_CogAbstractInstruction->dependent)) == null)) {
		(anInstruction->dependent = (self_in_CogAbstractInstruction->dependent));
	}
	return ((self_in_CogAbstractInstruction->dependent) = anInstruction);
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them. */

	/* CogAbstractInstruction>>#availableFloatRegisterOrNoneFor: */
static NoDbgRegParms sqInt
availableFloatRegisterOrNoneFor(AbstractInstruction *self_in_CogAbstractInstruction, sqInt liveRegsMask)
{
	if (!(((liveRegsMask & ((1U << DPFPReg0))) != 0))) {
		return DPFPReg0;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg1))) != 0))) {
		return DPFPReg1;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg2))) != 0))) {
		return DPFPReg2;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg3))) != 0))) {
		return DPFPReg3;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg4))) != 0))) {
		return DPFPReg4;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg5))) != 0))) {
		return DPFPReg5;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg6))) != 0))) {
		return DPFPReg6;
	}
	if (!(((liveRegsMask & ((1U << DPFPReg7))) != 0))) {
		return DPFPReg7;
	}
	return NoReg;
}


/*	For out-of-line literal support, clone a literal from a literal. */

	/* CogAbstractInstruction>>#cloneLiteralFrom: */
static NoDbgRegParms AbstractInstruction *
cloneLiteralFrom(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *existingLiteral)
{
	assert((((existingLiteral->opcode)) == Literal)
	 && ((((self_in_CogAbstractInstruction->dependent)) == null)
	 && (((self_in_CogAbstractInstruction->address)) == null)));
	(self_in_CogAbstractInstruction->opcode) = Literal;
	(self_in_CogAbstractInstruction->annotation) = (existingLiteral->annotation);
	((self_in_CogAbstractInstruction->operands))[0] = (((existingLiteral->operands))[0]);
	((self_in_CogAbstractInstruction->operands))[1] = (((existingLiteral->operands))[1]);
	((self_in_CogAbstractInstruction->operands))[2] = (((existingLiteral->operands))[2]);
	return self_in_CogAbstractInstruction;
}


/*	Load the stack pointer register with that of the C stack, effecting
	a switch to the C stack. Used when machine code calls into the
	CoInterpreter run-time (e.g. to invoke interpreter primitives). */

	/* CogAbstractInstruction>>#genLoadCStackPointer */
static NoDbgRegParms sqInt
genLoadCStackPointer(AbstractInstruction *self_in_CogAbstractInstruction)
{

	/* begin gen:literal:operand: */
	checkLiteralforInstruction(cStackPointerAddress(), genoperandoperand(MoveAwR, cStackPointerAddress(), NativeSPReg));
	return 0;
}


/*	Load the frame and stack pointer registers with those of the C stack,
	effecting a switch to the C stack. Used when machine code calls into
	the CoInterpreter run-time (e.g. to invoke interpreter primitives).
	N.B. CoInterpreter stack layout dictates that the stack pointer should be
	loaded first.
	The stack zone is allocated on the C stack before the interpreter runs and
	hence before CStackPointer and CFramePointer are captured. So when running
	in machine
	code the native stack pointer and frame pointer appear to be on a colder
	part of the
	stack to CStackPointer and CFramePointer. When CStackPointerhas been set
	and the frame pointer is still in machine code the current frame looks
	like it has lots of
	stack. If the frame pointer was set to CFramePointer before hand then it
	would be beyond the stack pointer for that one instruction. */

	/* CogAbstractInstruction>>#genLoadCStackPointers */
static NoDbgRegParms sqInt
genLoadCStackPointers(AbstractInstruction *self_in_CogAbstractInstruction)
{

	/* begin gen:literal:operand: */
	checkLiteralforInstruction(cStackPointerAddress(), genoperandoperand(MoveAwR, cStackPointerAddress(), NativeSPReg));
	checkLiteralforInstruction(cFramePointerAddress(), genoperandoperand(MoveAwR, cFramePointerAddress(), FPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack where there may be a C return address
	on top of stack below
	the last primitive argument. Assign SPReg first because typically it is
	used immediately afterwards.
 */

	/* CogAbstractInstruction>>#genLoadStackPointerForPrimCall: */
static NoDbgRegParms sqInt
genLoadStackPointerForPrimCall(AbstractInstruction *self_in_CogAbstractInstruction, sqInt spareReg)
{

	/* begin gen:literal:operand: */
	checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveAwR, stackPointerAddress(), SPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack. Assign SPReg first
	because typically it is used immediately afterwards. */

	/* CogAbstractInstruction>>#genLoadStackPointers */
static NoDbgRegParms sqInt
genLoadStackPointers(AbstractInstruction *self_in_CogAbstractInstruction)
{

	/* begin gen:literal:operand: */
	checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveAwR, stackPointerAddress(), SPReg));
	checkLiteralforInstruction(framePointerAddress(), genoperandoperand(MoveAwR, framePointerAddress(), FPReg));
	return 0;
}


/*	Switch back to the Smalltalk stack where there may be a C return address
	on top of stack below
	the last primitive argument. Assign SPReg first because typically it is
	used immediately afterwards.
 */

	/* CogAbstractInstruction>>#genLoadStackPointersForPrimCall: */
static NoDbgRegParms sqInt
genLoadStackPointersForPrimCall(AbstractInstruction *self_in_CogAbstractInstruction, sqInt spareReg)
{
	genLoadStackPointers(self_in_CogAbstractInstruction);
	return 0;
}


/*	Save the frame and stack pointer registers to the framePointer
	and stackPointer variables. Used to save the machine code frame
	for use by the run-time when calling into the CoInterpreter run-time. */

	/* CogAbstractInstruction>>#genSaveStackPointers */
static NoDbgRegParms sqInt
genSaveStackPointers(AbstractInstruction *self_in_CogAbstractInstruction)
{

	/* begin gen:operand:literal: */
	checkLiteralforInstruction(framePointerAddress(), genoperandoperand(MoveRAw, FPReg, framePointerAddress()));
	checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveRAw, SPReg, stackPointerAddress()));
	return 0;
}


/*	Generic register swap code. Subclasses for processors that have a true
	exchange operation will override to use it. */

	/* CogAbstractInstruction>>#genSwapR:R:Scratch: */
static NoDbgRegParms AbstractInstruction *
genSwapRRScratch(AbstractInstruction *self_in_CogAbstractInstruction, sqInt regA, sqInt regB, sqInt regTmp)
{
    AbstractInstruction *first;

	first = genoperandoperand(MoveRR, regA, regTmp);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, regB, regA);
	genoperandoperand(MoveRR, TempReg, regB);
	return first;
}

	/* CogAbstractInstruction>>#genWriteCResultIntoReg: */
static NoDbgRegParms AbstractInstruction *
genWriteCResultIntoReg(AbstractInstruction *self_in_CogAbstractInstruction, sqInt abstractRegister)
{
	if ((abstractRegister != NoReg)
	 && (abstractRegister != ABIResultReg)) {
		genoperandoperand(MoveRR, ABIResultReg, abstractRegister);
	}
	return self_in_CogAbstractInstruction;
}

	/* CogAbstractInstruction>>#genWriteCSecondResultIntoReg: */
static NoDbgRegParms AbstractInstruction *
genWriteCSecondResultIntoReg(AbstractInstruction *self_in_CogAbstractInstruction, sqInt abstractRegister)
{
	if ((abstractRegister != NoReg)
	 && (abstractRegister != (cResultRegisterHigh()))) {
		genoperandoperand(MoveRR, cResultRegisterHigh(), abstractRegister);
	}
	return self_in_CogAbstractInstruction;
}


/*	For out-of-line literal support, initialize a sharable literal. */

	/* CogAbstractInstruction>>#initializeSharableLiteral: */
static NoDbgRegParms AbstractInstruction *
initializeSharableLiteral(AbstractInstruction *self_in_CogAbstractInstruction, sqInt literal)
{
	(self_in_CogAbstractInstruction->opcode) = Literal;
	/* separate := nil for Slang */
	(self_in_CogAbstractInstruction->annotation) = null;
	(self_in_CogAbstractInstruction->address) = null;
	(self_in_CogAbstractInstruction->dependent) = null;
	((self_in_CogAbstractInstruction->operands))[0] = literal;
	((self_in_CogAbstractInstruction->operands))[1] = (1 + (((sqInt)((usqInt)(BytesPerOop) << 1))));
	((self_in_CogAbstractInstruction->operands))[2] = -1;
	return self_in_CogAbstractInstruction;
}


/*	For out-of-line literal support, initialize an unsharable literal. */

	/* CogAbstractInstruction>>#initializeUniqueLiteral: */
static NoDbgRegParms AbstractInstruction *
initializeUniqueLiteral(AbstractInstruction *self_in_CogAbstractInstruction, sqInt literal)
{
	(self_in_CogAbstractInstruction->opcode) = Literal;
	/* separate := nil for Slang */
	(self_in_CogAbstractInstruction->annotation) = null;
	(self_in_CogAbstractInstruction->address) = null;
	(self_in_CogAbstractInstruction->dependent) = null;
	((self_in_CogAbstractInstruction->operands))[0] = literal;
	((self_in_CogAbstractInstruction->operands))[1] = (0 + (((sqInt)((usqInt)(BytesPerOop) << 1))));
	((self_in_CogAbstractInstruction->operands))[2] = -1;
	return self_in_CogAbstractInstruction;
}

	/* CogAbstractInstruction>>#isAnInstruction: */
static NoDbgRegParms sqInt
isAnInstruction(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *addressOrInstruction)
{
	return (addressIsInInstructions(addressOrInstruction))
	 || (addressOrInstruction == (methodLabel()));
}

	/* CogAbstractInstruction>>#isJump */
static NoDbgRegParms int
isJump(AbstractInstruction *self_in_CogAbstractInstruction)
{
	return ((((self_in_CogAbstractInstruction->opcode)) >= FirstJump) && (((self_in_CogAbstractInstruction->opcode)) <= LastJump));
}


/*	Answer if an address can be accessed using the offset in a MoveMw:r:R: or
	similar instruction.
	We assume this is true for 32-bit processors and expect 64-bit processors
	to answer false
	for values in the interpreter or the object memory. */

	/* CogAbstractInstruction>>#isWithinMwOffsetRange: */
static NoDbgRegParms sqInt
isWithinMwOffsetRange(AbstractInstruction *self_in_CogAbstractInstruction, sqInt anAddress)
{
	return 1;
}


/*	Set the target of a jump instruction. These all have the target in the
	first operand. */

	/* CogAbstractInstruction>>#jmpTarget: */
static NoDbgRegParms AbstractInstruction *
jmpTarget(AbstractInstruction *self_in_CogAbstractInstruction, AbstractInstruction *anAbstractInstruction)
{
	((self_in_CogAbstractInstruction->operands))[0] = (((usqInt)anAbstractInstruction));
	return anAbstractInstruction;
}


/*	Answer the constant loaded by the instruction sequence just before this
	address: 
 */

	/* CogAbstractInstruction>>#literal32BeforeFollowingAddress: */
static NoDbgRegParms sqInt
literal32BeforeFollowingAddress(AbstractInstruction *self_in_CogAbstractInstruction, sqInt followingAddress)
{
	return literalBeforeFollowingAddress(self_in_CogAbstractInstruction, followingAddress);
}


/*	We assume here that calls and jumps look the same as regards their
	displacement. This works on at least x86, ARM and x86_64. Processors on
	which that isn't the
	case can override as necessary. */

	/* CogAbstractInstruction>>#relocateJumpLongBeforeFollowingAddress:by: */
static NoDbgRegParms AbstractInstruction *
relocateJumpLongBeforeFollowingAddressby(AbstractInstruction *self_in_CogAbstractInstruction, sqInt pc, sqInt delta)
{
	relocateCallBeforeReturnPCby(self_in_CogAbstractInstruction, pc, delta);
	return self_in_CogAbstractInstruction;
}


/*	Relocate a long conditional jump before pc. Default to relocating a
	non-conditional jump.
	Processors that have different formats for conditional and unconditional
	jumps override. */

	/* CogAbstractInstruction>>#relocateJumpLongConditionalBeforeFollowingAddress:by: */
static NoDbgRegParms AbstractInstruction *
relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction *self_in_CogAbstractInstruction, sqInt pc, sqInt delta)
{
	relocateJumpLongBeforeFollowingAddressby(self_in_CogAbstractInstruction, pc, delta);
	return self_in_CogAbstractInstruction;
}

	/* CogAbstractInstruction>>#resolveJumpTarget */
static NoDbgRegParms AbstractInstruction *
resolveJumpTarget(AbstractInstruction *self_in_CogAbstractInstruction)
{
    BytecodeFixup *fixup;

	assert(isJump(self_in_CogAbstractInstruction));
	fixup = ((BytecodeFixup *) (((self_in_CogAbstractInstruction->operands))[0]));
	if (addressIsInFixups(fixup)) {
		assert(addressIsInInstructions((fixup->targetInstruction)));
		jmpTarget(self_in_CogAbstractInstruction, (fixup->targetInstruction));
	}
	return self_in_CogAbstractInstruction;
}


/*	Rewrite a conditional jump long to jump to target. This version defaults
	to using
	rewriteJumpLongAt:, which works for many ISAs. Subclasses override if
	necessary.  */

	/* CogAbstractInstruction>>#rewriteConditionalJumpLongAt:target: */
static NoDbgRegParms sqInt
rewriteConditionalJumpLongAttarget(AbstractInstruction *self_in_CogAbstractInstruction, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteJumpLongAttarget(self_in_CogAbstractInstruction, callSiteReturnAddress, callTargetAddress);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	ADDS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-23 */

	/* CogARMCompiler>>#adds:rn:imm:ror: */
static NoDbgRegParms sqInt
addsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	ADD destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-23 */

	/* CogARMCompiler>>#add:rn:imm:ror: */
static NoDbgRegParms sqInt
addrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AddOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	return an ADD destReg, srcReg, addReg instruction
	ADD destReg, srcReg, addReg - ARM_ARM v7 DDI10406 p. A8-24 */

	/* CogARMCompiler>>#add:rn:rm: */
static NoDbgRegParms sqInt
addrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt addReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (addReg & 0xFFF);
}


/*	Answer the address of the __aeabi_idivmod() call provided by the ARM low
	level libs to do an integer divide that returns the quo in R0 and rem in
	R1. A word on the somewhat strange usage of idivmod herein; we need a
	declaration for the _aeabi_idivmod helper function, despite the fact that
	in a simple C program test, you don't.
	To get that declaration we need a variable to hang it off; thus the
	non-existent var idivmod, and in simulation we need to simulate it, which
	is what aeabiDiv:Mod: does.
 */

	/* CogARMCompiler>>#aeabiDivModFunctionAddr */
static NoDbgRegParms usqInt
aeabiDivModFunctionAddr(AbstractInstruction *self_in_CogARMCompiler)
{
    extern void __aeabi_idivmod(int dividend, int divisor);

	return (usqInt)__aeabi_idivmod;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	ANDS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-34 */

	/* CogARMCompiler>>#ands:rn:imm:ror: */
static NoDbgRegParms sqInt
andsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	AND destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 p. A8-34 */

	/* CogARMCompiler>>#and:rn:imm:ror: */
static NoDbgRegParms sqInt
andrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them.
	N.B. Do /not/ allocate TempReg. */
/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them.
	N.B. Do /not/ allocate TempReg. */

	/* CogARMCompiler>>#availableRegisterOrNoneFor: */
static NoDbgRegParms sqInt
availableRegisterOrNoneFor(AbstractInstruction *self_in_CogARMCompiler, sqInt liveRegsMask)
{
	if (!(((liveRegsMask & ((1U << Extra0Reg))) != 0))) {
		return Extra0Reg;
	}
	if (!(((liveRegsMask & ((1U << Extra1Reg))) != 0))) {
		return Extra1Reg;
	}
	if (!(((liveRegsMask & ((1U << Extra2Reg))) != 0))) {
		return Extra2Reg;
	}
	if (!(((liveRegsMask & ((1U << Arg1Reg))) != 0))) {
		return Arg1Reg;
	}
	if (!(((liveRegsMask & ((1U << Arg0Reg))) != 0))) {
		return Arg0Reg;
	}
	if (!(((liveRegsMask & ((1U << SendNumArgsReg))) != 0))) {
		return SendNumArgsReg;
	}
	if (!(((liveRegsMask & ((1U << ClassReg))) != 0))) {
		return ClassReg;
	}
	if (!(((liveRegsMask & ((1U << ReceiverResultReg))) != 0))) {
		return ReceiverResultReg;
	}
	return NoReg;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	BICS destReg, srcReg, #immediate ROR #rot - ARM_ARM v7 DDI10406 pp.
	A8-50-1 
 */

	/* CogARMCompiler>>#bics:rn:imm:ror: */
static NoDbgRegParms sqInt
bicsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(BicOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	return a BL offset instruction; offset is signed 24bits of WORD offset, so
	+_32Mbyte range. Return address is in LR
	BL offset - ARM_ARM v7 DDI10406 pp. A8-58-9
 */

	/* CogARMCompiler>>#bl: */
static NoDbgRegParms sqInt
bl(AbstractInstruction *self_in_CogARMCompiler, sqInt offset)
{
	return (((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (1 & 1))) << 24))) | ((((usqInt)(offset)) >> 2) & 0xFFFFFF));
}


/*	return a B offset instruction; offset is signed 24bits of WORD offset, so
	+_32Mbyte range
	B offset - ARM_ARM v7 DDI10406 pp. A8-44-5
 */

	/* CogARMCompiler>>#b: */
static NoDbgRegParms sqInt
b(AbstractInstruction *self_in_CogARMCompiler, sqInt offset)
{
	return (((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset)) >> 2) & 0xFFFFFF));
}


/*	ARMv8 calls and jumps span +/- 128 mb, more than enough for intra-zone
	calls and jumps.
 */

	/* CogARMCompiler>>#callInstructionByteSize */
static NoDbgRegParms sqInt
callInstructionByteSize(AbstractInstruction *self_in_CogARMCompiler)
{
	return 4;
}


/*	Answer the address that the call immediately preceding
	callSiteReturnAddress will jump to.
 */
/*	this is also used by #jumpLongTargetBeforeFollowingAddress:. */

	/* CogARMCompiler>>#callTargetFromReturnAddress: */
static NoDbgRegParms sqInt
callTargetFromReturnAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress)
{
    sqInt call;
    sqInt callDistance;
    sqInt relativeJump;

	call = longAt(callSiteReturnAddress - 4);
	assert((instructionIsB(self_in_CogARMCompiler, call))
	 || (instructionIsBL(self_in_CogARMCompiler, call)));
	/* begin extractOffsetFromBL: */
	relativeJump = call & 0xFFFFFF;
	relativeJump = (((relativeJump & (0x800000)) != 0)
		? ((int) (((sqInt)((usqInt)((relativeJump | 0x3F000000)) << 2))))
		: ((sqInt)((usqInt)(relativeJump) << 2)));
	callDistance = relativeJump;
	return (callSiteReturnAddress + 4) + (((int) callDistance));
}


/*	Because we don't use Thumb, each ARM instruction has 4 bytes. Many
	abstract opcodes need more than one instruction. Instructions that refer
	to constants and/or literals depend on literals being stored in-line or
	out-of-line. 
	N.B. The ^N forms are to get around the bytecode compiler's long branch
	limits which are exceeded when each case jumps around the otherwise. */

	/* CogARMCompiler>>#computeMaximumSize */
static NoDbgRegParms sqInt
computeMaximumSize(AbstractInstruction *self_in_CogARMCompiler)
{
    sqInt constant;
    sqInt constant1;
    sqInt constant2;
    sqInt constant4;
    sqInt constant5;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt i2;
    sqInt i3;
    unsigned int i7;
    unsigned int i8;
    unsigned int i9;
    int n1;
    int n2;
    int n3;
    int n4;
    sqInt r1;
    sqInt r2;
    sqInt r3;
    sqInt value;
    unsigned int value1;

	switch ((self_in_CogARMCompiler->opcode)) {
	case Label:
		return 0;

	case Literal:
	case Fill32:
	case Nop:
	case Call:
	case JumpR:
	case Jump:
	case JumpLong:
	case JumpZero:
	case JumpNonZero:
	case JumpNegative:
	case JumpNonNegative:
	case JumpOverflow:
	case JumpNoOverflow:
	case JumpCarry:
	case JumpNoCarry:
	case JumpLess:
	case JumpGreaterOrEqual:
	case JumpGreater:
	case JumpLessOrEqual:
	case JumpBelow:
	case JumpAboveOrEqual:
	case JumpAbove:
	case JumpBelowOrEqual:
	case JumpLongZero:
	case JumpLongNonZero:
	case Stop:
	case AddRR:
	case AndRR:
	case CmpRR:
	case OrRR:
	case XorRR:
	case SubRR:
	case AddRRR:
	case SubRRR:
	case NegateR:
	case LogicalShiftLeftCqR:
	case LogicalShiftRightCqR:
	case ArithmeticShiftRightCqRR:
	case LogicalShiftRightCqRR:
	case LogicalShiftLeftCqRR:
	case ArithmeticShiftRightCqR:
	case LogicalShiftLeftRR:
	case LogicalShiftRightRR:
	case ArithmeticShiftRightRR:
	case AddRdRd:
	case CmpRdRd:
	case SubRdRd:
	case MulRdRd:
	case DivRdRd:
	case SqrtRd:
	case ClzRR:
	case SMULL:
	case MSR:
	case CMPSMULL:
	case PopLDM:
	case PushSTM:
	case MoveRR:
	case MoveRdRd:
	case MoveRdM64r:
	case MoveM64rRd:
	case MoveXbrRR:
	case MoveRXbrR:
	case MoveXwrRR:
	case MoveRXwrR:
	case PopR:
	case PushR:
		return 4;

	case AlignmentNops:
		return (((self_in_CogARMCompiler->operands))[0]) - 4;

	case CallFull:
	case JumpFull:
	case AddCwR:
	case AndCwR:
	case CmpCwR:
	case OrCwR:
	case SubCwR:
	case XorCwR:
		return 8;

	case JumpFPEqual:
	case JumpFPNotEqual:
	case JumpFPLess:
	case JumpFPGreaterOrEqual:
	case JumpFPGreater:
	case JumpFPLessOrEqual:
	case JumpFPOrdered:
	case JumpFPUnordered:
	case ConvertRRd:
		return 8;

	case RetN:
		return ((((self_in_CogARMCompiler->operands))[0]) == 0
			? 4
			: 8);

	case AddCqR:
	case AddCqRR:
	case CmpCqR:
	case SubCqR:
		constant = ((self_in_CogARMCompiler->operands))[0];
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value = constant;
		while (1) {
			if ((value & 0xFF) == value) {
				return ((n1 = constant != value),
					4);
			}
			for (i1 = 2; i1 <= 30; i1 += 2) {
				if ((value & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == value) {
					return ((r1 = 32 - i1),
						(i7 = (((usqInt)(value)) >> i1) | ((((sqInt)((usqInt)(value) << (32 - i1)))) & 0xFFFFFFFFU)),
						(n2 = constant != value),
						4);
				}
			}
			if (!((value == constant)
			 && (constant != 0))) break;
			value = -constant;
		}
		return 8;

	case AndCqR:
	case AndCqRR:
	case XorCqR:
		constant1 = ((self_in_CogARMCompiler->operands))[0];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value1 = constant1;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				return ((n3 = constant1 != value1),
					4);
			}
			for (i2 = 2; i2 <= 30; i2 += 2) {
				if ((value1 & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value1) {
					return ((r2 = 32 - i2),
						(i8 = ((value1) >> i2) | ((value1 << (32 - i2)) & 0xFFFFFFFFU)),
						(n4 = constant1 != value1),
						4);
				}
			}
			if (!(value1 == constant1)) break;
			value1 = (constant1 < 0
				? -1 - constant1
				: (unsigned int)~constant1);
		}
		return 8;

	case OrCqR:
	case TstCqR:
	case LoadEffectiveAddressMwrR:
	case MoveM16rR:
		constant2 = ((self_in_CogARMCompiler->operands))[0];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((constant2 & 0xFF) == constant2) {
			return 4;
		}
		for (i3 = 2; i3 <= 30; i3 += 2) {
			if ((constant2 & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == constant2) {
				return ((r3 = 32 - i3),
					(i9 = (((usqInt)(constant2)) >> i3) | ((((sqInt)((usqInt)(constant2) << (32 - i3)))) & 0xFFFFFFFFU)),
					4);
			}
		}
		return 8;

	case MoveCqR:
		return 4 /* begin literalLoadInstructionBytes */;

	case MoveCwR:
		return 4 /* begin literalLoadInstructionBytes */;

	case MoveAwR:
	case MoveAbR:
	case PrefetchAw:
		return (		/* begin isAddressRelativeToVarBase: */
			((((self_in_CogARMCompiler->operands))[0]) != null)
		 && (((((self_in_CogARMCompiler->operands))[0]) >= (varBaseAddress()))
		 && (((((self_in_CogARMCompiler->operands))[0]) - (varBaseAddress())) < (0x1000)))
			? 4
			: 8);

	case MoveRAw:
	case MoveRAb:
		return (		/* begin isAddressRelativeToVarBase: */
			((((self_in_CogARMCompiler->operands))[1]) != null)
		 && (((((self_in_CogARMCompiler->operands))[1]) >= (varBaseAddress()))
		 && (((((self_in_CogARMCompiler->operands))[1]) - (varBaseAddress())) < (0x1000)))
			? 4
			: 8);

	case MoveRMwr:
	case MoveRMbr:
	case MoveRM16r:
		constant4 = ((self_in_CogARMCompiler->operands))[1];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(constant4)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (constant4 >= 0) {
				return 4;
			}
			else {
				return ((i11 = SQABS(constant4)),
					4);
			}
		}
		else {
			return 8;
		}

	case MoveMbrR:
	case MoveMwrR:
		constant5 = ((self_in_CogARMCompiler->operands))[0];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(constant5)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (constant5 >= 0) {
				return 4;
			}
			else {
				return ((i12 = SQABS(constant5)),
					4);
			}
		}
		else {
			return 8;
		}

	case PushCw:
		return 8;

	case PushCq:
		return 8;

	default:
		error("Case not found and no otherwise clause");
	}
	return 0;
}


/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */
/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */

	/* CogARMCompiler>>#concretizeAt: */
static NoDbgRegParms sqInt
concretizeAt(AbstractInstruction *self_in_CogARMCompiler, sqInt actualAddress)
{
	assert((actualAddress % 4) == 0);
	(self_in_CogARMCompiler->address) = actualAddress;
	(self_in_CogARMCompiler->machineCodeSize) = dispatchConcretize(self_in_CogARMCompiler);
	assert((((self_in_CogARMCompiler->maxSize)) == null)
	 || (((self_in_CogARMCompiler->maxSize)) >= ((self_in_CogARMCompiler->machineCodeSize))));
	return actualAddress + ((self_in_CogARMCompiler->machineCodeSize));
}


/*	Generate a CMP a, b, ASR #31 instruction, specifically for comparing the
	resutls of SMULLs in genMulR:R:
 */

	/* CogARMCompiler>>#concretizeCMPSMULL */
static NoDbgRegParms sqInt
concretizeCMPSMULL(AbstractInstruction *self_in_CogARMCompiler)
{
    usqInt hiReg;
    usqInt loReg;

	hiReg = ((self_in_CogARMCompiler->operands))[0];
	loReg = ((self_in_CogARMCompiler->operands))[1];
	/* begin machineCodeAt:put: */
	((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((hiReg << 16) | (0))) + (0xF80)) + (64)) + loReg);
	return 4;
}


/*	Concretize the current instruction, but with a condition. */

	/* CogARMCompiler>>#concretizeConditionalInstruction */
static NoDbgRegParms unsigned char
concretizeConditionalInstruction(AbstractInstruction *self_in_CogARMCompiler)
{
    sqInt aWord;
    sqInt i;
    sqInt instr;
    unsigned char savedCond;

	assert(((self_in_CogARMCompiler->conditionOrNil)) != null);
	savedCond = (self_in_CogARMCompiler->conditionOrNil);
	(self_in_CogARMCompiler->conditionOrNil) = null;
	(self_in_CogARMCompiler->machineCodeSize) = dispatchConcretize(self_in_CogARMCompiler);
	(self_in_CogARMCompiler->conditionOrNil) = savedCond;
	for (i = 0; i < ((self_in_CogARMCompiler->machineCodeSize)); i += 4) {
		instr = (((((self_in_CogARMCompiler->machineCode))[i / 4]) | (0xF0000000U)) - (0xF0000000U));
		aWord = instr | (((int)((usqInt)((((self_in_CogARMCompiler->conditionOrNil)) & 15)) << 28)));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[i / 4] = aWord;
	}
	return (self_in_CogARMCompiler->machineCodeSize);
}


/*	fill with operand 0 according to the processor's endianness */

	/* CogARMCompiler>>#concretizeFill32 */
static NoDbgRegParms sqInt
concretizeFill32(AbstractInstruction *self_in_CogARMCompiler)
{
    sqInt aWord;

	aWord = ((self_in_CogARMCompiler->operands))[0];
	/* begin machineCodeAt:put: */
	((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord;
	return 4;
}


/*	Generate an MSR CPSR_f, #flags instruction.
	Note that we only have business with the NZCV flags so we use
	N -> 8
	Z -> 4
	C -> 2
	V -> 1.
	You don't want to mess with this too much.
 */

	/* CogARMCompiler>>#concretizeMSR */
static NoDbgRegParms sqInt
concretizeMSR(AbstractInstruction *self_in_CogARMCompiler)
{
    sqInt aWord;
    usqInt flags;

	flags = ((self_in_CogARMCompiler->operands))[0];
	aWord = msr(self_in_CogARMCompiler, flags);
	/* begin machineCodeAt:put: */
	((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord;
	return 4;
}

	/* CogARMCompiler>>#concretizePushOrPopMultipleRegisters: */
static NoDbgRegParms sqInt
concretizePushOrPopMultipleRegisters(AbstractInstruction *self_in_CogARMCompiler, sqInt doPush)
{
	assert((((self_in_CogARMCompiler->operands))[0]) != 0);
	((self_in_CogARMCompiler->machineCode))[0] = ((((((int)((usqInt)(AL) << 28))) + ((doPush
	? 0x9200000
	: 0x8B00000))) + (((int)((usqInt)(SP) << 16)))) + (((self_in_CogARMCompiler->operands))[0]));
	return 4;
}


/*	Generate an SMULL loResultReg, hiResultReg, srcA, srcB instruction */

	/* CogARMCompiler>>#concretizeSMULL */
static NoDbgRegParms sqInt
concretizeSMULL(AbstractInstruction *self_in_CogARMCompiler)
{
    sqInt hiResultReg;
    usqInt loResultReg;
    usqInt srcA;
    usqInt srcB;


	/* NOTE: srcB contains the other mutiplicand at this point. It is OK to use it as the destination for the low part of the result and in fact this saves us moving it later */
	srcA = ((self_in_CogARMCompiler->operands))[0];
	loResultReg = (srcB = ((self_in_CogARMCompiler->operands))[1]);
	hiResultReg = RISCTempReg;
	/* begin machineCodeAt:put: */
	((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((((((int)((usqInt)(AL) << 28))) | ((0) | ((0xC00000) | (0)))) | ((((sqInt)((usqInt)(hiResultReg) << 16))) | (loResultReg << 12))) + (srcA << 8)) + (144)) + srcB);
	return 4;
}


/*	test for the NV condition code; this isn't allowed as an actual condition
	and is used to encdoe many of the newer instructions
 */

	/* CogARMCompiler>>#conditionIsNotNever: */
static NoDbgRegParms int
conditionIsNotNever(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (((usqInt)(instr)) >> 28) < 15;
}


/*	return an {opcode} destReg, srcReg, addReg lsl #shft */
/*	important detail - a 0 shft requires setting the shift-type code to 0 to
	avoid potential instruction confusion
 */

	/* CogARMCompiler>>#dataOpType:rd:rn:rm:lsr: */
static NoDbgRegParms sqInt
dataOpTyperdrnrmlsr(AbstractInstruction *self_in_CogARMCompiler, sqInt armOpcode, sqInt destReg, sqInt srcReg, sqInt addReg, sqInt shft)
{
	if (shft == 0) {
		return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((sqInt)((usqInt)(armOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (addReg & 0xFFF);
	}
	else {
		return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((sqInt)((usqInt)(armOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | ((((((sqInt)((usqInt)(shft) << 7))) | 32) | addReg) & 0xFFF);
	}
}


/*	Attempt to generate concrete machine code for the instruction at address.
	This is the inner dispatch of concretizeAt: actualAddress which exists
	only to get around the branch size limits in the SqueakV3 (blue book
	derived) bytecode set. */

	/* CogARMCompiler>>#dispatchConcretize */
static NoDbgRegParms sqInt
dispatchConcretize(AbstractInstruction *self_in_CogARMCompiler)
{
    usqInt addressOperand;
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord10;
    sqInt aWord11;
    sqInt aWord110;
    sqInt aWord111;
    sqInt aWord1110;
    sqInt aWord1111;
    sqInt aWord1112;
    sqInt aWord1113;
    sqInt aWord1114;
    sqInt aWord112;
    sqInt aWord113;
    sqInt aWord114;
    sqInt aWord115;
    sqInt aWord116;
    sqInt aWord117;
    sqInt aWord118;
    sqInt aWord119;
    sqInt aWord12;
    sqInt aWord120;
    sqInt aWord121;
    sqInt aWord1210;
    sqInt aWord122;
    sqInt aWord123;
    sqInt aWord124;
    sqInt aWord125;
    sqInt aWord126;
    sqInt aWord127;
    sqInt aWord128;
    sqInt aWord129;
    sqInt aWord13;
    sqInt aWord130;
    sqInt aWord131;
    sqInt aWord132;
    sqInt aWord133;
    sqInt aWord134;
    sqInt aWord135;
    sqInt aWord136;
    sqInt aWord14;
    sqInt aWord15;
    sqInt aWord16;
    sqInt aWord17;
    sqInt aWord18;
    sqInt aWord19;
    sqInt aWord2;
    sqInt aWord20;
    sqInt aWord21;
    sqInt aWord210;
    sqInt aWord211;
    sqInt aWord2110;
    sqInt aWord2111;
    sqInt aWord212;
    sqInt aWord213;
    sqInt aWord214;
    sqInt aWord215;
    sqInt aWord216;
    sqInt aWord217;
    sqInt aWord218;
    sqInt aWord219;
    sqInt aWord22;
    sqInt aWord220;
    sqInt aWord221;
    sqInt aWord222;
    sqInt aWord23;
    sqInt aWord24;
    sqInt aWord25;
    sqInt aWord26;
    sqInt aWord27;
    sqInt aWord28;
    sqInt aWord29;
    sqInt aWord3;
    sqInt aWord30;
    sqInt aWord31;
    sqInt aWord310;
    sqInt aWord311;
    sqInt aWord312;
    sqInt aWord313;
    sqInt aWord314;
    sqInt aWord315;
    sqInt aWord316;
    sqInt aWord32;
    sqInt aWord33;
    sqInt aWord34;
    sqInt aWord35;
    sqInt aWord36;
    sqInt aWord37;
    sqInt aWord38;
    sqInt aWord39;
    sqInt aWord4;
    sqInt aWord40;
    sqInt aWord41;
    sqInt aWord410;
    sqInt aWord411;
    sqInt aWord42;
    sqInt aWord43;
    sqInt aWord44;
    sqInt aWord45;
    sqInt aWord46;
    sqInt aWord47;
    sqInt aWord48;
    sqInt aWord49;
    sqInt aWord5;
    sqInt aWord50;
    sqInt aWord51;
    sqInt aWord52;
    sqInt aWord53;
    sqInt aWord54;
    sqInt aWord55;
    sqInt aWord56;
    sqInt aWord57;
    sqInt aWord58;
    sqInt aWord59;
    sqInt aWord6;
    sqInt aWord60;
    sqInt aWord61;
    sqInt aWord62;
    sqInt aWord63;
    sqInt aWord64;
    sqInt aWord65;
    sqInt aWord66;
    sqInt aWord67;
    sqInt aWord68;
    sqInt aWord69;
    sqInt aWord7;
    sqInt aWord70;
    sqInt aWord71;
    sqInt aWord72;
    sqInt aWord73;
    sqInt aWord74;
    sqInt aWord75;
    sqInt aWord76;
    sqInt aWord77;
    sqInt aWord8;
    sqInt aWord9;
    usqInt base;
    usqInt base1;
    usqInt base2;
    usqInt base3;
    usqInt baseReg;
    usqInt baseReg1;
    usqInt baseReg2;
    usqInt constant;
    usqInt constant1;
    usqInt constant10;
    usqInt constant11;
    usqInt constant12;
    usqInt constant13;
    usqInt constant14;
    usqInt constant15;
    usqInt constant2;
    usqInt constant3;
    usqInt constant4;
    sqInt constant5;
    usqInt constant6;
    usqInt constant7;
    usqInt constant8;
    usqInt constant9;
    AbstractInstruction *dependentChain;
    usqInt dest;
    usqInt dest1;
    usqInt dest2;
    usqInt destAddr;
    usqInt destAddr1;
    usqInt destReg;
    usqInt destReg1;
    usqInt destReg10;
    usqInt destReg11;
    usqInt destReg12;
    usqInt destReg13;
    usqInt destReg14;
    usqInt destReg15;
    usqInt destReg2;
    usqInt destReg3;
    usqInt destReg4;
    usqInt destReg5;
    usqInt destReg6;
    usqInt destReg7;
    usqInt destReg8;
    usqInt destReg9;
    usqInt distance;
    usqInt distance1;
    usqInt distance2;
    usqInt distance3;
    usqInt distance4;
    usqInt distance5;
    usqInt distReg;
    usqInt distReg1;
    usqInt distReg2;
    usqInt dstReg;
    usqInt dstReg1;
    sqInt flagsOrOpcode;
    sqInt flagsOrOpcode1;
    sqInt flagsOrOpcode11;
    sqInt flagsOrOpcode12;
    sqInt flagsOrOpcode13;
    sqInt flagsOrOpcode14;
    sqInt flagsOrOpcode2;
    sqInt flagsOrOpcode3;
    sqInt flagsOrOpcode4;
    sqInt flagsOrOpcode5;
    usqInt fpReg;
    sqInt hb;
    sqInt hb1;
    sqInt hb11;
    sqInt hb12;
    sqInt hb2;
    sqInt hb3;
    sqInt hb4;
    sqInt hb5;
    sqInt hb6;
    sqInt i;
    sqInt i1;
    sqInt i10;
    sqInt i11;
    sqInt i12;
    sqInt i13;
    sqInt i14;
    sqInt i15;
    sqInt i16;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    sqInt i7;
    sqInt i8;
    unsigned int immediate101;
    sqInt immediate102;
    unsigned int immediate103;
    unsigned int immediate1101;
    unsigned int immediate111;
    sqInt immediate112;
    usqInt immediate121;
    sqInt immediate131;
    sqInt immediate141;
    unsigned int immediate151;
    sqInt immediate16;
    unsigned int immediate171;
    unsigned int immediate181;
    unsigned int immediate191;
    unsigned int immediate201;
    unsigned int immediate21;
    unsigned int immediate22;
    sqInt immediate23;
    sqInt immediate31;
    sqInt immediate41;
    unsigned int immediate51;
    unsigned int immediate61;
    unsigned int immediate71;
    unsigned int immediate81;
    unsigned int immediate91;
    usqInt index;
    usqInt index1;
    usqInt index2;
    usqInt index3;
    sqInt instrOffset;
    sqInt instrOffset1;
    sqInt instrOffset10;
    sqInt instrOffset11;
    sqInt instrOffset12;
    sqInt instrOffset13;
    sqInt instrOffset14;
    sqInt instrOffset15;
    sqInt instrOffset16;
    sqInt instrOffset17;
    sqInt instrOffset18;
    sqInt instrOffset19;
    sqInt instrOffset2;
    sqInt instrOffset20;
    sqInt instrOffset21;
    sqInt instrOffset22;
    sqInt instrOffset23;
    sqInt instrOffset24;
    sqInt instrOffset25;
    sqInt instrOffset26;
    sqInt instrOffset27;
    sqInt instrOffset28;
    sqInt instrOffset29;
    sqInt instrOffset3;
    sqInt instrOffset30;
    sqInt instrOffset4;
    sqInt instrOffset5;
    sqInt instrOffset6;
    sqInt instrOffset7;
    sqInt instrOffset8;
    sqInt instrOffset9;
    int invert11;
    int invert12;
    int invert21;
    int invert22;
    int invert31;
    int invert32;
    int invert41;
    int invert42;
    int invert5;
    int invert6;
    unsigned int invVal;
    sqInt i9;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    AbstractInstruction *jumpTarget10;
    AbstractInstruction *jumpTarget11;
    AbstractInstruction *jumpTarget110;
    AbstractInstruction *jumpTarget111;
    AbstractInstruction *jumpTarget112;
    AbstractInstruction *jumpTarget113;
    AbstractInstruction *jumpTarget114;
    AbstractInstruction *jumpTarget115;
    AbstractInstruction *jumpTarget116;
    AbstractInstruction *jumpTarget117;
    AbstractInstruction *jumpTarget118;
    AbstractInstruction *jumpTarget119;
    AbstractInstruction *jumpTarget12;
    AbstractInstruction *jumpTarget120;
    AbstractInstruction *jumpTarget121;
    AbstractInstruction *jumpTarget122;
    AbstractInstruction *jumpTarget123;
    AbstractInstruction *jumpTarget124;
    AbstractInstruction *jumpTarget13;
    AbstractInstruction *jumpTarget14;
    AbstractInstruction *jumpTarget15;
    AbstractInstruction *jumpTarget16;
    AbstractInstruction *jumpTarget17;
    AbstractInstruction *jumpTarget18;
    AbstractInstruction *jumpTarget19;
    AbstractInstruction *jumpTarget2;
    AbstractInstruction *jumpTarget20;
    AbstractInstruction *jumpTarget21;
    AbstractInstruction *jumpTarget22;
    AbstractInstruction *jumpTarget23;
    AbstractInstruction *jumpTarget24;
    AbstractInstruction *jumpTarget25;
    AbstractInstruction *jumpTarget26;
    AbstractInstruction *jumpTarget27;
    AbstractInstruction *jumpTarget28;
    AbstractInstruction *jumpTarget29;
    AbstractInstruction *jumpTarget3;
    AbstractInstruction *jumpTarget30;
    AbstractInstruction *jumpTarget31;
    AbstractInstruction *jumpTarget32;
    AbstractInstruction *jumpTarget33;
    AbstractInstruction *jumpTarget34;
    AbstractInstruction *jumpTarget4;
    AbstractInstruction *jumpTarget5;
    AbstractInstruction *jumpTarget6;
    AbstractInstruction *jumpTarget7;
    AbstractInstruction *jumpTarget8;
    AbstractInstruction *jumpTarget9;
    usqInt maskReg;
    int negate11;
    int negate12;
    int negate21;
    int negate22;
    int negate3;
    int negate4;
    int offset;
    sqInt offset1;
    sqInt offset10;
    sqInt offset11;
    sqInt offset12;
    sqInt offset13;
    sqInt offset14;
    sqInt offset15;
    sqInt offset16;
    sqInt offset17;
    sqInt offset18;
    sqInt offset19;
    sqInt offset2;
    sqInt offset20;
    sqInt offset21;
    sqInt offset22;
    sqInt offset23;
    sqInt offset24;
    sqInt offset25;
    sqInt offset26;
    sqInt offset27;
    sqInt offset28;
    sqInt offset29;
    sqInt offset3;
    sqInt offset30;
    usqInt offset31;
    sqInt offset32;
    sqInt offset33;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt offset9;
    sqInt p;
    sqInt rd;
    sqInt rd1;
    int rd10;
    sqInt rd11;
    int rd12;
    sqInt rd13;
    sqInt rd14;
    int rd15;
    sqInt rd16;
    sqInt rd17;
    sqInt rd18;
    sqInt rd19;
    int rd2;
    sqInt rd20;
    sqInt rd21;
    int rd3;
    int rd4;
    int rd5;
    int rd6;
    int rd7;
    usqInt rd8;
    usqInt rd9;
    usqInt reg;
    usqInt reg1;
    usqInt reg2;
    usqInt reg3;
    usqInt reg4;
    usqInt reg5;
    usqInt reg6;
    usqInt reg7;
    usqInt regA;
    usqInt regB;
    usqInt regLHS;
    usqInt regLHS1;
    usqInt regLHS2;
    usqInt regLHS3;
    usqInt regLHS4;
    usqInt regRHS;
    usqInt regRHS1;
    usqInt regRHS2;
    usqInt regRHS3;
    usqInt rn;
    usqInt rn1;
    usqInt rn10;
    usqInt rn11;
    usqInt rn110;
    usqInt rn12;
    usqInt rn13;
    usqInt rn14;
    usqInt rn15;
    usqInt rn16;
    usqInt rn17;
    usqInt rn18;
    usqInt rn19;
    usqInt rn2;
    usqInt rn20;
    usqInt rn21;
    usqInt rn22;
    usqInt rn23;
    usqInt rn24;
    usqInt rn25;
    usqInt rn26;
    usqInt rn27;
    usqInt rn28;
    usqInt rn29;
    usqInt rn3;
    usqInt rn4;
    usqInt rn5;
    usqInt rn6;
    usqInt rn7;
    usqInt rn8;
    usqInt rn9;
    sqInt rot101;
    sqInt rot111;
    sqInt rot121;
    sqInt rot131;
    sqInt rot141;
    sqInt rot15;
    sqInt rot16;
    sqInt rot17;
    sqInt rot21;
    sqInt rot31;
    sqInt rot41;
    sqInt rot51;
    sqInt rot61;
    sqInt rot62;
    sqInt rot71;
    sqInt rot81;
    sqInt rot91;
    usqInt src;
    usqInt src1;
    usqInt srcAddr;
    usqInt srcAddr1;
    usqInt srcReg;
    usqInt srcReg1;
    usqInt srcReg10;
    usqInt srcReg11;
    usqInt srcReg12;
    usqInt srcReg13;
    usqInt srcReg14;
    usqInt srcReg15;
    usqInt srcReg16;
    usqInt srcReg17;
    usqInt srcReg18;
    usqInt srcReg19;
    usqInt srcReg2;
    usqInt srcReg20;
    usqInt srcReg21;
    usqInt srcReg22;
    usqInt srcReg23;
    usqInt srcReg24;
    usqInt srcReg3;
    usqInt srcReg4;
    usqInt srcReg5;
    usqInt srcReg6;
    usqInt srcReg7;
    usqInt srcReg8;
    usqInt srcReg9;
    int u4;
    int u5;
    sqInt val;
    sqInt val1;
    sqInt val11;
    sqInt val12;
    usqInt val2;
    sqInt val3;
    sqInt val4;
    sqInt val5;
    sqInt val6;
    unsigned int value;
    sqInt value1;
    sqInt value2;
    unsigned int value3;
    sqInt value4;
    unsigned int value5;
    unsigned int value6;
    unsigned int value7;
    sqInt word;
    usqInt word1;
    sqInt word2;
    usqInt word3;

	if (!(((self_in_CogARMCompiler->conditionOrNil)) == null)) {
		return concretizeConditionalInstruction(self_in_CogARMCompiler);
	}
	switch ((self_in_CogARMCompiler->opcode)) {
	case Label:
		/* begin concretizeLabel */
		dependentChain = (self_in_CogARMCompiler->dependent);
		while (!(dependentChain == null)) {
			/* begin updateLabel: */
			if (((dependentChain->opcode)) != Literal) {
				assert((((dependentChain->opcode)) == MoveCwR)
				 || (((dependentChain->opcode)) == PushCw));
				((dependentChain->operands))[0] = (((self_in_CogARMCompiler->address)) + (((self_in_CogARMCompiler->operands))[1]));
			}
			dependentChain = (dependentChain->dependent);
		}
		return 0;

	case Literal:
		return concretizeLiteral(self_in_CogARMCompiler);

	case AlignmentNops:
		/* begin concretizeAlignmentNops */
		assert((((self_in_CogARMCompiler->machineCodeSize)) % 4) == 0);
		for (p = 0; p < ((self_in_CogARMCompiler->machineCodeSize)); p += 4) {
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[p / 4] = 0xE1A00000U;
		}
		return (self_in_CogARMCompiler->machineCodeSize);

	case Fill32:
		return concretizeFill32(self_in_CogARMCompiler);

	case Nop:
		/* begin concretizeNop */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 0xE1A00000U;
		return 4;

	case Call:
		/* begin concretizeCall */
		assert((((self_in_CogARMCompiler->operands))[0]) != 0);
		assert(((((self_in_CogARMCompiler->operands))[0]) % 4) == 0);
		/* normal pc offset */
		offset = (((int) (((self_in_CogARMCompiler->operands))[0]))) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset));
		aWord = bl(self_in_CogARMCompiler, offset);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord;
		return 4;

	case CallFull:
		/* begin concretizeCallFull */
		jumpTarget1 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget1))
		 || (jumpTarget1 == (methodLabel()))) {
			jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
		}
		assert(jumpTarget1 != 0);
		jumpTarget = jumpTarget1;
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord39 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord39;
		instrOffset9 = 4;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset9 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((1 & 1)) << 5)))) | ConcreteIPReg));
		assert(instrOffset9 == (literalLoadInstructionBytes(self_in_CogARMCompiler)));
		return instrOffset9 + 4;

	case JumpR:
		/* begin concretizeJumpR */
		/* bx reg */
		reg = ((self_in_CogARMCompiler->operands))[0];
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((0 & 1)) << 5)))) | reg));
		return 4;

	case JumpFull:
		/* begin concretizeJumpFull */
		jumpTarget11 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget11))
		 || (jumpTarget11 == (methodLabel()))) {
			jumpTarget11 = ((AbstractInstruction *) ((jumpTarget11->address)));
		}
		assert(jumpTarget11 != 0);
		jumpTarget2 = jumpTarget11;
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord40 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord40;
		instrOffset10 = 4;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset10 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x12FFF10 | (((int)((usqInt)((0 & 1)) << 5)))) | ConcreteIPReg));
		return instrOffset10 + 4;

	case JumpLong:
	case Jump:
		/* begin concretizeConditionalJump: */
		jumpTarget12 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget12);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget12))
		 || (jumpTarget12 == (methodLabel()))) {
			jumpTarget12 = ((AbstractInstruction *) ((jumpTarget12->address)));
		}
		assert(jumpTarget12 != 0);
		jumpTarget3 = jumpTarget12;
		offset8 = (((int) jumpTarget3)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset8));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset8)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLongZero:
	case JumpZero:
		/* begin concretizeConditionalJump: */
		jumpTarget13 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget13);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget13))
		 || (jumpTarget13 == (methodLabel()))) {
			jumpTarget13 = ((AbstractInstruction *) ((jumpTarget13->address)));
		}
		assert(jumpTarget13 != 0);
		jumpTarget4 = jumpTarget13;
		offset9 = (((int) jumpTarget4)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset9));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(EQ) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset9)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLongNonZero:
	case JumpNonZero:
		/* begin concretizeConditionalJump: */
		jumpTarget14 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget14);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget14))
		 || (jumpTarget14 == (methodLabel()))) {
			jumpTarget14 = ((AbstractInstruction *) ((jumpTarget14->address)));
		}
		assert(jumpTarget14 != 0);
		jumpTarget5 = jumpTarget14;
		offset10 = (((int) jumpTarget5)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset10));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(NE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset10)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNegative:
		/* begin concretizeConditionalJump: */
		jumpTarget15 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget15);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget15))
		 || (jumpTarget15 == (methodLabel()))) {
			jumpTarget15 = ((AbstractInstruction *) ((jumpTarget15->address)));
		}
		assert(jumpTarget15 != 0);
		jumpTarget6 = jumpTarget15;
		offset11 = (((int) jumpTarget6)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset11));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(MI) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset11)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNonNegative:
		/* begin concretizeConditionalJump: */
		jumpTarget16 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget16);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget16))
		 || (jumpTarget16 == (methodLabel()))) {
			jumpTarget16 = ((AbstractInstruction *) ((jumpTarget16->address)));
		}
		assert(jumpTarget16 != 0);
		jumpTarget7 = jumpTarget16;
		offset12 = (((int) jumpTarget7)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset12));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(PL) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset12)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpOverflow:
		/* begin concretizeConditionalJump: */
		jumpTarget17 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget17);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget17))
		 || (jumpTarget17 == (methodLabel()))) {
			jumpTarget17 = ((AbstractInstruction *) ((jumpTarget17->address)));
		}
		assert(jumpTarget17 != 0);
		jumpTarget8 = jumpTarget17;
		offset13 = (((int) jumpTarget8)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset13));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(VS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset13)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNoOverflow:
		/* begin concretizeConditionalJump: */
		jumpTarget18 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget18);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget18))
		 || (jumpTarget18 == (methodLabel()))) {
			jumpTarget18 = ((AbstractInstruction *) ((jumpTarget18->address)));
		}
		assert(jumpTarget18 != 0);
		jumpTarget9 = jumpTarget18;
		offset14 = (((int) jumpTarget9)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset14));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(VC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset14)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpCarry:
	case JumpAboveOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget19 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget19);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget19))
		 || (jumpTarget19 == (methodLabel()))) {
			jumpTarget19 = ((AbstractInstruction *) ((jumpTarget19->address)));
		}
		assert(jumpTarget19 != 0);
		jumpTarget10 = jumpTarget19;
		offset15 = (((int) jumpTarget10)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset15));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(CS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset15)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpNoCarry:
	case JumpBelow:
		/* begin concretizeConditionalJump: */
		jumpTarget110 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget110);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget110))
		 || (jumpTarget110 == (methodLabel()))) {
			jumpTarget110 = ((AbstractInstruction *) ((jumpTarget110->address)));
		}
		assert(jumpTarget110 != 0);
		jumpTarget20 = jumpTarget110;
		offset16 = (((int) jumpTarget20)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset16));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(CC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset16)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLess:
		/* begin concretizeConditionalJump: */
		jumpTarget111 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget111);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget111))
		 || (jumpTarget111 == (methodLabel()))) {
			jumpTarget111 = ((AbstractInstruction *) ((jumpTarget111->address)));
		}
		assert(jumpTarget111 != 0);
		jumpTarget21 = jumpTarget111;
		offset17 = (((int) jumpTarget21)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset17));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(LT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset17)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpGreaterOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget112 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget112);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget112))
		 || (jumpTarget112 == (methodLabel()))) {
			jumpTarget112 = ((AbstractInstruction *) ((jumpTarget112->address)));
		}
		assert(jumpTarget112 != 0);
		jumpTarget22 = jumpTarget112;
		offset18 = (((int) jumpTarget22)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset18));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(GE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset18)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpGreater:
		/* begin concretizeConditionalJump: */
		jumpTarget113 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget113);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget113))
		 || (jumpTarget113 == (methodLabel()))) {
			jumpTarget113 = ((AbstractInstruction *) ((jumpTarget113->address)));
		}
		assert(jumpTarget113 != 0);
		jumpTarget23 = jumpTarget113;
		offset19 = (((int) jumpTarget23)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset19));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(GT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset19)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpLessOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget114 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget114);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget114))
		 || (jumpTarget114 == (methodLabel()))) {
			jumpTarget114 = ((AbstractInstruction *) ((jumpTarget114->address)));
		}
		assert(jumpTarget114 != 0);
		jumpTarget24 = jumpTarget114;
		offset20 = (((int) jumpTarget24)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset20));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(LE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset20)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpAbove:
		/* begin concretizeConditionalJump: */
		jumpTarget115 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget115);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget115))
		 || (jumpTarget115 == (methodLabel()))) {
			jumpTarget115 = ((AbstractInstruction *) ((jumpTarget115->address)));
		}
		assert(jumpTarget115 != 0);
		jumpTarget25 = jumpTarget115;
		offset21 = (((int) jumpTarget25)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset21));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(HI) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset21)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpBelowOrEqual:
		/* begin concretizeConditionalJump: */
		jumpTarget116 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget116);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget116))
		 || (jumpTarget116 == (methodLabel()))) {
			jumpTarget116 = ((AbstractInstruction *) ((jumpTarget116->address)));
		}
		assert(jumpTarget116 != 0);
		jumpTarget26 = jumpTarget116;
		offset22 = (((int) jumpTarget26)) - (((int) (((self_in_CogARMCompiler->address)) + 8)));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset22));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(LS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset22)) >> 2) & 0xFFFFFF)));
		return 4;

	case JumpFPEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget117 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget117);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget117))
		 || (jumpTarget117 == (methodLabel()))) {
			jumpTarget117 = ((AbstractInstruction *) ((jumpTarget117->address)));
		}
		assert(jumpTarget117 != 0);
		jumpTarget27 = jumpTarget117;
		offset23 = (((int) jumpTarget27)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset23));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(EQ) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset23)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPNotEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget118 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget118);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget118))
		 || (jumpTarget118 == (methodLabel()))) {
			jumpTarget118 = ((AbstractInstruction *) ((jumpTarget118->address)));
		}
		assert(jumpTarget118 != 0);
		jumpTarget28 = jumpTarget118;
		offset24 = (((int) jumpTarget28)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset24));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(NE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset24)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPLess:
		/* begin concretizeFPConditionalJump: */
		jumpTarget119 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget119);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget119))
		 || (jumpTarget119 == (methodLabel()))) {
			jumpTarget119 = ((AbstractInstruction *) ((jumpTarget119->address)));
		}
		assert(jumpTarget119 != 0);
		jumpTarget29 = jumpTarget119;
		offset25 = (((int) jumpTarget29)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset25));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(LT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset25)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPGreaterOrEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget120 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget120);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget120))
		 || (jumpTarget120 == (methodLabel()))) {
			jumpTarget120 = ((AbstractInstruction *) ((jumpTarget120->address)));
		}
		assert(jumpTarget120 != 0);
		jumpTarget30 = jumpTarget120;
		offset26 = (((int) jumpTarget30)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset26));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(GE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset26)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPGreater:
		/* begin concretizeFPConditionalJump: */
		jumpTarget121 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget121);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget121))
		 || (jumpTarget121 == (methodLabel()))) {
			jumpTarget121 = ((AbstractInstruction *) ((jumpTarget121->address)));
		}
		assert(jumpTarget121 != 0);
		jumpTarget31 = jumpTarget121;
		offset27 = (((int) jumpTarget31)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset27));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(GT) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset27)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPLessOrEqual:
		/* begin concretizeFPConditionalJump: */
		jumpTarget122 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget122);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget122))
		 || (jumpTarget122 == (methodLabel()))) {
			jumpTarget122 = ((AbstractInstruction *) ((jumpTarget122->address)));
		}
		assert(jumpTarget122 != 0);
		jumpTarget32 = jumpTarget122;
		offset28 = (((int) jumpTarget32)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset28));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(LE) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset28)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPOrdered:
		/* begin concretizeFPConditionalJump: */
		jumpTarget123 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget123);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget123))
		 || (jumpTarget123 == (methodLabel()))) {
			jumpTarget123 = ((AbstractInstruction *) ((jumpTarget123->address)));
		}
		assert(jumpTarget123 != 0);
		jumpTarget33 = jumpTarget123;
		offset29 = (((int) jumpTarget33)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset29));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(VC) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset29)) >> 2) & 0xFFFFFF)));
		return 8;

	case JumpFPUnordered:
		/* begin concretizeFPConditionalJump: */
		jumpTarget124 = ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]));
		assertSaneJumpTarget(jumpTarget124);
		if (		/* begin isAnInstruction: */
			(addressIsInInstructions(jumpTarget124))
		 || (jumpTarget124 == (methodLabel()))) {
			jumpTarget124 = ((AbstractInstruction *) ((jumpTarget124->address)));
		}
		assert(jumpTarget124 != 0);
		jumpTarget34 = jumpTarget124;
		offset30 = (((int) jumpTarget34)) - (((int) (((self_in_CogARMCompiler->address)) + (12))));
		assert(isInImmediateJumpRange(self_in_CogARMCompiler, offset30));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = 4008835600U /* begin fmstat */;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = ((((int)((usqInt)(VS) << 28))) | ((((int)((usqInt)((10 | (0 & 1))) << 24))) | ((((usqInt)(offset30)) >> 2) & 0xFFFFFF)));
		return 8;

	case RetN:
		/* begin concretizeRetN */
		offset1 = ((self_in_CogARMCompiler->operands))[0];
		if (offset1 == 0) {
			aWord3 = movrn(self_in_CogARMCompiler, PC, LR);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord3;
			return 4;
		}
		assert(offset1 < 0xFF);
		aWord1 = addrnimmror(self_in_CogARMCompiler, SP, SP, offset1, 0);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1;
		aWord2 = movrn(self_in_CogARMCompiler, PC, LR);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord2;
		return 8;

	case Stop:
		/* begin concretizeStop */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((int)((usqInt)(AL) << 28))) | ((0x1200000) | (112)));
		return 4;

	case AddCqR:
		rd = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeNegateableDataOperationCqR:R: */
		val = ((self_in_CogARMCompiler->operands))[0];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn = ((self_in_CogARMCompiler->operands))[1];
		value1 = val;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				negate3 = val != value1;
				flagsOrOpcode = (negate3
					? inverseOpcodeFor(self_in_CogARMCompiler, AddOpcode)
					: AddOpcode);
				/* begin type:op:set:rn:rd:shifterOperand: */
				aWord41 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode) << 21))) | (0x100000)))) | ((rn << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (((0) | value1) & 0xFFF);
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord41;
				return 4;
				goto l154;
			}
			for (i3 = 2; i3 <= 30; i3 += 2) {
				if ((value1 & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == value1) {
					rot21 = 32 - i3;
					immediate61 = (((usqInt)(value1)) >> i3) | ((((sqInt)((usqInt)(value1) << (32 - i3)))) & 0xFFFFFFFFU);
					negate4 = val != value1;
					flagsOrOpcode1 = (negate4
						? inverseOpcodeFor(self_in_CogARMCompiler, AddOpcode)
						: AddOpcode);
					/* begin type:op:set:rn:rd:shifterOperand: */
					aWord41 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode1) << 21))) | (0x100000)))) | ((rn << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot21)) >> 1)) << 8))) | immediate61) & 0xFFF);
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord41;
					return 4;
					goto l154;
				}
			}
			if (!((value1 == val)
			 && (val != 0))) break;
			value1 = -val;
		}
		if (val > 0) {
			hb = highBit(val);
			if ((1U << hb) == (val + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord113 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord113;
				aWord210 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, AddOpcode, rd, rn, ConcreteIPReg, 32 - hb);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord210;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant = ((self_in_CogARMCompiler->operands))[0];
		rn1 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord114 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord114;
		instrOffset11 = 4;
		aWord310 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn1 << 16) | (((sqInt)((usqInt)(rd) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset11 / 4] = aWord310;
		return instrOffset11 + 4;
	l154:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case AddCqRR:
		rd1 = ((self_in_CogARMCompiler->operands))[2];
		/* begin concretizeNegateableDataOperationCqR:R: */
		val1 = ((self_in_CogARMCompiler->operands))[0];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn2 = ((self_in_CogARMCompiler->operands))[1];
		value2 = val1;
		while (1) {
			if ((value2 & 0xFF) == value2) {
				negate11 = val1 != value2;
				flagsOrOpcode2 = (negate11
					? inverseOpcodeFor(self_in_CogARMCompiler, AddOpcode)
					: AddOpcode);
				/* begin type:op:set:rn:rd:shifterOperand: */
				aWord42 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode2) << 21))) | (0x100000)))) | ((rn2 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (((0) | value2) & 0xFFF);
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord42;
				return 4;
				goto l163;
			}
			for (i4 = 2; i4 <= 30; i4 += 2) {
				if ((value2 & (((0xFFU << i4) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i4)))) == value2) {
					rot31 = 32 - i4;
					immediate71 = (((usqInt)(value2)) >> i4) | ((((sqInt)((usqInt)(value2) << (32 - i4)))) & 0xFFFFFFFFU);
					negate12 = val1 != value2;
					flagsOrOpcode11 = (negate12
						? inverseOpcodeFor(self_in_CogARMCompiler, AddOpcode)
						: AddOpcode);
					/* begin type:op:set:rn:rd:shifterOperand: */
					aWord42 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode11) << 21))) | (0x100000)))) | ((rn2 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot31)) >> 1)) << 8))) | immediate71) & 0xFFF);
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord42;
					return 4;
					goto l163;
				}
			}
			if (!((value2 == val1)
			 && (val1 != 0))) break;
			value2 = -val1;
		}
		if (val1 > 0) {
			hb1 = highBit(val1);
			if ((1U << hb1) == (val1 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord115 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord115;
				aWord211 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, AddOpcode, rd1, rn2, ConcreteIPReg, 32 - hb1);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord211;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant1 = ((self_in_CogARMCompiler->operands))[0];
		rn11 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord116 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord116;
		instrOffset12 = 4;
		aWord311 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn11 << 16) | (((sqInt)((usqInt)(rd1) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset12 / 4] = aWord311;
		return instrOffset12 + 4;
	l163:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case AndCqR:
		/* begin concretizeInvertibleDataOperationCqR: */
		val4 = ((self_in_CogARMCompiler->operands))[0];
		rn18 = ((self_in_CogARMCompiler->operands))[1];
		assert(!((((self_in_CogARMCompiler->opcode)) == CmpOpcode)));
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value6 = val4;
		while (1) {
			if ((value6 & 0xFF) == value6) {
				invert31 = val4 != value6;
				flagsOrOpcode4 = (invert31
					? inverseOpcodeFor(self_in_CogARMCompiler, AndOpcode)
					: AndOpcode);
				/* begin type:op:set:rn:rd:shifterOperand: */
				aWord69 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode4) << 21))) | (0x100000)))) | ((rn18 << 16) | (rn18 << 12))) | (((0) | value6) & 0xFFF);
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord69;
				return 4;
				goto l233;
			}
			for (i12 = 2; i12 <= 30; i12 += 2) {
				if ((value6 & (((0xFFU << i12) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i12)))) == value6) {
					rot101 = 32 - i12;
					immediate171 = ((value6) >> i12) | ((value6 << (32 - i12)) & 0xFFFFFFFFU);
					invert32 = val4 != value6;
					flagsOrOpcode13 = (invert32
						? inverseOpcodeFor(self_in_CogARMCompiler, AndOpcode)
						: AndOpcode);
					/* begin type:op:set:rn:rd:shifterOperand: */
					aWord69 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode13) << 21))) | (0x100000)))) | ((rn18 << 16) | (rn18 << 12))) | (((((sqInt)((usqInt)((((usqInt)(rot101)) >> 1)) << 8))) | immediate171) & 0xFFF);
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord69;
					return 4;
					goto l233;
				}
			}
			if (!(value6 == val4)) break;
			value6 = (val4 < 0
				? -1 - val4
				: (unsigned int)~val4);
		}
	l233:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		if (val4 > 0) {
			hb4 = highBit(val4);
			if ((1U << hb4) == (val4 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord128 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord128;
				aWord220 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, AndOpcode, rn18, rn18, ConcreteIPReg, 32 - hb4);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord220;
				return 8;
			}
		}
		/* begin concretizeDataOperationCqR: */
		val11 = ((self_in_CogARMCompiler->operands))[0];
		rn21 = ((self_in_CogARMCompiler->operands))[1];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd10 = (((self_in_CogARMCompiler->opcode)) == CmpOpcode
			? 0
			: rn21);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val11 & 0xFF) == val11) {
			aWord410 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn21 << 16) | (((int)((usqInt)(rd10) << 12))))) | (((0) | val11) & 0xFFF);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord410;
			return 4;
			goto l240;
		}
		for (i13 = 2; i13 <= 30; i13 += 2) {
			if ((val11 & (((0xFFU << i13) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i13)))) == val11) {
				rot111 = 32 - i13;
				immediate181 = (((usqInt)(val11)) >> i13) | ((((sqInt)((usqInt)(val11) << (32 - i13)))) & 0xFFFFFFFFU);
				aWord410 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn21 << 16) | (((int)((usqInt)(rd10) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot111)) >> 1)) << 8))) | immediate181) & 0xFFF);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord410;
				return 4;
				goto l240;
			}
		}
	l240:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val11 > 0) {
			hb11 = highBit(val11);
			if ((1U << hb11) == (val11 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord127 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord127;
				aWord2110 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, AndOpcode, rd10, rn21, ConcreteIPReg, 32 - hb11);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord2110;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR: */
		rd11 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant6 = ((self_in_CogARMCompiler->operands))[0];
		rn17 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord1112 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1112;
		instrOffset22 = 4;
		aWord314 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn17 << 16) | (((sqInt)((usqInt)(rd11) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset22 / 4] = aWord314;
		return instrOffset22 + 4;

	case AndCqRR:
		/* begin concretizeAndCqRR */
		val2 = ((self_in_CogARMCompiler->operands))[0];
		srcReg10 = ((self_in_CogARMCompiler->operands))[1];
		dstReg1 = ((self_in_CogARMCompiler->operands))[2];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value3 = val2;
		while (1) {
			if ((value3 & 0xFF) == value3) {
				invert11 = val2 != value3;
				aWord43 = (invert11
					? bicsrnimmror(self_in_CogARMCompiler, dstReg1, srcReg10, value3, 0)
					: andsrnimmror(self_in_CogARMCompiler, dstReg1, srcReg10, value3, 0));
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord43;
				return 4;
				goto l169;
			}
			for (i5 = 2; i5 <= 30; i5 += 2) {
				if ((value3 & (((0xFFU << i5) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i5)))) == value3) {
					rot41 = 32 - i5;
					immediate81 = ((value3) >> i5) | ((value3 << (32 - i5)) & 0xFFFFFFFFU);
					invert12 = val2 != value3;
					aWord43 = (invert12
						? bicsrnimmror(self_in_CogARMCompiler, dstReg1, srcReg10, immediate81, rot41)
						: andsrnimmror(self_in_CogARMCompiler, dstReg1, srcReg10, immediate81, rot41));
					/* begin machineCodeAt:put: */
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord43;
					return 4;
					goto l169;
				}
			}
			if (!(value3 == val2)) break;
			value3 = (val2 < 0
				? -1 - val2
				: (unsigned int)~val2);
		}
		/* First see if the constant can be made from a simple shift of 0xFFFFFFFF */
		hb2 = highBit(((self_in_CogARMCompiler->operands))[0]);
		if ((1U << hb2) == (val2 + 1)) {
			/* MVN temp reg, 0, making 0xffffffff */
			aWord117 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord117;
			aWord212 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, AndOpcode, dstReg1, srcReg10, ConcreteIPReg, 32 - hb2);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord212;
			return 8;
		}
	l169:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant2 = ((self_in_CogARMCompiler->operands))[0];
		rn3 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord118 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord118;
		instrOffset13 = 4;
		aWord312 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn3 << 16) | (dstReg1 << 12))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset13 / 4] = aWord312;
		return instrOffset13 + 4;

	case CmpCqR:
		/* begin concretizeNegateableDataOperationCqR:R: */
		val3 = ((self_in_CogARMCompiler->operands))[0];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag
		   - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen. */
		rn4 = ((self_in_CogARMCompiler->operands))[1];
		value4 = val3;
		while (1) {
			if ((value4 & 0xFF) == value4) {
				negate21 = val3 != value4;
				flagsOrOpcode3 = (negate21
					? inverseOpcodeFor(self_in_CogARMCompiler, CmpOpcode)
					: CmpOpcode);
				/* begin type:op:set:rn:rd:shifterOperand: */
				aWord44 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode3) << 21))) | (0x100000)))) | ((rn4 << 16) | (0))) | (((0) | value4) & 0xFFF);
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord44;
				return 4;
				goto l179;
			}
			for (i6 = 2; i6 <= 30; i6 += 2) {
				if ((value4 & (((0xFFU << i6) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i6)))) == value4) {
					rot51 = 32 - i6;
					immediate91 = (((usqInt)(value4)) >> i6) | ((((sqInt)((usqInt)(value4) << (32 - i6)))) & 0xFFFFFFFFU);
					negate22 = val3 != value4;
					flagsOrOpcode12 = (negate22
						? inverseOpcodeFor(self_in_CogARMCompiler, CmpOpcode)
						: CmpOpcode);
					/* begin type:op:set:rn:rd:shifterOperand: */
					aWord44 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode12) << 21))) | (0x100000)))) | ((rn4 << 16) | (0))) | (((((sqInt)((usqInt)((((usqInt)(rot51)) >> 1)) << 8))) | immediate91) & 0xFFF);
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord44;
					return 4;
					goto l179;
				}
			}
			if (!((value4 == val3)
			 && (val3 != 0))) break;
			value4 = -val3;
		}
		if (val3 > 0) {
			hb3 = highBit(val3);
			if ((1U << hb3) == (val3 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord119 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord119;
				aWord213 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, CmpOpcode, 0, rn4, ConcreteIPReg, 32 - hb3);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord213;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR:R: */
		constant3 = ((self_in_CogARMCompiler->operands))[0];
		rn12 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord1110 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1110;
		instrOffset14 = 4;
		aWord313 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn12 << 16) | (0))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset14 / 4] = aWord313;
		return instrOffset14 + 4;
	l179:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
		return 0;

	case OrCqR:
		/* begin concretizeDataOperationCqR: */
		val5 = ((self_in_CogARMCompiler->operands))[0];
		rn20 = ((self_in_CogARMCompiler->operands))[1];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd12 = (((self_in_CogARMCompiler->opcode)) == CmpOpcode
			? 0
			: rn20);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val5 & 0xFF) == val5) {
			aWord70 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn20 << 16) | (((int)((usqInt)(rd12) << 12))))) | (((0) | val5) & 0xFFF);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord70;
			return 4;
			goto l250;
		}
		for (i14 = 2; i14 <= 30; i14 += 2) {
			if ((val5 & (((0xFFU << i14) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i14)))) == val5) {
				rot121 = 32 - i14;
				immediate191 = (((usqInt)(val5)) >> i14) | ((((sqInt)((usqInt)(val5) << (32 - i14)))) & 0xFFFFFFFFU);
				aWord70 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn20 << 16) | (((int)((usqInt)(rd12) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot121)) >> 1)) << 8))) | immediate191) & 0xFFF);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord70;
				return 4;
				goto l250;
			}
		}
	l250:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val5 > 0) {
			hb5 = highBit(val5);
			if ((1U << hb5) == (val5 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord129 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord129;
				aWord221 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, OrOpcode, rd12, rn20, ConcreteIPReg, 32 - hb5);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord221;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR: */
		rd13 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant7 = ((self_in_CogARMCompiler->operands))[0];
		rn19 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord1113 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1113;
		instrOffset23 = 4;
		aWord315 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn19 << 16) | (((sqInt)((usqInt)(rd13) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset23 / 4] = aWord315;
		return instrOffset23 + 4;

	case SubCqR:
		/* begin concretizeSubCqR */
		word2 = ((self_in_CogARMCompiler->operands))[0];
		reg3 = ((self_in_CogARMCompiler->operands))[1];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((word2 & 0xFF) == word2) {
			aWord45 = subsrnimmror(self_in_CogARMCompiler, reg3, reg3, word2, 0);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord45;
			return 4;
			goto l186;
		}
		for (i7 = 2; i7 <= 30; i7 += 2) {
			if ((word2 & (((0xFFU << i7) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i7)))) == word2) {
				rot61 = 32 - i7;
				immediate101 = (((usqInt)(word2)) >> i7) | ((((sqInt)((usqInt)(word2) << (32 - i7)))) & 0xFFFFFFFFU);
				aWord45 = subsrnimmror(self_in_CogARMCompiler, reg3, reg3, immediate101, rot61);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord45;
				return 4;
				goto l186;
			}
		}
	l186:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if (((-word2) & 0xFF) == (-word2)) {
			immediate102 = -word2;
			aWord120 = addsrnimmror(self_in_CogARMCompiler, reg3, reg3, immediate102, 0);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord120;
			return 4;
			goto l185;
		}
		for (i11 = 2; i11 <= 30; i11 += 2) {
			if (((-word2) & (((0xFFU << i11) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i11)))) == (-word2)) {
				rot62 = 32 - i11;
				immediate103 = (((usqInt)((-word2))) >> i11) | ((((sqInt)((usqInt)((-word2)) << (32 - i11)))) & 0xFFFFFFFFU);
				aWord120 = addsrnimmror(self_in_CogARMCompiler, reg3, reg3, immediate103, rot62);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord120;
				return 4;
				goto l185;
			}
		}
	l185:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant4 = ((self_in_CogARMCompiler->operands))[0];
		rn5 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord1111 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1111;
		instrOffset15 = 4;
		aWord214 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn5 << 16) | (reg3 << 12))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset15 / 4] = aWord214;
		return instrOffset15 + 4;

	case TstCqR:
		/* begin concretizeTstCqR */
		reg4 = ((self_in_CogARMCompiler->operands))[1];
		constant5 = ((self_in_CogARMCompiler->operands))[0];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((constant5 & 0xFF) == constant5) {
			aWord46 = tstrnimmror(self_in_CogARMCompiler, reg4, reg4, constant5, 0);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord46;
			return 4;
			goto l191;
		}
		for (i8 = 2; i8 <= 30; i8 += 2) {
			if ((constant5 & (((0xFFU << i8) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i8)))) == constant5) {
				rot71 = 32 - i8;
				immediate111 = (((usqInt)(constant5)) >> i8) | ((((sqInt)((usqInt)(constant5) << (32 - i8)))) & 0xFFFFFFFFU);
				aWord46 = tstrnimmror(self_in_CogARMCompiler, reg4, reg4, immediate111, rot71);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord46;
				return 4;
				goto l191;
			}
		}
	l191:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		/* begin concretizeDataOperationCwR:R: */
		constant11 = ((self_in_CogARMCompiler->operands))[0];
		rn6 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord121 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord121;
		instrOffset16 = 4;
		aWord215 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(TstOpcode) << 21))) | (0x100000)))) | ((rn6 << 16) | (reg4 << 12))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset16 / 4] = aWord215;
		return instrOffset16 + 4;

	case XorCqR:
		/* begin concretizeInvertibleDataOperationCqR: */
		val6 = ((self_in_CogARMCompiler->operands))[0];
		rn22 = ((self_in_CogARMCompiler->operands))[1];
		assert(!((((self_in_CogARMCompiler->opcode)) == CmpOpcode)));
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value7 = val6;
		while (1) {
			if ((value7 & 0xFF) == value7) {
				invert41 = val6 != value7;
				flagsOrOpcode5 = (invert41
					? inverseOpcodeFor(self_in_CogARMCompiler, XorOpcode)
					: XorOpcode);
				/* begin type:op:set:rn:rd:shifterOperand: */
				aWord71 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode5) << 21))) | (0x100000)))) | ((rn22 << 16) | (rn22 << 12))) | (((0) | value7) & 0xFFF);
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord71;
				return 4;
				goto l253;
			}
			for (i15 = 2; i15 <= 30; i15 += 2) {
				if ((value7 & (((0xFFU << i15) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i15)))) == value7) {
					rot141 = 32 - i15;
					immediate201 = ((value7) >> i15) | ((value7 << (32 - i15)) & 0xFFFFFFFFU);
					invert42 = val6 != value7;
					flagsOrOpcode14 = (invert42
						? inverseOpcodeFor(self_in_CogARMCompiler, XorOpcode)
						: XorOpcode);
					/* begin type:op:set:rn:rd:shifterOperand: */
					aWord71 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((sqInt)((usqInt)(flagsOrOpcode14) << 21))) | (0x100000)))) | ((rn22 << 16) | (rn22 << 12))) | (((((sqInt)((usqInt)((((usqInt)(rot141)) >> 1)) << 8))) | immediate201) & 0xFFF);
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord71;
					return 4;
					goto l253;
				}
			}
			if (!(value7 == val6)) break;
			value7 = (val6 < 0
				? -1 - val6
				: (unsigned int)~val6);
		}
	l253:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		if (val6 > 0) {
			hb6 = highBit(val6);
			if ((1U << hb6) == (val6 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord130 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord130;
				aWord222 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, XorOpcode, rn22, rn22, ConcreteIPReg, 32 - hb6);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord222;
				return 8;
			}
		}
		/* begin concretizeDataOperationCqR: */
		val12 = ((self_in_CogARMCompiler->operands))[0];
		rn23 = ((self_in_CogARMCompiler->operands))[1];
		/* Extra note - if ever a version of this code wants to NOT set the Set flag - Cmp must always have it set or it will pretend to be a SMALALBT and Very Bad Things might happen */
		rd15 = (((self_in_CogARMCompiler->opcode)) == CmpOpcode
			? 0
			: rn23);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((val12 & 0xFF) == val12) {
			aWord411 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn23 << 16) | (((int)((usqInt)(rd15) << 12))))) | (((0) | val12) & 0xFFF);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord411;
			return 4;
			goto l260;
		}
		for (i16 = 2; i16 <= 30; i16 += 2) {
			if ((val12 & (((0xFFU << i16) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i16)))) == val12) {
				rot131 = 32 - i16;
				immediate1101 = (((usqInt)(val12)) >> i16) | ((((sqInt)((usqInt)(val12) << (32 - i16)))) & 0xFFFFFFFFU);
				aWord411 = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn23 << 16) | (((int)((usqInt)(rd15) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot131)) >> 1)) << 8))) | immediate1101) & 0xFFF);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord411;
				return 4;
				goto l260;
			}
		}
	l260:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		if (val12 > 0) {
			hb12 = highBit(val12);
			if ((1U << hb12) == (val12 + 1)) {
				/* MVN temp,  #0, making 0xffffffff */
				aWord1210 = mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, 0, 0);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1210;
				aWord2111 = dataOpTyperdrnrmlsr(self_in_CogARMCompiler, XorOpcode, rd15, rn23, ConcreteIPReg, 32 - hb12);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[4 / 4] = aWord2111;
				return 8;
			}
		}
		/* begin concretizeDataOperationCwR: */
		rd14 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant8 = ((self_in_CogARMCompiler->operands))[0];
		rn110 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord1114 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1114;
		instrOffset24 = 4;
		aWord316 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn110 << 16) | (((sqInt)((usqInt)(rd14) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset24 / 4] = aWord316;
		return instrOffset24 + 4;

	case AddCwR:
		/* begin concretizeDataOperationCwR: */
		rd16 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant9 = ((self_in_CogARMCompiler->operands))[0];
		rn24 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord131 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord131;
		instrOffset25 = 4;
		aWord72 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn24 << 16) | (((sqInt)((usqInt)(rd16) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset25 / 4] = aWord72;
		return instrOffset25 + 4;

	case AndCwR:
		/* begin concretizeDataOperationCwR: */
		rd17 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant10 = ((self_in_CogARMCompiler->operands))[0];
		rn25 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord132 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord132;
		instrOffset26 = 4;
		aWord73 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn25 << 16) | (((sqInt)((usqInt)(rd17) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset26 / 4] = aWord73;
		return instrOffset26 + 4;

	case CmpCwR:
		/* begin concretizeDataOperationCwR: */
		rd18 = 0;
		/* begin concretizeDataOperationCwR:R: */
		constant12 = ((self_in_CogARMCompiler->operands))[0];
		rn26 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord133 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord133;
		instrOffset27 = 4;
		aWord74 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn26 << 16) | (((sqInt)((usqInt)(rd18) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset27 / 4] = aWord74;
		return instrOffset27 + 4;

	case OrCwR:
		/* begin concretizeDataOperationCwR: */
		rd19 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant13 = ((self_in_CogARMCompiler->operands))[0];
		rn27 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord134 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord134;
		instrOffset28 = 4;
		aWord75 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn27 << 16) | (((sqInt)((usqInt)(rd19) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset28 / 4] = aWord75;
		return instrOffset28 + 4;

	case SubCwR:
		/* begin concretizeDataOperationCwR: */
		rd20 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant14 = ((self_in_CogARMCompiler->operands))[0];
		rn28 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord135 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord135;
		instrOffset29 = 4;
		aWord76 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn28 << 16) | (((sqInt)((usqInt)(rd20) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset29 / 4] = aWord76;
		return instrOffset29 + 4;

	case XorCwR:
		/* begin concretizeDataOperationCwR: */
		rd21 = ((self_in_CogARMCompiler->operands))[1];
		/* begin concretizeDataOperationCwR:R: */
		constant15 = ((self_in_CogARMCompiler->operands))[0];
		rn29 = ((self_in_CogARMCompiler->operands))[1];
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord136 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord136;
		instrOffset30 = 4;
		aWord77 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn29 << 16) | (((sqInt)((usqInt)(rd21) << 12))))) | (ConcreteIPReg & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset30 / 4] = aWord77;
		return instrOffset30 + 4;

	case AddRR:
		/* begin concretizeDataOperationRR: */
		srcReg11 = ((self_in_CogARMCompiler->operands))[0];
		rn7 = ((self_in_CogARMCompiler->operands))[1];
		rd2 = rn7;
		aWord47 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn7 << 16) | (((int)((usqInt)(rd2) << 12))))) | (srcReg11 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord47;
		return 4;

	case AndRR:
		/* begin concretizeDataOperationRR: */
		srcReg12 = ((self_in_CogARMCompiler->operands))[0];
		rn8 = ((self_in_CogARMCompiler->operands))[1];
		rd3 = rn8;
		aWord48 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AndOpcode) << 21))) | (0x100000)))) | ((rn8 << 16) | (((int)((usqInt)(rd3) << 12))))) | (srcReg12 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord48;
		return 4;

	case CmpRR:
		/* begin concretizeDataOperationRR: */
		srcReg13 = ((self_in_CogARMCompiler->operands))[0];
		rn9 = ((self_in_CogARMCompiler->operands))[1];
		rd4 = 0;
		aWord49 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(CmpOpcode) << 21))) | (0x100000)))) | ((rn9 << 16) | (((int)((usqInt)(rd4) << 12))))) | (srcReg13 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord49;
		return 4;

	case OrRR:
		/* begin concretizeDataOperationRR: */
		srcReg14 = ((self_in_CogARMCompiler->operands))[0];
		rn10 = ((self_in_CogARMCompiler->operands))[1];
		rd5 = rn10;
		aWord50 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(OrOpcode) << 21))) | (0x100000)))) | ((rn10 << 16) | (((int)((usqInt)(rd5) << 12))))) | (srcReg14 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord50;
		return 4;

	case SubRR:
		/* begin concretizeDataOperationRR: */
		srcReg15 = ((self_in_CogARMCompiler->operands))[0];
		rn13 = ((self_in_CogARMCompiler->operands))[1];
		rd6 = rn13;
		aWord51 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn13 << 16) | (((int)((usqInt)(rd6) << 12))))) | (srcReg15 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord51;
		return 4;

	case XorRR:
		/* begin concretizeDataOperationRR: */
		srcReg16 = ((self_in_CogARMCompiler->operands))[0];
		rn14 = ((self_in_CogARMCompiler->operands))[1];
		rd7 = rn14;
		aWord52 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(XorOpcode) << 21))) | (0x100000)))) | ((rn14 << 16) | (((int)((usqInt)(rd7) << 12))))) | (srcReg16 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord52;
		return 4;

	case AddRRR:
		/* begin concretizeDataOperationRRR: */
		srcReg17 = ((self_in_CogARMCompiler->operands))[0];
		rn15 = ((self_in_CogARMCompiler->operands))[1];
		rd8 = ((self_in_CogARMCompiler->operands))[2];
		aWord53 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(AddOpcode) << 21))) | (0x100000)))) | ((rn15 << 16) | (rd8 << 12))) | (srcReg17 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord53;
		return 4;

	case SubRRR:
		/* begin concretizeDataOperationRRR: */
		srcReg18 = ((self_in_CogARMCompiler->operands))[0];
		rn16 = ((self_in_CogARMCompiler->operands))[1];
		rd9 = ((self_in_CogARMCompiler->operands))[2];
		aWord54 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((rn16 << 16) | (rd9 << 12))) | (srcReg18 & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord54;
		return 4;

	case AddRdRd:
		/* begin concretizeAddRdRd */
		regRHS = ((self_in_CogARMCompiler->operands))[0];
		regLHS = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = (((0xEE300B00U | (regLHS << 16)) | (regLHS << 12)) | regRHS);
		return 4;

	case CmpRdRd:
		/* begin concretizeCmpRdRd */
		regA = ((self_in_CogARMCompiler->operands))[0];
		regB = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = ((4004776768U | (regB << 12)) | regA);
		return 4;

	case DivRdRd:
		/* begin concretizeDivRdRd */
		regRHS1 = ((self_in_CogARMCompiler->operands))[0];
		regLHS1 = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = (((0xEE800B00U | (regLHS1 << 16)) | (regLHS1 << 12)) | regRHS1);
		return 4;

	case MulRdRd:
		/* begin concretizeMulRdRd */
		regRHS2 = ((self_in_CogARMCompiler->operands))[0];
		regLHS2 = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = (((0xEE200B00U | (regLHS2 << 16)) | (regLHS2 << 12)) | regRHS2);
		return 4;

	case SubRdRd:
		/* begin concretizeSubRdRd */
		regRHS3 = ((self_in_CogARMCompiler->operands))[0];
		regLHS3 = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = (((0xEE300B40U | (regLHS3 << 16)) | (regLHS3 << 12)) | regRHS3);
		return 4;

	case SqrtRd:
		/* begin concretizeSqrtRd */
		regLHS4 = ((self_in_CogARMCompiler->operands))[0];
		((self_in_CogARMCompiler->machineCode))[0] = ((4004580288U | (regLHS4 << 12)) | regLHS4);
		return 4;

	case NegateR:
		/* begin concretizeNegateR */
		/* RSB destReg, srcReg, #0 */
		reg1 = ((self_in_CogARMCompiler->operands))[0];
		((self_in_CogARMCompiler->machineCode))[0 / 4] = (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(RsbOpcode) << 21))) | (0)))) | ((reg1 << 16) | (reg1 << 12)));
		return 4;

	case LoadEffectiveAddressMwrR:
		/* begin concretizeLoadEffectiveAddressMwrR */
		offset31 = ((self_in_CogARMCompiler->operands))[0];
		srcReg19 = ((self_in_CogARMCompiler->operands))[1];
		destReg8 = ((self_in_CogARMCompiler->operands))[2];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((offset31 & 0xFF) == offset31) {
			return ((aWord55 = addrnimmror(self_in_CogARMCompiler, destReg8, srcReg19, offset31, 0)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord55,
				4);
		}
		for (i9 = 2; i9 <= 30; i9 += 2) {
			if ((offset31 & (((0xFFU << i9) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i9)))) == offset31) {
				return ((rot81 = 32 - i9),
					(immediate121 = ((offset31) >> i9) | ((offset31 << (32 - i9)) & 0xFFFFFFFFU)),
					(aWord55 = addrnimmror(self_in_CogARMCompiler, destReg8, srcReg19, immediate121, rot81)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord55,
					4);
			}
		}
		return (			/* begin moveCw:intoR: */
				assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
			assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
			(aWord216 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
					? 1
					: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
			/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord216,
			(instrOffset17 = 4),
			(aWord122 = addrnrm(self_in_CogARMCompiler, destReg8, srcReg19, ConcreteIPReg)),
			/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset17 / 4] = aWord122,
			instrOffset17 + 4);

	case ArithmeticShiftRightCqR:
		/* begin concretizeArithmeticShiftRightCqR */
		distance = ((self_in_CogARMCompiler->operands))[0];
		reg5 = ((self_in_CogARMCompiler->operands))[1];
		assert(((distance >= 1) && (distance <= 0x1F)));
		aWord56 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg5 << 12))) | (((distance << 7) | (64 | reg5)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord56;
		return 4;

	case LogicalShiftRightCqR:
		/* begin concretizeLogicalShiftRightCqR */
		distance1 = ((self_in_CogARMCompiler->operands))[0];
		reg6 = ((self_in_CogARMCompiler->operands))[1];
		assert(((distance1 >= 1) && (distance1 <= 0x1F)));
		aWord57 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg6 << 12))) | (((distance1 << 7) | (32 | reg6)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord57;
		return 4;

	case LogicalShiftLeftCqR:
		/* begin concretizeLogicalShiftLeftCqR */
		distance2 = ((self_in_CogARMCompiler->operands))[0];
		reg7 = ((self_in_CogARMCompiler->operands))[1];
		assert(((distance2 >= 1) && (distance2 <= 0x1F)));
		aWord58 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (reg7 << 12))) | (((distance2 << 7) | reg7) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord58;
		return 4;

	case ArithmeticShiftRightCqRR:
		/* begin concretizeArithmeticShiftRightCqRR */
		distance3 = ((self_in_CogARMCompiler->operands))[0];
		srcReg20 = ((self_in_CogARMCompiler->operands))[1];
		destReg9 = ((self_in_CogARMCompiler->operands))[2];
		assert(((distance3 >= 1) && (distance3 <= 0x1F)));
		aWord59 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg9 << 12))) | (((distance3 << 7) | (64 | srcReg20)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord59;
		return 4;

	case LogicalShiftRightCqRR:
		/* begin concretizeLogicalShiftRightCqRR */
		distance4 = ((self_in_CogARMCompiler->operands))[0];
		srcReg21 = ((self_in_CogARMCompiler->operands))[1];
		destReg10 = ((self_in_CogARMCompiler->operands))[2];
		assert(((distance4 >= 1) && (distance4 <= 0x1F)));
		aWord60 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg10 << 12))) | (((distance4 << 7) | (32 | srcReg21)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord60;
		return 4;

	case LogicalShiftLeftCqRR:
		/* begin concretizeLogicalShiftLeftCqRR */
		distance5 = ((self_in_CogARMCompiler->operands))[0];
		srcReg22 = ((self_in_CogARMCompiler->operands))[1];
		destReg11 = ((self_in_CogARMCompiler->operands))[2];
		assert(((distance5 >= 1) && (distance5 <= 0x1F)));
		aWord61 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg11 << 12))) | (((distance5 << 7) | srcReg22) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord61;
		return 4;

	case ArithmeticShiftRightRR:
		/* begin concretizeArithmeticShiftRightRR */
		distReg = ((self_in_CogARMCompiler->operands))[0];
		/* cond 000 1101 0 0000 destR distR 0101 srcR */
		destReg12 = ((self_in_CogARMCompiler->operands))[1];
		aWord62 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg12 << 12))) | (((distReg << 8) | (80 | destReg12)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord62;
		return 4;

	case LogicalShiftLeftRR:
		/* begin concretizeLogicalShiftLeftRR */
		distReg1 = ((self_in_CogARMCompiler->operands))[0];
		/* cond 000 1101 0 0000 dest dist 0001 srcR */
		destReg13 = ((self_in_CogARMCompiler->operands))[1];
		aWord63 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg13 << 12))) | (((distReg1 << 8) | (16 | destReg13)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord63;
		return 4;

	case LogicalShiftRightRR:
		/* begin concretizeLogicalShiftRightRR */
		distReg2 = ((self_in_CogARMCompiler->operands))[0];
		/* cond 000 1101 0 0000 dest dist 0011 srcR */
		destReg14 = ((self_in_CogARMCompiler->operands))[1];
		aWord64 = (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (destReg14 << 12))) | (((distReg2 << 8) | (48 | destReg14)) & 0xFFF);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord64;
		return 4;

	case ClzRR:
		/* begin concretizeClzRR */
		maskReg = ((self_in_CogARMCompiler->operands))[0];
		dest = ((self_in_CogARMCompiler->operands))[1];
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = ((((((int)((usqInt)(AL) << 28))) + 0x16F0F10) + (dest << 12)) + maskReg);
		return 4;

	case SMULL:
		return concretizeSMULL(self_in_CogARMCompiler);

	case CMPSMULL:
		return concretizeCMPSMULL(self_in_CogARMCompiler);

	case MSR:
		return concretizeMSR(self_in_CogARMCompiler);

	case PopLDM:
		return concretizePushOrPopMultipleRegisters(self_in_CogARMCompiler, 0);

	case PushSTM:
		return concretizePushOrPopMultipleRegisters(self_in_CogARMCompiler, 1);

	case MoveCqR:
		/* begin concretizeMoveCqR */
		word = ((self_in_CogARMCompiler->operands))[0];
		reg2 = ((self_in_CogARMCompiler->operands))[1];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((word & 0xFF) == word) {
			aWord4 = movimmror(self_in_CogARMCompiler, reg2, word, 0);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord4;
			return 4;
			goto l11;
		}
		for (i = 2; i <= 30; i += 2) {
			if ((word & (((0xFFU << i) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i)))) == word) {
				rot15 = 32 - i;
				immediate21 = (((usqInt)(word)) >> i) | ((((sqInt)((usqInt)(word) << (32 - i)))) & 0xFFFFFFFFU);
				aWord4 = movimmror(self_in_CogARMCompiler, reg2, immediate21, rot15);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord4;
				return 4;
				goto l11;
			}
		}
	l11:	/* end rotateable8bitImmediate:ifTrue:ifFalse: */;
		invVal = (word < 0
			? -1 - word
			: (unsigned int)~word);
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((invVal & 0xFF) == invVal) {
			return ((aWord11 = mvnimmror(self_in_CogARMCompiler, reg2, invVal, 0)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord11,
				4);
		}
		for (i1 = 2; i1 <= 30; i1 += 2) {
			if ((invVal & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == invVal) {
				return ((rot16 = 32 - i1),
					(immediate22 = ((invVal) >> i1) | ((invVal << (32 - i1)) & 0xFFFFFFFFU)),
					(aWord11 = mvnimmror(self_in_CogARMCompiler, reg2, immediate22, rot16)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord11,
					4);
			}
		}
		return loadCwInto(self_in_CogARMCompiler, ((self_in_CogARMCompiler->operands))[1]);

	case MoveCwR:
		return loadCwInto(self_in_CogARMCompiler, ((self_in_CogARMCompiler->operands))[1]);

	case MoveRR:
		/* begin concretizeMoveRR */
		srcReg = ((self_in_CogARMCompiler->operands))[0];
		/* cond 000 1101 0 0000 dest 0000 0000 srcR */
		destReg = ((self_in_CogARMCompiler->operands))[1];
		aWord5 = movrn(self_in_CogARMCompiler, destReg, srcReg);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord5;
		return 4;

	case MoveAwR:
		/* begin concretizeMoveAwR */
		srcAddr = ((self_in_CogARMCompiler->operands))[0];
		destReg1 = ((self_in_CogARMCompiler->operands))[1];
		if (		/* begin isAddressRelativeToVarBase: */
			(srcAddr != null)
		 && ((srcAddr >= (varBaseAddress()))
		 && ((srcAddr - (varBaseAddress())) < (0x1000)))) {
			aWord6 = ldrrnplusImm(self_in_CogARMCompiler, destReg1, ConcreteVarBaseReg, srcAddr - (varBaseAddress()));
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord6;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord12 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord12;
		instrOffset = 4;
		aWord21 = ldrrnplusImm(self_in_CogARMCompiler, destReg1, ConcreteIPReg, 0);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset / 4] = aWord21;
		return instrOffset + 4;

	case MoveRAw:
		/* begin concretizeMoveRAw */
		srcReg1 = ((self_in_CogARMCompiler->operands))[0];
		destAddr = ((self_in_CogARMCompiler->operands))[1];
		if (		/* begin isAddressRelativeToVarBase: */
			(destAddr != null)
		 && ((destAddr >= (varBaseAddress()))
		 && ((destAddr - (varBaseAddress())) < (0x1000)))) {
			aWord7 = strrnplusImm(self_in_CogARMCompiler, srcReg1, ConcreteVarBaseReg, destAddr - (varBaseAddress()));
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord7;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord13 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord13;
		instrOffset1 = 4;
		aWord22 = strrnplusImm(self_in_CogARMCompiler, srcReg1, ConcreteIPReg, 0);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset1 / 4] = aWord22;
		return instrOffset1 + 4;

	case MoveAbR:
		/* begin concretizeMoveAbR */
		srcAddr1 = ((self_in_CogARMCompiler->operands))[0];
		destReg2 = ((self_in_CogARMCompiler->operands))[1];
		if (		/* begin isAddressRelativeToVarBase: */
			(srcAddr1 != null)
		 && ((srcAddr1 >= (varBaseAddress()))
		 && ((srcAddr1 - (varBaseAddress())) < (0x1000)))) {
			aWord8 = ldrbrnplusimm(self_in_CogARMCompiler, destReg2, ConcreteVarBaseReg, 1, srcAddr1 - (varBaseAddress()));
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord8;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord14 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord14;
		instrOffset2 = 4;
		aWord23 = ldrbrnplusimm(self_in_CogARMCompiler, destReg2, ConcreteIPReg, 1, 0);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset2 / 4] = aWord23;
		return instrOffset2 + 4;

	case MoveRAb:
		/* begin concretizeMoveRAb */
		srcReg2 = ((self_in_CogARMCompiler->operands))[0];
		destAddr1 = ((self_in_CogARMCompiler->operands))[1];
		if (		/* begin isAddressRelativeToVarBase: */
			(destAddr1 != null)
		 && ((destAddr1 >= (varBaseAddress()))
		 && ((destAddr1 - (varBaseAddress())) < (0x1000)))) {
			aWord9 = strbrnplusimm(self_in_CogARMCompiler, srcReg2, ConcreteVarBaseReg, 1, destAddr1 - (varBaseAddress()));
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord9;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord15 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord15;
		instrOffset3 = 4;
		aWord24 = strbrnplusimm(self_in_CogARMCompiler, srcReg2, ConcreteIPReg, 1, 0);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset3 / 4] = aWord24;
		return instrOffset3 + 4;

	case MoveMbrR:
		/* begin concretizeMoveMbrR */
		offset2 = ((self_in_CogARMCompiler->operands))[0];
		srcReg3 = ((self_in_CogARMCompiler->operands))[1];
		destReg3 = ((self_in_CogARMCompiler->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset2)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (offset2 >= 0) {
				return ((aWord10 = ldrbrnplusimm(self_in_CogARMCompiler, destReg3, srcReg3, 1, offset2)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord10,
					4);
			}
			else {
				return ((immediate112 = SQABS(offset2)),
					(aWord10 = ldrbrnplusimm(self_in_CogARMCompiler, destReg3, srcReg3, 0, immediate112)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord10,
					4);
			}
		}
		else {
			return ((					/* begin isAddressRelativeToVarBase: */
						(offset2 != null)
					 && ((offset2 >= (varBaseAddress()))
					 && ((offset2 - (varBaseAddress())) < (0x1000)))
						? ((aWord16 = addsrnimmror(self_in_CogARMCompiler, ConcreteIPReg, ConcreteVarBaseReg, offset2 - (varBaseAddress()), 0)),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord16,
							(instrOffset4 = 4))
						: (							/* begin moveCw:intoR: */
								assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
							assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
							(aWord25 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
									? 1
									: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord25,
							(instrOffset4 = 4))),
				(aWord31 = ldrbrnrm(self_in_CogARMCompiler, destReg3, srcReg3, ConcreteIPReg)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset4 / 4] = aWord31,
				instrOffset4 + 4);
		}

	case MoveRMbr:
		/* begin concretizeMoveRMbr */
		srcReg4 = ((self_in_CogARMCompiler->operands))[0];
		offset3 = ((self_in_CogARMCompiler->operands))[1];
		baseReg = ((self_in_CogARMCompiler->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset3)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (offset3 >= 0) {
				return ((aWord17 = strbrnplusimm(self_in_CogARMCompiler, srcReg4, baseReg, 1, offset3)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord17,
					4);
			}
			else {
				return ((immediate23 = SQABS(offset3)),
					(aWord17 = strbrnplusimm(self_in_CogARMCompiler, srcReg4, baseReg, 0, immediate23)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord17,
					4);
			}
		}
		else {
			return ((					/* begin isAddressRelativeToVarBase: */
						(offset3 != null)
					 && ((offset3 >= (varBaseAddress()))
					 && ((offset3 - (varBaseAddress())) < (0x1000)))
						? ((aWord18 = addsrnimmror(self_in_CogARMCompiler, ConcreteIPReg, ConcreteVarBaseReg, offset3 - (varBaseAddress()), 0)),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord18,
							(instrOffset5 = 4))
						: (							/* begin moveCw:intoR: */
								assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
							assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
							(aWord26 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
									? 1
									: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord26,
							(instrOffset5 = 4))),
				(aWord32 = strbrnrm(self_in_CogARMCompiler, srcReg4, baseReg, ConcreteIPReg)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset5 / 4] = aWord32,
				instrOffset5 + 4);
		}

	case MoveRM16r:
		/* begin concretizeMoveRM16r */
		srcReg5 = ((self_in_CogARMCompiler->operands))[0];
		offset4 = ((self_in_CogARMCompiler->operands))[1];
		baseReg1 = ((self_in_CogARMCompiler->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset4)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (offset4 >= 0) {
				return ((aWord19 = strhrnplusimm(self_in_CogARMCompiler, srcReg5, baseReg1, 1, offset4)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord19,
					4);
			}
			else {
				return ((immediate31 = SQABS(offset4)),
					(aWord19 = strhrnplusimm(self_in_CogARMCompiler, srcReg5, baseReg1, 0, immediate31)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord19,
					4);
			}
		}
		else {
			return ((					/* begin isAddressRelativeToVarBase: */
						(offset4 != null)
					 && ((offset4 >= (varBaseAddress()))
					 && ((offset4 - (varBaseAddress())) < (0x1000)))
						? ((aWord110 = addsrnimmror(self_in_CogARMCompiler, ConcreteIPReg, ConcreteVarBaseReg, offset4 - (varBaseAddress()), 0)),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord110,
							(instrOffset6 = 4))
						: (							/* begin moveCw:intoR: */
								assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
							assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
							(aWord27 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
									? 1
									: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
							/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord27,
							(instrOffset6 = 4))),
				(aWord33 = strhrnrm(self_in_CogARMCompiler, srcReg5, baseReg1, ConcreteIPReg)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset6 / 4] = aWord33,
				instrOffset6 + 4);
		}

	case MoveM16rR:
		/* begin concretizeMoveM16rR */
		offset5 = ((self_in_CogARMCompiler->operands))[0];
		srcReg6 = ((self_in_CogARMCompiler->operands))[1];
		destReg4 = ((self_in_CogARMCompiler->operands))[2];
		/* begin is8BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset5)) <= 0xFF) {
			/* (2 raisedTo: 8)-1 */
			if (offset5 >= 0) {
				aWord20 = ldrhrnplusimm(self_in_CogARMCompiler, destReg4, srcReg6, 1, offset5);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord20;
				return 4;
			}
			else {
				immediate41 = SQABS(offset5);
				aWord20 = ldrhrnplusimm(self_in_CogARMCompiler, destReg4, srcReg6, 0, immediate41);
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord20;
				return 4;
			}
		}
		else {
			/* begin moveCw:intoR: */
			assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
			assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
			aWord111 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
				? 1
				: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord111;
			instrOffset7 = 4;
			aWord28 = ldrhrnrm(self_in_CogARMCompiler, destReg4, srcReg6, ConcreteIPReg);
			/* begin machineCodeAt:put: */
			((self_in_CogARMCompiler->machineCode))[instrOffset7 / 4] = aWord28;
			return instrOffset7 + 4;
		}
		return 0;

	case MoveM64rRd:
		/* begin concretizeMoveM64rRd */
		offset6 = ((self_in_CogARMCompiler->operands))[0];
		u4 = (offset6 > 0
			? 1
			: 0);
		srcReg7 = ((self_in_CogARMCompiler->operands))[1];
		destReg5 = ((self_in_CogARMCompiler->operands))[2];
		((self_in_CogARMCompiler->machineCode))[0] = ((((0xED100B00U | (srcReg7 << 16)) | (destReg5 << 12)) | (((int)((usqInt)(u4) << 23)))) | (((usqInt)(offset6)) >> 2));
		return 4;

	case MoveMwrR:
		/* begin concretizeMoveMwrR */
		offset32 = ((self_in_CogARMCompiler->operands))[0];
		srcReg23 = ((self_in_CogARMCompiler->operands))[1];
		destReg15 = ((self_in_CogARMCompiler->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset32)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (offset32 >= 0) {
				return ((aWord65 = ldrrnplusimm(self_in_CogARMCompiler, destReg15, srcReg23, 1, offset32)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord65,
					4);
			}
			else {
				return ((immediate131 = SQABS(offset32)),
					(aWord65 = ldrrnplusimm(self_in_CogARMCompiler, destReg15, srcReg23, 0, immediate131)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord65,
					4);
			}
		}
		else {
			return (				/* begin moveCw:intoR: */
					assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
				assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
				(aWord217 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
						? 1
						: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord217,
				(instrOffset18 = 4),
				(aWord123 = ldrrnrm(self_in_CogARMCompiler, destReg15, srcReg23, ConcreteIPReg)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset18 / 4] = aWord123,
				instrOffset18 + 4);
		}

	case MoveXbrRR:
		/* begin concretizeMoveXbrRR */
		/* index is number of *bytes* */
		index = ((self_in_CogARMCompiler->operands))[0];
		base = ((self_in_CogARMCompiler->operands))[1];
		/* LDRB	dest, [base, +index, LSL #0] */
		/* cond 011 1100 1 base dest 00000 00 0 inde */
		dest1 = ((self_in_CogARMCompiler->operands))[2];
		aWord29 = ldrbrnrm(self_in_CogARMCompiler, dest1, base, index);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord29;
		return 4;

	case MoveRXbrR:
		/* begin concretizeMoveRXbrR */
		src = ((self_in_CogARMCompiler->operands))[0];
		index1 = ((self_in_CogARMCompiler->operands))[1];
		/* str	b	src, [base, +index, LSL #0] */
		/* cond 011 1100 0 base srcR 00000 00 0 index */
		base1 = ((self_in_CogARMCompiler->operands))[2];
		aWord30 = strbrnrm(self_in_CogARMCompiler, src, base1, index1);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord30;
		return 4;

	case MoveXwrRR:
		/* begin concretizeMoveXwrRR */
		index2 = ((self_in_CogARMCompiler->operands))[0];
		base2 = ((self_in_CogARMCompiler->operands))[1];
		/* LDR	dest, [base, +index, LSL #2] */
		/* cond 011 1100 1 base dest 00010 00 0 inde bulit by lowest level generator so we can do the lsl #2 on the index register */
		dest2 = ((self_in_CogARMCompiler->operands))[2];
		aWord34 = memMxrregbasepubwlrmLsl2(self_in_CogARMCompiler, AL, dest2, base2, 1, 1, 0, 0, 1, index2);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord34;
		return 4;

	case MoveRXwrR:
		/* begin concretizeMoveRXwrR */
		src1 = ((self_in_CogARMCompiler->operands))[0];
		/* index is number of *words* = 4* bytes */
		index3 = ((self_in_CogARMCompiler->operands))[1];
		/* str		src, [base, +index, LSL #2] */
		/* cond 011 1100 0 base srcR 00010 00 0 inde */
		base3 = ((self_in_CogARMCompiler->operands))[2];
		aWord35 = memMxrregbasepubwlrmLsl2(self_in_CogARMCompiler, AL, src1, base3, 1, 1, 0, 0, 0, index3);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord35;
		return 4;

	case MoveRMwr:
		/* begin concretizeMoveRMwr */
		srcReg24 = ((self_in_CogARMCompiler->operands))[0];
		offset33 = ((self_in_CogARMCompiler->operands))[1];
		baseReg2 = ((self_in_CogARMCompiler->operands))[2];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(offset33)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (offset33 >= 0) {
				return ((aWord66 = strrnplusimm(self_in_CogARMCompiler, srcReg24, baseReg2, 1, offset33)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord66,
					4);
			}
			else {
				return ((immediate141 = SQABS(offset33)),
					(aWord66 = strrnplusimm(self_in_CogARMCompiler, srcReg24, baseReg2, 0, immediate141)),
					/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord66,
					4);
			}
		}
		else {
			return (				/* begin moveCw:intoR: */
					assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address))),
				assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000)),
				(aWord218 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
						? 1
						: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))))),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord218,
				(instrOffset19 = 4),
				(aWord124 = strrnrm(self_in_CogARMCompiler, srcReg24, baseReg2, ConcreteIPReg)),
				/* begin machineCodeAt:put: */
((self_in_CogARMCompiler->machineCode))[instrOffset19 / 4] = aWord124,
				instrOffset19 + 4);
		}

	case MoveRdM64r:
		/* begin concretizeMoveRdM64r */
		offset7 = ((self_in_CogARMCompiler->operands))[1];
		u5 = (offset7 > 0
			? 1
			: 0);
		dstReg = ((self_in_CogARMCompiler->operands))[2];
		fpReg = ((self_in_CogARMCompiler->operands))[0];
		((self_in_CogARMCompiler->machineCode))[0] = ((((0xED000B00U | (dstReg << 16)) | (fpReg << 12)) | (((int)((usqInt)(u5) << 23)))) | (((usqInt)(offset7)) >> 2));
		return 4;

	case PopR:
		/* begin concretizePopR */
		/* LDR destReg, [SP], #4 */
		destReg6 = ((self_in_CogARMCompiler->operands))[0];
		aWord36 = popR(self_in_CogARMCompiler, destReg6);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord36;
		return 4;

	case PushR:
		/* begin concretizePushR */
		/* cond | 010 | 1001 | 0 | -Rn- | -Rd- | 0000 0000 0100 */
		/* STR srcReg, [sp, #-4] */
		srcReg8 = ((self_in_CogARMCompiler->operands))[0];
		aWord37 = pushR(self_in_CogARMCompiler, srcReg8);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord37;
		return 4;

	case PushCq:
		/* begin concretizePushCq */
		word3 = ((self_in_CogARMCompiler->operands))[0];
		value5 = word3;
		while (1) {
			if ((value5 & 0xFF) == value5) {
				invert21 = word3 != value5;
				aWord67 = (invert21
					? mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, value5, 0)
					: movimmror(self_in_CogARMCompiler, ConcreteIPReg, value5, 0));
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord67;
				instrOffset20 = 4;
				goto l225;
			}
			for (i10 = 2; i10 <= 30; i10 += 2) {
				if ((value5 & (((0xFFU << i10) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i10)))) == value5) {
					rot91 = 32 - i10;
					immediate151 = ((value5) >> i10) | ((value5 << (32 - i10)) & 0xFFFFFFFFU);
					invert22 = word3 != value5;
					aWord67 = (invert22
						? mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, immediate151, rot91)
						: movimmror(self_in_CogARMCompiler, ConcreteIPReg, immediate151, rot91));
					/* begin machineCodeAt:put: */
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord67;
					instrOffset20 = 4;
					goto l225;
				}
			}
			if (!(value5 == word3)) break;
			value5 = (word3 < 0
				? -1 - word3
				: (unsigned int)~word3);
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord219 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord219;
		instrOffset20 = 4;
	l225:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		aWord125 = pushR(self_in_CogARMCompiler, ConcreteIPReg);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset20 / 4] = aWord125;
		return instrOffset20 + 4;

	case PushCw:
		/* begin concretizePushCw */
		word1 = ((self_in_CogARMCompiler->operands))[0];
		if (		/* begin inCurrentCompilation: */
			((addressIsInInstructions(((AbstractInstruction *) word1)))
		 || ((((AbstractInstruction *) word1)) == (methodLabel())))
		 || (((((usqInt)word1)) >= ((methodLabel->address)))
		 && ((((usqInt)word1)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize)))))) {
			instrOffset8 = loadCwInto(self_in_CogARMCompiler, ConcreteIPReg);
		}
		else {
			/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
			value = word1;
			while (1) {
				if ((value & 0xFF) == value) {
					invert5 = word1 != value;
					aWord38 = (invert5
						? mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, value, 0)
						: movimmror(self_in_CogARMCompiler, ConcreteIPReg, value, 0));
					/* begin machineCodeAt:put: */
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord38;
					instrOffset8 = 4;
					goto l57;
				}
				for (i2 = 2; i2 <= 30; i2 += 2) {
					if ((value & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value) {
						rot17 = 32 - i2;
						immediate51 = ((value) >> i2) | ((value << (32 - i2)) & 0xFFFFFFFFU);
						invert6 = word1 != value;
						aWord38 = (invert6
							? mvnimmror(self_in_CogARMCompiler, ConcreteIPReg, immediate51, rot17)
							: movimmror(self_in_CogARMCompiler, ConcreteIPReg, immediate51, rot17));
						/* begin machineCodeAt:put: */
						((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord38;
						instrOffset8 = 4;
						goto l57;
					}
				}
				if (!(value == word1)) break;
				value = (word1 < 0
					? -1 - word1
					: (unsigned int)~word1);
			}
			instrOffset8 = loadCwInto(self_in_CogARMCompiler, ConcreteIPReg);
	l57:	/* end rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */;
		}
		aWord112 = pushR(self_in_CogARMCompiler, ConcreteIPReg);
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset8 / 4] = aWord112;
		return instrOffset8 + 4;

	case PrefetchAw:
		/* begin concretizePrefetchAw */
		addressOperand = ((self_in_CogARMCompiler->operands))[0];
		if (		/* begin isAddressRelativeToVarBase: */
			(addressOperand != null)
		 && ((addressOperand >= (varBaseAddress()))
		 && ((addressOperand - (varBaseAddress())) < (0x1000)))) {
			immediate16 = addressOperand - (varBaseAddress());
			/* begin pld:plus:offset: */
			aWord68 = 0xF550F000U | ((((int)((usqInt)(ConcreteVarBaseReg) << 16))) | ((0x800000) | immediate16));
			((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord68;
			return 4;
		}
		/* begin moveCw:intoR: */
		assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
		assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
		aWord126 = ldrrnplusimm(self_in_CogARMCompiler, ConcreteIPReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
			? 1
			: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord126;
		instrOffset21 = 4;
		/* begin machineCodeAt:put: */
		((self_in_CogARMCompiler->machineCode))[instrOffset21 / 4] = (0xF550F000U | ((((int)((usqInt)(ConcreteIPReg) << 16))) | ((0x800000) | 0)));
		return instrOffset21 + 4;

	case ConvertRRd:
		/* begin concretizeConvertRRd */
		srcReg9 = ((self_in_CogARMCompiler->operands))[0];
		destReg7 = ((self_in_CogARMCompiler->operands))[1];
		((self_in_CogARMCompiler->machineCode))[0] = (fmsrFromto(self_in_CogARMCompiler, srcReg9, 9));
		((self_in_CogARMCompiler->machineCode))[1] = (fsitodFromto(self_in_CogARMCompiler, 9, destReg7));
		return 8;

	default:
		error("Case not found and no otherwise clause");
	}
	return 0;
}


/*	FMSR or VMOV instruction to move a value from an ARM reg to an fpu double
	register ready for conversion
	FMSR regB, regA - ARM_ARM v5 DDI 01001.pdf pp. C4-68
	VMOV regB, regA - ARM_ARM v7 DDi10406 pp. A8-462-3
 */
/*	the dest reg bits are spread out a little */

	/* CogARMCompiler>>#fmsrFrom:to: */
static NoDbgRegParms unsigned int
fmsrFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt regA, sqInt regB)
{
    sqInt destReg;

	destReg = (((sqInt)((usqInt)((((usqInt)(regB)) >> 1)) << 16))) | (((sqInt)((usqInt)((regB & 1)) << 7)));
	return (0xEE000A10U | (((sqInt)((usqInt)(regA) << 12)))) | destReg;
}


/*	FSITOD or VCVT instruction to move convert an integer value to an fpu
	double FSITOD regB, regA - ARM_ARM v5 DDI 01001.pdf pp. C4-95
	VCVTW. regB, regA - ARM_ARM v7 DDI10406.pdf pp. A8-576-8
 */
/*	the src reg bits are spread out a little */

	/* CogARMCompiler>>#fsitodFrom:to: */
static NoDbgRegParms unsigned int
fsitodFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt regA, sqInt regB)
{
    sqInt srcReg;

	srcReg = (((usqInt)(regA)) >> 1) | (((sqInt)((usqInt)((regA & 1)) << 5)));
	return (4005039040U | srcReg) | (((sqInt)((usqInt)(regB) << 12)));
}


/*	Answer if CallFull and/or JumpFull are relative and hence need relocating
	on method
	compation. If so, they are annotated with IsRelativeCall in methods and
	relocated in
	relocateIfCallOrMethodReference:mcpc:delta: */

	/* CogARMCompiler>>#fullCallsAreRelative */
static NoDbgRegParms sqInt
fullCallsAreRelative(AbstractInstruction *self_in_CogARMCompiler)
{
	return 0;
}


/*	Currently no instruction level support for divide on ARM. See also
	#canDivQuoRem 
 */

	/* CogARMCompiler>>#genDivR:R:Quo:Rem: */
static NoDbgRegParms AbstractInstruction *
genDivRRQuoRem(AbstractInstruction *self_in_CogARMCompiler, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder)
{
    usqInt divRemFunctionAddr;
    AbstractInstruction *inst;
    sqInt rDividend;
    sqInt rDivisor;
    sqInt rQuotient;
    sqInt rRemainder;

	assert(abstractRegDividend != abstractRegDivisor);
	assert(abstractRegQuotient != abstractRegRemainder);
	rDividend = abstractRegDividend;
	rDivisor = abstractRegDivisor;
	if (!(rDividend == CArg0Reg)) {
		/* we need to move the value in rDividend to CArg0Reg. Best to double check if rDivisor is already using it first */
		if (rDivisor == CArg0Reg) {
			/* oh dear; we also need to move rDivisor's value out of the way first.. I'll move it to CArg1Reg and if some nitwit has managed to put rDividend there they deserve the crash */
			if (rDividend == CArg1Reg) {
				error("register choices in genDivR:R:Quo:Rem: made life impossible");
			}
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, rDivisor, CArg1Reg);
			rDivisor = CArg1Reg;
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, rDividend, CArg0Reg);
	}
	if (!(rDivisor == CArg1Reg)) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, rDivisor, CArg1Reg);
	}
	divRemFunctionAddr = aeabiDivModFunctionAddr(self_in_CogARMCompiler);
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	CallFullRTregistersToBeSavedMask(((usqInt)divRemFunctionAddr), (1U << CArg2Reg) | (1U << CArg3Reg));
	/* begin PopR: */
	genoperand(PopR, LinkReg);
	rQuotient = abstractRegQuotient;
	rRemainder = abstractRegRemainder;
	if (!(rQuotient == CArg0Reg)) {
		/* oh good grief, not again */
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, CArg0Reg, rQuotient);
		if (rQuotient == CArg1Reg) {
			error("register choices in genDivR:R:Quo:Rem: made life impossible");
		}
	}
	if (!(rRemainder == CArg1Reg)) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, CArg1Reg, rRemainder);
	}
	return self_in_CogARMCompiler;
}


/*	Generate the code to pass up to four arguments in a C run-time call. Hack:
	each argument is
	either a negative number, which encodes a constant, or a non-negative
	number, that of a register.
	The encoding for constants is defined by trampolineArgConstant: &
	trampolineArgValue:. Pass a constant as the result of
	trampolineArgConstant:. 
	Run-time calls have no more than four arguments, so chosen so that on ARM,
	where in its C ABI the
	first four integer arguments are passed in registers, all arguments can be
	passed in registers. We
	defer to the back end to generate this code not so much that the back end
	knows whether it uses
	the stack or registers to pass arguments (it does, but...). In fact we
	defer for an extremely evil reason.
	Doing so allows the x64 (where up to 6 args are passed) to assign the
	register arguments in an order
	that allows some of the argument registers to be used for specific
	abstract registers, specifically
	ReceiverResultReg and ClassReg. This is evil, evil, evil, but also it's
	really nice to keep using the old
	register assignments the original author has grown accustomed to. */

	/* CogARMCompiler>>#genMarshallNArgs:arg:arg:arg:arg: */
static NoDbgRegParms AbstractInstruction *
genMarshallNArgsargargargarg(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;

	if (numArgs == 0) {
		return self_in_CogARMCompiler;
	}
	if (numArgs > 1) {
		if ((!(regOrConst1 < NoReg))
		 && (regOrConst1 == CArg0Reg)) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, regOrConst1, Extra0Reg);
			return genMarshallNArgsargargargarg(self_in_CogARMCompiler, numArgs, regOrConst0, Extra0Reg, regOrConst2, regOrConst3);
		}
		if (numArgs > 2) {
			if ((!(regOrConst2 < NoReg))
			 && ((regOrConst2 == CArg0Reg)
			 || (regOrConst2 == CArg1Reg))) {
				/* begin MoveR:R: */
				genoperandoperand(MoveRR, regOrConst2, Extra1Reg);
				return genMarshallNArgsargargargarg(self_in_CogARMCompiler, numArgs, regOrConst0, regOrConst1, Extra1Reg, regOrConst3);
			}
			if (numArgs > 3) {
				if ((!(regOrConst3 < NoReg))
				 && ((regOrConst3 == CArg0Reg)
				 || ((regOrConst3 == CArg1Reg)
				 || (regOrConst3 == CArg2Reg)))) {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, regOrConst3, Extra2Reg);
					return genMarshallNArgsargargargarg(self_in_CogARMCompiler, numArgs, regOrConst0, regOrConst1, regOrConst2, Extra2Reg);
				}
			}
		}
	}
	if (regOrConst0 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, -2 - regOrConst0, CArg0Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(-2 - regOrConst0));
		}
	}
	else {
		if (regOrConst0 != CArg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, regOrConst0, CArg0Reg);
		}
	}
	if (numArgs == 1) {
		return self_in_CogARMCompiler;
	}
	if (regOrConst1 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, -2 - regOrConst1, CArg1Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(-2 - regOrConst1));
		}
	}
	else {
		if (regOrConst1 != CArg1Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, regOrConst1, CArg1Reg);
		}
	}
	if (numArgs == 2) {
		return self_in_CogARMCompiler;
	}
	if (regOrConst2 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction2 = genoperandoperand(MoveCqR, -2 - regOrConst2, CArg2Reg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(-2 - regOrConst2));
		}
	}
	else {
		if (regOrConst2 != CArg2Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, regOrConst2, CArg2Reg);
		}
	}
	if (numArgs == 3) {
		return self_in_CogARMCompiler;
	}
	if (regOrConst3 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, -2 - regOrConst3, CArg3Reg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(-2 - regOrConst3));
		}
	}
	else {
		if (regOrConst3 != CArg3Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, regOrConst3, CArg3Reg);
		}
	}
	return self_in_CogARMCompiler;
}


/*	Use SMULL to produce a 64-bit result, explicitly in RISCTempReg,regDest. -
	ARM_ARM v7 DDI10406 pp. A8-354-5
	By comparing RISCTempReg with regDest ASR 31(which effectively makes it 0
	or -1) we know that the result being EQ means the hi reg and the top bit
	of the lo reg are the same - ie no overflow. The condition code can then
	be forced to oVerflow by use of MSR APSR_nzcvq, #1, lsl 28
 */

	/* CogARMCompiler>>#genMulR:R: */
static NoDbgRegParms AbstractInstruction *
genMulRR(AbstractInstruction *self_in_CogARMCompiler, sqInt regSource, sqInt regDest)
{
    AbstractInstruction *first;


	/* result in RISCTempReg,regDest */
	first = genoperandoperand(SMULL, regSource, regDest);
	genoperandoperand(CMPSMULL, RISCTempReg, regDest);
	genoperand(MSR, 1);
	return first;
}


/*	Ensure that the register args are pushed before the outer and
	inner retpcs at an entry miss for arity <= self numRegArgs. The
	outer retpc is that of a call at a send site. The inner is the call
	from a method or PIC abort/miss to the trampoline. */
/*	Putting the receiver and args above the return address means the
	CoInterpreter has a single machine-code frame format which saves
	us a lot of work. */
/*	Iff there are register args convert
	sp		->	outerRetpc			(send site retpc)
	linkReg = innerRetpc			(PIC abort/miss retpc)
	to
	base	->	receiver
	(arg0)
	(arg1)
	sp		->	outerRetpc			(send site retpc)
	sp		->	linkReg/innerRetpc	(PIC abort/miss retpc) */

	/* CogARMCompiler>>#genPushRegisterArgsForAbortMissNumArgs: */
static NoDbgRegParms AbstractInstruction *
genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	if (numArgs <= (numRegArgs())) {
		assert((numRegArgs()) <= 2);
		/* begin MoveMw:r:R: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin MoveR:Mw:r: */
		anInstruction1 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, 0, SPReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		if (numArgs > 0) {
			/* begin PushR: */
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				/* begin PushR: */
				genoperand(PushR, Arg1Reg);
			}
		}
		genoperand(PushR, TempReg);
	}
	genoperand(PushR, LinkReg);
	return self_in_CogARMCompiler;
}


/*	Ensure that the register args are pushed before the retpc for arity <=
	self numRegArgs.
 */
/*	This is easy on a RISC like ARM because the return address is in the link
	register. Putting
	the receiver and args above the return address means the CoInterpreter has
	a single
	machine-code frame format which saves us a lot of work
	NOTA BENE: we do NOT push the return address here, which means it must be
	dealt with later. */

	/* CogARMCompiler>>#genPushRegisterArgsForNumArgs:scratchReg: */
static NoDbgRegParms AbstractInstruction *
genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction *self_in_CogARMCompiler, sqInt numArgs, sqInt ignored)
{
	if (numArgs <= (numRegArgs())) {
		assert((numRegArgs()) <= 2);
		/* begin PushR: */
		genoperand(PushR, ReceiverResultReg);
		if (numArgs > 0) {
			/* begin PushR: */
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				/* begin PushR: */
				genoperand(PushR, Arg1Reg);
			}
		}
	}
	return self_in_CogARMCompiler;
}


/*	This is a no-op on ARM since the ABI passes up to 4 args in registers and
	trampolines currently observe that limit.
 */

	/* CogARMCompiler>>#genRemoveNArgsFromStack: */
static NoDbgRegParms sqInt
genRemoveNArgsFromStack(AbstractInstruction *self_in_CogARMCompiler, sqInt n)
{
	assert(n <= 4);
	return 0;
}


/*	Restore the registers in regMask as saved by genSaveRegs:. */

	/* CogARMCompiler>>#genRestoreRegs: */
static NoDbgRegParms AbstractInstruction *
genRestoreRegs(AbstractInstruction *self_in_CogARMCompiler, sqInt regMask)
{
	return 
	/* begin genPopRegisterMask: */
(regMask == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PopLDM, regMask));
}


/*	Save the registers in regMask for a call into the C run-time from a
	trampoline 
 */

	/* CogARMCompiler>>#genSaveRegs: */
static NoDbgRegParms AbstractInstruction *
genSaveRegs(AbstractInstruction *self_in_CogARMCompiler, sqInt regMask)
{
	return 
	/* begin genPushRegisterMask: */
(regMask == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PushSTM, regMask));
}

	/* CogARMCompiler>>#genSubstituteReturnAddress: */
static NoDbgRegParms AbstractInstruction *
genSubstituteReturnAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt retpc)
{
	return checkLiteralforInstruction(retpc, genoperandoperand(MoveCwR, retpc, LR));
}


/*	AArch32 has a 64-bit counter but it is typically restricted.
	So for now do without.
	See e.g.
	http://neocontra.blogspot.com/2013/05/user-mode-performance-counters-for.html
	https://stackoverflow.com/questions/3247373/how-to-measure-program-execution-time-in-arm-cortex-a8-processor/3250835#3250835  */

	/* CogARMCompiler>>#has64BitPerformanceCounter */
static NoDbgRegParms sqInt
has64BitPerformanceCounter(AbstractInstruction *self_in_CogARMCompiler)
{
	return 0;
}


/*	Answer if the processor has a dedicated callee-saved register to point to
	the base of commonly-accessed variables. On ARM we use R10 for this. */

	/* CogARMCompiler>>#hasVarBaseRegister */
static NoDbgRegParms sqInt
hasVarBaseRegister(AbstractInstruction *self_in_CogARMCompiler)
{
	return 1;
}


/*	Answer the instruction immediately preceding followingAddress. */

	/* CogARMCompiler>>#instructionBeforeAddress: */
static NoDbgRegParms sqInt
instructionBeforeAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt followingAddress)
{
	return longAt(followingAddress - 4);
}


/*	is this a BLX <targetReg> instruction? */

	/* CogARMCompiler>>#instructionIsBLX: */
static NoDbgRegParms sqInt
instructionIsBLX(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && ((instr & 0xFFFFFF0) == 19922736);
}


/*	is this a BL <offset> instruction? */

	/* CogARMCompiler>>#instructionIsBL: */
static NoDbgRegParms sqInt
instructionIsBL(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && ((instr & (0xF000000)) == (0xB000000));
}


/*	is this a BX <targetReg> instruction? */

	/* CogARMCompiler>>#instructionIsBX: */
static NoDbgRegParms sqInt
instructionIsBX(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && ((instr & 0xFFFFFF0) == 0x12FFF10);
}


/*	is this a B <offset> instruction? */

	/* CogARMCompiler>>#instructionIsB: */
static NoDbgRegParms sqInt
instructionIsB(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && ((instr & (0xF000000)) == (0xA000000));
}


/*	is this a CMP instruction? */

	/* CogARMCompiler>>#instructionIsCMP: */
static NoDbgRegParms sqInt
instructionIsCMP(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && (((((usqInt)(instr)) >> 21) & 0x7F) == CmpOpcode);
}


/*	is this any kind of LDR instruction? c.f. memMxr:reg:base:u:b:l:imm: */

	/* CogARMCompiler>>#instructionIsLDR: */
static NoDbgRegParms sqInt
instructionIsLDR(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && (((((usqInt)(instr)) >> 20) & 197) == 65);
}


/*	is this an ORR instruction? */

	/* CogARMCompiler>>#instructionIsOR: */
static NoDbgRegParms sqInt
instructionIsOR(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && (((((usqInt)(instr)) >> 21) & 0x7F) == (16 | OrOpcode));
}


/*	is this a push -str r??, [sp, #-4] - instruction? */

	/* CogARMCompiler>>#instructionIsPush: */
static NoDbgRegParms sqInt
instructionIsPush(AbstractInstruction *self_in_CogARMCompiler, sqInt instr)
{
	return (conditionIsNotNever(self_in_CogARMCompiler, instr))
	 && ((instr & 0xFFF0FFF) == 0x52D0004);
}


/*	Answer the instruction size at pc.Simple on ARM ;-) */

	/* CogARMCompiler>>#instructionSizeAt: */
static NoDbgRegParms sqInt
instructionSizeAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc)
{
	return 4;
}


/*	Several of the opcodes are inverses. Answer the inverse for an opcode if
	it has one.
	See Table A3-2 in sec A3.4 Data-processing instructions of the AARM. */

	/* CogARMCompiler>>#inverseOpcodeFor: */
static NoDbgRegParms sqInt
inverseOpcodeFor(AbstractInstruction *self_in_CogARMCompiler, sqInt armOpcode)
{
	switch (armOpcode) {
	case AddOpcode:
		return SubOpcode;

	case AndOpcode:
		return BicOpcode;

	case BicOpcode:
		return AndOpcode;

	case CmpOpcode:
		return CmpNotOpcode;

	case MoveOpcode:
		return MoveNotOpcode;

	case MoveNotOpcode:
		return MoveOpcode;

	case SubOpcode:
		return AddOpcode;

	default:
		error("opcode has no inverse");
		return -1;
	}
	return 0;
}


/*	Assuming mcpc is a send return pc answer if the instruction before it is a
	call (not a CallFull).
 */
/*	There are two types of calls: BL and/BLX encoding */

	/* CogARMCompiler>>#isCallPrecedingReturnPC: */
static NoDbgRegParms sqInt
isCallPrecedingReturnPC(AbstractInstruction *self_in_CogARMCompiler, sqInt mcpc)
{
    sqInt call;

	call = longAt(mcpc - 4);
	return (instructionIsBL(self_in_CogARMCompiler, call))
	 || (instructionIsBLX(self_in_CogARMCompiler, call));
}


/*	ARM calls and jumps span +/- 32 mb, more than enough for intra-zone calls
	and jumps.
 */

	/* CogARMCompiler>>#isInImmediateJumpRange: */
static NoDbgRegParms int
isInImmediateJumpRange(AbstractInstruction *self_in_CogARMCompiler, usqIntptr_t operand)
{
	return (((((int) operand)) >= -33554432) && ((((int) operand)) <= 0x1FFFFFC));
}

	/* CogARMCompiler>>#isJumpAt: */
static NoDbgRegParms sqInt
isJumpAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc)
{
    int instr;

	instr = long32At(pc);
	return (instructionIsB(self_in_CogARMCompiler, instr))
	 || (instructionIsBX(self_in_CogARMCompiler, instr));
}


/*	add xx, pc, blah or sub xx, pc, blah */

	/* CogARMCompiler>>#isPCRelativeValueLoad: */
static NoDbgRegParms sqInt
isPCRelativeValueLoad(AbstractInstruction *self_in_CogARMCompiler, unsigned int instr)
{
	return (((instr) >> 16) == 57999)
	 || (((instr) >> 16) == 57935);
}


/*	Answer if an address can be reached by a normal Call insruction.
	We assume this is true for 32-bit processors and expect 64-bit processors
	to answer false
	for values in the object memory, and perhaps true in the interpreter. */

	/* CogARMCompiler>>#isWithinCallRange: */
static NoDbgRegParms int
isWithinCallRange(AbstractInstruction *self_in_CogARMCompiler, sqInt anAddress)
{
	return isInImmediateJumpRange(self_in_CogARMCompiler, maximumDistanceFromCodeZone(anAddress));
}


/*	Branch/Call ranges. Jump[Cond] can be generated as short as possible.
	Call/Jump[Cond]Long must be generated
	in the same number of bytes irrespective of displacement since their
	targets may be updated, but they need only
	span 16Mb, the maximum size of the code zone. This allows e.g. ARM to use
	single-word call and jump instructions
	for most calls and jumps. CallFull/JumpFull must also be generated in the
	same number of bytes irrespective of
	displacement for the same reason, but they must be able to span the full
	(32-bit or 64-bit) address space because
	they are used to call code in the C runtime, which may be distant from the
	code zone
 */

	/* CogARMCompiler>>#jumpLongByteSize */
static NoDbgRegParms sqInt
jumpLongByteSize(AbstractInstruction *self_in_CogARMCompiler)
{
	return 4;
}

	/* CogARMCompiler>>#jumpLongConditionalByteSize */
static NoDbgRegParms sqInt
jumpLongConditionalByteSize(AbstractInstruction *self_in_CogARMCompiler)
{
	return jumpLongByteSize(self_in_CogARMCompiler);
}


/*	Answer the target address for the long jump immediately preceding mcpc */

	/* CogARMCompiler>>#jumpLongTargetBeforeFollowingAddress: */
static NoDbgRegParms sqInt
jumpLongTargetBeforeFollowingAddress(AbstractInstruction *self_in_CogARMCompiler, sqInt mcpc)
{
	return callTargetFromReturnAddress(self_in_CogARMCompiler, mcpc);
}

	/* CogARMCompiler>>#jumpTargetPCAt: */
static NoDbgRegParms usqInt
jumpTargetPCAt(AbstractInstruction *self_in_CogARMCompiler, sqInt pc)
{
    int operand;
    int word;

	word = long32At(pc);
	operand = word & 0xFFFFFF;
	if (((operand & 0x800000) != 0)) {
		operand -= 0x1000000;
	}
	return ((operand * 4) + pc) + 8;
}


/*	LDRB destReg, [baseReg, 'u' immediate12bitValue] u=0 -> - ARM_ARM v7
	DDI10406 pp. A8-128-9
	Note that this is a very low level interface that does not check the sign
	of the immediate, nor validity. See for example #concretizeMoveMbrR */

	/* CogARMCompiler>>#ldrb:rn:plus:imm: */
static NoDbgRegParms sqInt
ldrbrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, destReg, baseReg, u, 1, 1, immediate12bitValue);
}


/*	LDRB destReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-132-3
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldrb:rn:rm: */
static NoDbgRegParms sqInt
ldrbrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_CogARMCompiler, AL, destReg, baseReg, 1, 1, 1, 0, 1, offsetReg);
}


/*	LDRH destReg, [baseReg, 'u' immediate8bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-152-3 */

	/* CogARMCompiler>>#ldrh:rn:plus:imm: */
static NoDbgRegParms sqInt
ldrhrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue)
{
	return memM16xrregbasepuwloffset(self_in_CogARMCompiler, AL, destReg, baseReg, 1, u, 0, 1, immediate8bitValue);
}


/*	LDRH destReg, [baseReg, +offsetReg] - ARM_ARM v7 DDI10406 pp. A8-156-7
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldrh:rn:rm: */
static NoDbgRegParms sqInt
ldrhrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memM16xrregbasepuwlrm(self_in_CogARMCompiler, AL, destReg, baseReg, 1, 1, 0, 1, offsetReg);
}


/*	LDR destReg, [baseReg, +immediate12bitValue] - ARM_ARM v7 DDI10406 pp.
	A8-120-1 
 */

	/* CogARMCompiler>>#ldr:rn:plusImm: */
static NoDbgRegParms sqInt
ldrrnplusImm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, destReg, baseReg, 1, 0, 1, immediate12bitValue);
}


/*	LDR destReg, [baseReg, immediate12bitValue] u=0 -> subtract imm; =1 -> add
	imm - ARM_ARM v7 DDI10406 pp. A8-120-1 */

	/* CogARMCompiler>>#ldr:rn:plus:imm: */
static NoDbgRegParms sqInt
ldrrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, destReg, baseReg, u, 0, 1, immediate12bitValue);
}


/*	LDR destReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-124-5
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#ldr:rn:rm: */
static NoDbgRegParms sqInt
ldrrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_CogARMCompiler, AL, destReg, baseReg, 1, 1, 0, 0, 1, offsetReg);
}


/*	Load the operand into the destination register, answering
	the size of the instructions generated to do so. */

	/* CogARMCompiler>>#loadCwInto: */
static NoDbgRegParms sqInt
loadCwInto(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt distance;
    sqInt i;
    unsigned int immediate1;
    int negate1;
    int negate2;
    usqInt operand;
    sqInt rot1;
    sqInt value;

	operand = ((self_in_CogARMCompiler->operands))[0];
	if (	/* begin isAnInstruction: */
		(addressIsInInstructions(((AbstractInstruction *) operand)))
	 || ((((AbstractInstruction *) operand)) == (methodLabel()))) {
		operand = ((((AbstractInstruction *) operand))->address);
	}
	if (	/* begin addressIsInCurrentCompilation: */
		((((usqInt)operand)) >= ((methodLabel->address)))
	 && ((((usqInt)operand)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))))) {
		distance = operand - (((self_in_CogARMCompiler->address)) + 8);
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value = distance;
		while (1) {
			if ((value & 0xFF) == value) {
				negate1 = distance != value;
				aWord = (negate1
					? subrnimmror(self_in_CogARMCompiler, destReg, PC, value, 0)
					: addrnimmror(self_in_CogARMCompiler, destReg, PC, value, 0));
				/* begin machineCodeAt:put: */
				((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord;
				return 4;
				goto l2;
			}
			for (i = 2; i <= 30; i += 2) {
				if ((value & (((0xFFU << i) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i)))) == value) {
					rot1 = 32 - i;
					immediate1 = (((usqInt)(value)) >> i) | ((((sqInt)((usqInt)(value) << (32 - i)))) & 0xFFFFFFFFU);
					negate2 = distance != value;
					aWord = (negate2
						? subrnimmror(self_in_CogARMCompiler, destReg, PC, immediate1, rot1)
						: addrnimmror(self_in_CogARMCompiler, destReg, PC, immediate1, rot1));
					/* begin machineCodeAt:put: */
					((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord;
					return 4;
					goto l2;
				}
			}
			if (!((value == distance)
			 && (distance != 0))) break;
			value = -distance;
		}
		assert(!((isAnInstruction(self_in_CogARMCompiler, ((AbstractInstruction *) (((self_in_CogARMCompiler->operands))[0]))))));
	l2:	/* end rotateable8bitSignedImmediate:ifTrue:ifFalse: */;
	}
	/* begin moveCw:intoR: */
	assert(addressIsInCurrentCompilation((((self_in_CogARMCompiler->dependent))->address)));
	assert((SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8)))) < (0x1000));
	aWord1 = ldrrnplusimm(self_in_CogARMCompiler, destReg, PC, (((((self_in_CogARMCompiler->dependent))->address)) >= (((self_in_CogARMCompiler->address)) + 8)
		? 1
		: 0), SQABS((((((self_in_CogARMCompiler->dependent))->address)) - (((self_in_CogARMCompiler->address)) + 8))));
	/* begin machineCodeAt:put: */
	((self_in_CogARMCompiler->machineCode))[0 / 4] = aWord1;
	return 4;
}


/*	Answer the byte size of a MoveCwR opcode's corresponding machine code
	when the argument is a PIC. This is for the self-reference at the end of a
	closed PIC. On ARM this is a single instruction pc-relative register load. */

	/* CogARMCompiler>>#loadPICLiteralByteSize */
static NoDbgRegParms sqInt
loadPICLiteralByteSize(AbstractInstruction *self_in_CogARMCompiler)
{
	return 4;
}

	/* CogARMCompiler>>#machineCodeWords */
static NoDbgRegParms sqInt
machineCodeWords(AbstractInstruction *self_in_CogARMCompiler)
{
	return (machineCodeBytes(self_in_CogARMCompiler)) / 4;
}


/*	build an ARM [base +/- offset8] half-word memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0) */

	/* CogARMCompiler>>#memM16xr:reg:base:p:u:w:l:offset: */
static NoDbgRegParms sqInt
memM16xrregbasepuwloffset(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offset8)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((0x400000) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | ((((sqInt)((usqInt)((offset8 & 240)) << 4))) | ((176) | (offset8 & 15)))))))))));
}


/*	build an ARM [base +/- offsetReg] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memM16xr:reg:base:p:u:w:l:rm: */
static NoDbgRegParms sqInt
memM16xrregbasepuwlrm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((0) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | (176 | offsetReg)))))))));
}


/*	build an ARM [base +/- offset] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:imm: */
static NoDbgRegParms sqInt
memMxrregbasepubwlimm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offset)
{
	return (((sqInt)((usqInt)(cond) << 28))) | ((0x4000000) | ((((sqInt)((usqInt)(postpreoffset) << 24))) | ((((sqInt)((usqInt)(updown) << 23))) | ((((sqInt)((usqInt)(byteword) << 22))) | ((((sqInt)((usqInt)(weirdstuff) << 21))) | ((((sqInt)((usqInt)(loadstore) << 20))) | ((((sqInt)((usqInt)(baseReg) << 16))) | ((((sqInt)((usqInt)(destReg) << 12))) | offset))))))));
}


/*	build an ARM [base +/- offsetReg lsl #2] memory instruction - see also
	#memMxr:reg:base:p:u:b:w:l:rm: and keep them correlated properly
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:rmLsl2: */
static NoDbgRegParms sqInt
memMxrregbasepubwlrmLsl2(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x6000000) | ((((sqInt)((usqInt)((postpreoffset & 1)) << 24))) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((weirdstuff & 1)) << 21))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (0x100 | (offsetReg & 15))))))))));
}


/*	build an ARM [base +/- offsetReg] memory instruction
	p -> pre-index (1) or post-index (0) the offset. Combines with W to do
	some odd things.
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	w -> write-back (1) if pre-indexing. 
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:p:u:b:w:l:rm: */
static NoDbgRegParms sqInt
memMxrregbasepubwlrm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt postpreoffset, sqInt updown, sqInt byteword, sqInt weirdstuff, sqInt loadstore, sqInt offsetReg)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x6000000) | ((((sqInt)((usqInt)((postpreoffset & 1)) << 24))) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((weirdstuff & 1)) << 21))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (offsetReg & 15)))))))));
}


/*	This is the lowest level build of an ARM [base +/- immediate 12bit offset]
	memory instruction
	u -> up (1) or down (0) ie + or - for the offset
	b -> byte(1) or word (0)
	l -> load (1) or store (0)
 */

	/* CogARMCompiler>>#memMxr:reg:base:u:b:l:imm: */
static NoDbgRegParms sqInt
memMxrregbaseublimm(AbstractInstruction *self_in_CogARMCompiler, sqInt cond, sqInt destReg, sqInt baseReg, sqInt updown, sqInt byteword, sqInt loadstore, sqInt immediate12bitValue)
{
	return (((sqInt)((usqInt)((cond & 15)) << 28))) | ((0x5000000) | ((((sqInt)((usqInt)((updown & 1)) << 23))) | ((((sqInt)((usqInt)((byteword & 1)) << 22))) | ((((sqInt)((usqInt)((loadstore & 1)) << 20))) | ((((sqInt)((usqInt)((baseReg & 15)) << 16))) | ((((sqInt)((usqInt)((destReg & 15)) << 12))) | (immediate12bitValue & 0xFFF)))))));
}


/*	MOVS destReg, srcReg - ARM_ARM v7 DDI10406 pp. A8-196-7 */

	/* CogARMCompiler>>#movs:rn: */
static NoDbgRegParms sqInt
movsrn(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0x100000)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (srcReg & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	MOV destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-194-5 
 */

	/* CogARMCompiler>>#mov:imm:ror: */
static NoDbgRegParms sqInt
movimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}


/*	MOV destReg, srcReg - ARM_ARM v7 DDI10406 pp. A8-196-7 */

	/* CogARMCompiler>>#mov:rn: */
static NoDbgRegParms sqInt
movrn(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0) | ((((int)((usqInt)(MoveOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (srcReg & 0xFFF);
}


/*	Generate an MSR CPSR_f, #flags instruction.
	Note that 
	a) CPSR_f is equivalent to APSR_nzcvq (ARM ARM DDI0406A p A8-209 & A2-14)
	b) We only have business with the NZCV flags so the generated instruction
	shifts the flags value <<28 - which is a ROR 4
 */

	/* CogARMCompiler>>#msr: */
static NoDbgRegParms int
msr(AbstractInstruction *self_in_CogARMCompiler, sqInt flags)
{
	return (321450496) + (flags & 15);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	MVN destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-214-5 
 */

	/* CogARMCompiler>>#mvn:imm:ror: */
static NoDbgRegParms sqInt
mvnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(MoveNotOpcode) << 21))) | (0)))) | ((0) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}

	/* CogARMCompiler>>#numIntRegArgs */
static NoDbgRegParms sqInt
numIntRegArgs(AbstractInstruction *self_in_CogARMCompiler)
{
	return 4;
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc.
	ORR destReg, #immediate8BitValue ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-228-9 
 */

	/* CogARMCompiler>>#orr:imm:ror: */
static NoDbgRegParms sqInt
orrimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt immediate8bitValue, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(OrOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(destReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate8bitValue) & 0xFFF);
}

	/* CogARMCompiler>>#padIfPossibleWithStopsFrom:to: */
static NoDbgRegParms AbstractInstruction *
padIfPossibleWithStopsFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt startAddr, sqInt endAddr)
{
    sqInt nullBytes;
    sqInt p;

	nullBytes = ((endAddr - startAddr) + 1) % 4;
	stopsFromto(self_in_CogARMCompiler, startAddr, endAddr - nullBytes);
	for (p = ((endAddr - nullBytes) + 1); p <= endAddr; p += 1) {
		codeByteAtput(p, 0xFF);
	}
	return self_in_CogARMCompiler;
}


/*	pop word off TOS
	LDR srcReg, [sp] #4 - ARM_ARM v7 DDI10406 pp. A8-120-1 */

	/* CogARMCompiler>>#popR: */
static NoDbgRegParms sqInt
popR(AbstractInstruction *self_in_CogARMCompiler, sqInt dstReg)
{
	return memMxrregbasepubwlimm(self_in_CogARMCompiler, AL, dstReg, SP, 0, 1, 0, 0, 1, 4);
}

	/* CogARMCompiler>>#pushLinkRegisterByteSize */
static NoDbgRegParms sqInt
pushLinkRegisterByteSize(AbstractInstruction *self_in_CogARMCompiler)
{
	return 4;
}


/*	push word to TOS 
	STR srcReg, [sp, #-4]! - ARM_ARM v7 DDI10406 pp. A8-382-3 */

	/* CogARMCompiler>>#pushR: */
static NoDbgRegParms sqInt
pushR(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg)
{
	return memMxrregbasepubwlimm(self_in_CogARMCompiler, AL, srcReg, SP, 1, 0, 0, 1, 0, 4);
}

	/* CogARMCompiler>>#relocateCallBeforeReturnPC:by: */
static NoDbgRegParms AbstractInstruction *
relocateCallBeforeReturnPCby(AbstractInstruction *self_in_CogARMCompiler, sqInt retpc, sqInt delta)
{
    sqInt distanceDiv4;
    sqInt instr;

	assert((delta % 4) == 0);
	if (delta != 0) {
		instr = longAt(retpc - 4);
		assert((instructionIsB(self_in_CogARMCompiler, instr))
		 || (instructionIsBL(self_in_CogARMCompiler, instr)));
		distanceDiv4 = instr & 0xFFFFFF;
		distanceDiv4 += delta / 4;
		longAtput(retpc - 4, (instr & 0xFF000000U) | (distanceDiv4 & 0xFFFFFF));
	}
	return self_in_CogARMCompiler;
}


/*	Rewrite a call instruction to call a different target. This variant is
	used to link PICs
	in ceSendMiss et al,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */

	/* CogARMCompiler>>#rewriteCallAt:target: */
static NoDbgRegParms sqInt
rewriteCallAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	return rewriteTransferAttarget(self_in_CogARMCompiler, callSiteReturnAddress, callTargetAddress);
}


/*	Rewrite a callFull instruction to jump to a different target. This variant
	is used to rewrite cached primitive calls where we load the target address
	into ip
	and use the 'blx ip' instruction for the actual call.
	Answer the extent of the
	code change which is used to compute the range of the icache to flush. */

	/* CogARMCompiler>>#rewriteCallFullAt:target: */
static NoDbgRegParms sqInt
rewriteCallFullAttarget(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteFullTransferAttargetexpectedInstruction(self_in_CogARMCompiler, callSiteReturnAddress, callTargetAddress, 0xE12FFF3CU);
}


/*	Rewrite a full jump instruction to jump to a different target. This
	variant is used to rewrite cached primitive calls where we load the target
	address into ip
	and use the 'bx ip' instruction for the actual jump.
	Answer the extent of the
	code change which is used to compute the range of the icache to flush. */

	/* CogARMCompiler>>#rewriteJumpFullAt:target: */
static NoDbgRegParms sqInt
rewriteJumpFullAttarget(AbstractInstruction *self_in_CogARMCompiler, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteFullTransferAttargetexpectedInstruction(self_in_CogARMCompiler, callSiteReturnAddress, callTargetAddress, 3778019100U);
}


/*	Rewrite a jump instruction to call a different target. This variant is
	used to reset the 
	jumps in the prototype CPIC to suit each use,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */

	/* CogARMCompiler>>#rewriteJumpLongAt:target: */
static NoDbgRegParms sqInt
rewriteJumpLongAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	return rewriteTransferAttarget(self_in_CogARMCompiler, callSiteReturnAddress, callTargetAddress);
}


/*	Rewrite a call/jump instruction to call a different target. This variant
	is used to link PICs
	in ceSendMiss et al, and to rewrite call/jumps in CPICs.
	Answer the extent of
	the code change which is used to compute the range of the icache to flush. */
/*	for debug - [cogit disassembleFrom: callSiteReturnAddress - 10 to:
	callSiteReturnAddress - 1].
 */

	/* CogARMCompiler>>#rewriteTransferAt:target: */
static NoDbgRegParms sqInt
rewriteTransferAttarget(AbstractInstruction *self_in_CogARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
    usqInt callDistance;
    sqInt instr;


	/* pc offset */
	/* return offset */
	callDistance = ((usqInt) (callTargetAddress - ((callSiteReturnAddress + 8) - 4)));
	assert(isInImmediateJumpRange(self_in_CogARMCompiler, callDistance));
	instr = longAt(callSiteReturnAddress - 4);
	assert((instructionIsB(self_in_CogARMCompiler, instr))
	 || (instructionIsBL(self_in_CogARMCompiler, instr)));
	longAtput(callSiteReturnAddress - 4, (instr & 0xFF000000U) | ((callDistance / 4) & 0xFFFFFF));
	assert((callTargetFromReturnAddress(self_in_CogARMCompiler, callSiteReturnAddress)) == callTargetAddress);
	return 4;
}


/*	to save Slang from having to be a real compiler (it can't inline switches
	that return)
 */
/*	Answer if the receiver's opcode sets the condition codes correctly for the
	given conditional jump opcode.
	ARM has to check carefully since the V flag is not affected by
	non-comparison instructions
 */

	/* CogARMCompiler>>#setsConditionCodesFor: */
static NoDbgRegParms sqInt
setsConditionCodesFor(AbstractInstruction *self_in_CogARMCompiler, sqInt aConditionalJumpOpcode)
{
	switch ((self_in_CogARMCompiler->opcode)) {
	case ArithmeticShiftRightCqR:
	case ArithmeticShiftRightRR:
	case LogicalShiftLeftCqR:
	case LogicalShiftLeftRR:
		return shiftSetsConditionCodesFor(self_in_CogARMCompiler, aConditionalJumpOpcode);

	case XorRR:
		return 1;

	case ClzRR:
		return 0;

	default:
		haltmsg("unhandled opcode in setsConditionCodesFor:");
		return 0;
	}
	return 0;
}


/*	check what flags the opcode needs setting - ARM doesn't set V when simply
	MOVing 
 */

	/* CogARMCompiler>>#shiftSetsConditionCodesFor: */
static NoDbgRegParms sqInt
shiftSetsConditionCodesFor(AbstractInstruction *self_in_CogARMCompiler, sqInt aConditionalJumpOpcode)
{
	switch (aConditionalJumpOpcode) {
	case JumpNegative:
	case JumpZero:
	case JumpLess:
		return 1;

	default:
		haltmsg("unhandled opcode in setsConditionCodesFor:");
		return 0;
	}
	return 0;
}


/*	Return a minimum amount of headroom for each stack page (in bytes). In a
	JIT the stack has to have room for interrupt handlers which will run on
	the stack.
	According to ARM architecture v5 reference manual chapter A2.6, the basic
	interrupt procedure does not push anything onto the stack. It uses
	SPSR_err and R14_err to preserve state. Afterwards, it calls an interrupt
	procedure. So leave some room.
 */

	/* CogARMCompiler>>#stackPageInterruptHeadroomBytes */
static NoDbgRegParms sqInt
stackPageInterruptHeadroomBytes(AbstractInstruction *self_in_CogARMCompiler)
{
	return 128;
}

	/* CogARMCompiler>>#stopsFrom:to: */
static NoDbgRegParms AbstractInstruction *
stopsFromto(AbstractInstruction *self_in_CogARMCompiler, sqInt startAddr, sqInt endAddr)
{
    sqInt addr;

	assert((((endAddr - startAddr) + 1) % 4) == 0);
	for (addr = startAddr; addr <= endAddr; addr += 4) {
		codeLongAtput(addr, (((int)((usqInt)(AL) << 28))) | ((0x1200000) | (112)));
	}
	return self_in_CogARMCompiler;
}


/*	STRB destReg, [baseReg, 'u' immediate12bitValue] u=0 -> subtract imm; =1
	-> add imm - ARM_ARM v7 DDI10406 pp. A8-388-9 */

	/* CogARMCompiler>>#strb:rn:plus:imm: */
static NoDbgRegParms sqInt
strbrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, destReg, baseReg, u, 1, 0, immediate12bitValue);
}


/*	STRB srcReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-390-1
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#strb:rn:rm: */
static NoDbgRegParms sqInt
strbrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_CogARMCompiler, AL, srcReg, baseReg, 1, 1, 1, 0, 0, offsetReg);
}


/*	STRH destReg, [baseReg, 'u' immediate8bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-408-9 */

	/* CogARMCompiler>>#strh:rn:plus:imm: */
static NoDbgRegParms sqInt
strhrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate8bitValue)
{
	return memM16xrregbasepuwloffset(self_in_CogARMCompiler, AL, destReg, baseReg, 1, u, 0, 0, immediate8bitValue);
}


/*	STRH srcReg, [baseReg, +offsetReg] - ARM_ARM v7 DDI10406 pp. A8-410-1 */

	/* CogARMCompiler>>#strh:rn:rm: */
static NoDbgRegParms sqInt
strhrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memM16xrregbasepuwlrm(self_in_CogARMCompiler, AL, srcReg, baseReg, 1, 1, 0, 0, offsetReg);
}


/*	STR srcReg, [baseReg, +immediate12bitValue] - ARM_ARM v7 DDI10406 pp.
	A8-382-3 
 */

	/* CogARMCompiler>>#str:rn:plusImm: */
static NoDbgRegParms sqInt
strrnplusImm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, srcReg, baseReg, 1, 0, 0, immediate12bitValue);
}


/*	STR destReg, [baseReg, 'u' immediate12bitValue] u=0 -> subtract imm; =1 ->
	add imm - ARM_ARM v7 DDI10406 pp. A8-382-3 */

	/* CogARMCompiler>>#str:rn:plus:imm: */
static NoDbgRegParms sqInt
strrnplusimm(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt baseReg, sqInt u, sqInt immediate12bitValue)
{
	return memMxrregbaseublimm(self_in_CogARMCompiler, AL, destReg, baseReg, u, 0, 0, immediate12bitValue);
}


/*	STR srcReg, [baseReg, + offsetReg] - ARM_ARM v7 DDI10406 pp. A8-384-5
	The contents of offsetReg are assumed to be correctly signed */

	/* CogARMCompiler>>#str:rn:rm: */
static NoDbgRegParms sqInt
strrnrm(AbstractInstruction *self_in_CogARMCompiler, sqInt srcReg, sqInt baseReg, sqInt offsetReg)
{
	return memMxrregbasepubwlrm(self_in_CogARMCompiler, AL, srcReg, baseReg, 1, 1, 0, 0, 0, offsetReg);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	SUBS destReg, srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp.
	A8-418-9 
 */

	/* CogARMCompiler>>#subs:rn:imm:ror: */
static NoDbgRegParms sqInt
subsrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(SubOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc
	SUB destReg, srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp. A8-418-9 */

	/* CogARMCompiler>>#sub:rn:imm:ror: */
static NoDbgRegParms sqInt
subrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt destReg, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(SubOpcode) << 21))) | (0)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (((sqInt)((usqInt)(destReg) << 12))))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Remember the ROR is doubled by the cpu so use 30>>1 etc */
/*	also note that TST has no destReg
	TST srcReg, #immediate ROR rot - ARM_ARM v7 DDI10406 pp. A8-452-3 */

	/* CogARMCompiler>>#tst:rn:imm:ror: */
static NoDbgRegParms sqInt
tstrnimmror(AbstractInstruction *self_in_CogARMCompiler, sqInt ignored, sqInt srcReg, sqInt immediate, sqInt rot)
{
	return (((((int)((usqInt)(AL) << 28))) | ((0x2000000) | ((((int)((usqInt)(TstOpcode) << 21))) | (0x100000)))) | ((((sqInt)((usqInt)(srcReg) << 16))) | (0))) | (((((sqInt)((usqInt)((((usqInt)(rot)) >> 1)) << 8))) | immediate) & 0xFFF);
}


/*	Answer if Call and JumpLong are relative and hence need to take the
	caller's relocation delta into account during code compaction, rather than
	just the
	callee's delta. */

	/* CogARMCompiler>>#zoneCallsAreRelative */
static NoDbgRegParms sqInt
zoneCallsAreRelative(AbstractInstruction *self_in_CogARMCompiler)
{
	return 1;
}

	/* CogBlockMethod>>#cmHomeMethod */
static NoDbgRegParms CogMethod *
cmHomeMethod(CogBlockMethod *self_in_CogBlockMethod)
{
	return (	/* begin cmIsFullBlock */
		(self_in_CogBlockMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? ((CogMethod *) self_in_CogBlockMethod)
		: ((CogMethod *) ((((usqInt)self_in_CogBlockMethod)) - ((self_in_CogBlockMethod->homeOffset)))));
}

	/* CogBlockMethod>>#isCMBlock */
static NoDbgRegParms int
isCMBlock(CogBlockMethod *self_in_CogBlockMethod)
{
	return ((self_in_CogBlockMethod->cmType)) == CMBlock;
}

	/* CogBlockMethod>>#isCMClosedPIC */
static NoDbgRegParms int
isCMClosedPIC(CogBlockMethod *self_in_CogBlockMethod)
{
	return ((self_in_CogBlockMethod->cmType)) == CMClosedPIC;
}

	/* CogBlockMethod>>#isCMFree */
static NoDbgRegParms int
isCMFree(CogBlockMethod *self_in_CogBlockMethod)
{
	return ((self_in_CogBlockMethod->cmType)) == CMFree;
}

	/* CogBlockMethod>>#isCMMethodEtAl */
static NoDbgRegParms int
isCMMethodEtAl(CogBlockMethod *self_in_CogBlockMethod)
{
	return ((self_in_CogBlockMethod->cmType)) >= CMMethod;
}

	/* CogBlockMethod>>#isCMOpenPIC */
static NoDbgRegParms int
isCMOpenPIC(CogBlockMethod *self_in_CogBlockMethod)
{
	return ((self_in_CogBlockMethod->cmType)) == CMOpenPIC;
}

	/* CogBytecodeDescriptor>>#isBranch */
static NoDbgRegParms sqInt
isBranch(BytecodeDescriptor *self_in_CogBytecodeDescriptor)
{
	return (((self_in_CogBytecodeDescriptor->spanFunction)) != null)
	 && (!((self_in_CogBytecodeDescriptor->isBlockCreation)));
}

	/* CogBytecodeDescriptor>>#isConditionalBranch */
static NoDbgRegParms sqInt
isConditionalBranch(BytecodeDescriptor *self_in_CogBytecodeDescriptor)
{
	return ((self_in_CogBytecodeDescriptor->isBranchTrue))
	 || ((self_in_CogBytecodeDescriptor->isBranchFalse));
}

	/* CogBytecodeFixup>>#notAFixup */
static NoDbgRegParms int
notAFixup(BytecodeFixup *self_in_CogBytecodeFixup)
{
	return ((self_in_CogBytecodeFixup->targetInstruction)) == 0;
}

	/* Cogit>>#AddCq:R: */
static NoDbgRegParms AbstractInstruction *
gAddCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;


	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AddCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}


/*	N.B. if the condition codes don't require setting and three address
	arithmetic is unavailable, then LoadEffectiveAddressMw:r:R: can be used
	instead. 
 */

	/* Cogit>>#AddCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gAddCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;


	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(AddCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
	if (srcReg == destReg) {
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(AddCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant));
		}
		return anInstruction1;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	destReg := addendReg + badendReg */

	/* Cogit>>#AddR:R:R: */
static NoDbgRegParms AbstractInstruction *
gAddRRR(sqInt addendReg, sqInt badendReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(AddRRR, addendReg, badendReg, destReg);
	assert(badendReg != destReg);
	first = genoperandoperand(MoveRR, addendReg, destReg);
	genoperandoperand(AddRR, badendReg, destReg);
	return first;
}

	/* Cogit>>#AndCq:R: */
static NoDbgRegParms AbstractInstruction *
gAndCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;


	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}

	/* Cogit>>#AndCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;


	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(AndCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
	if (srcReg == destReg) {
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant));
		}
		return anInstruction1;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	destReg := (signed)srcReg >> quickConstant */

	/* Cogit>>#ArithmeticShiftRightCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gArithmeticShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(ArithmeticShiftRightCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(ArithmeticShiftRightCqR, quickConstant, destReg);
	return first;
}

	/* Cogit>>#abortOffset */
sqInt
abortOffset(void)
{
	return missOffset;
}

	/* Cogit>>#addCleanBlockStarts */
static void
addCleanBlockStarts(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt startPCOrNil;

	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			maxLitIndex = ((maxLitIndex < i) ? i : maxLitIndex);
			addBlockStartAtnumArgsnumCopiedspan(startPCOrNil - 1, argumentCountOfClosure(lit), copiedValueCountOfClosure(lit), spanForCleanBlockStartingAt(startPCOrNil - 1));
		}
	}
}


/*	Perform an integrity/leak check using the heapMap.
	Set a bit at each cog method's header. */

	/* Cogit>>#addCogMethodsToHeapMap */
void
addCogMethodsToHeapMap(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			heapMapAtWordPut(cogMethod, 1);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* Cogit>>#addressIsInCurrentCompilation: */
static NoDbgRegParms sqInt
addressIsInCurrentCompilation(sqInt address)
{
	return ((((usqInt)address)) >= ((methodLabel->address)))
	 && ((((usqInt)address)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))));
}

	/* Cogit>>#addressIsInFixups: */
static NoDbgRegParms sqInt
addressIsInFixups(BytecodeFixup *address)
{
	return (BytecodeFixup *)address >= fixups && (BytecodeFixup *)address < (fixups + numAbstractOpcodes);
}


/*	calculate the end of the n'th case statement - which is complicated
	because we have case 1 right at the top of our CPIC and then build up from
	the last one. Yes I know this sounds strange, but trust me - I'm an
	Engineer, we do things backwards all the emit
 */

	/* Cogit>>#addressOfEndOfCase:inCPIC: */
static NoDbgRegParms sqInt
addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC)
{
	assert((n >= 1)
	 && (n <= MaxCPICCases));
	return (n == 1
		? (((sqInt)cPIC)) + firstCPICCaseOffset
		: ((((sqInt)cPIC)) + firstCPICCaseOffset) + (((MaxCPICCases + 1) - n) * cPICCaseSize));
}


/*	Align methodZoneBase to that for the start of a method. */

	/* Cogit>>#alignMethodZoneBase */
static void
alignMethodZoneBase(void)
{
    usqInt oldBase;

	oldBase = methodZoneBase;
	methodZoneBase = roundUpToMethodAlignment(backEnd(), methodZoneBase);
	stopsFromto(backEnd, oldBase, methodZoneBase - 1);
}

	/* Cogit>>#alignUptoRoutineBoundary: */
static NoDbgRegParms sqInt
alignUptoRoutineBoundary(sqInt anAddress)
{
	return (((anAddress + 7) | 7) - 7);
}


/*	Check that all methods have valid selectors, and that all linked sends are
	to valid targets and have valid cache tags
 */

	/* Cogit>>#allMachineCodeObjectReferencesValid */
static sqInt
allMachineCodeObjectReferencesValid(void)
{
    CogMethod *cogMethod;
    sqInt ok;

	ok = 1;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			if (!(asserta(checkValidOopReference((cogMethod->selector))))) {
				ok = 0;
			}
			if (!(asserta((cogMethodDoesntLookKosher(cogMethod)) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) >= CMMethod)
		 || (((cogMethod->cmType)) == CMOpenPIC)) {
			if (!(asserta((mapForperformUntilarg(cogMethod, checkIfValidOopRefAndTargetpccogMethod, cogMethod)) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) >= CMMethod)) {
		}
		if (((cogMethod->cmType)) == CMClosedPIC) {
			if (!(asserta(noTargetsFreeInClosedPIC(cogMethod)))) {
				ok = 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#allMethodsHaveCorrectHeader */
static sqInt
allMethodsHaveCorrectHeader(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			if (!(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()))) {
				return 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}

	/* Cogit>>#annotateAbsolutePCRef: */
static NoDbgRegParms AbstractInstruction *
annotateAbsolutePCRef(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = IsAbsPCReference);
	return abstractInstruction;
}

	/* Cogit>>#annotateBytecode: */
static NoDbgRegParms AbstractInstruction *
annotateBytecode(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = HasBytecodePC);
	return abstractInstruction;
}

	/* Cogit>>#annotate:objRef: */
static NoDbgRegParms AbstractInstruction *
annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop)
{
	if (shouldAnnotateObjectReference(anOop)) {
		setHasMovableLiteral(1);
		if (isYoungObject(anOop)) {
			setHasYoungReferent(1);
		}
		(abstractInstruction->annotation = IsObjectReference);
	}
	return abstractInstruction;
}

	/* Cogit>>#assertSaneJumpTarget: */
static NoDbgRegParms void
assertSaneJumpTarget(AbstractInstruction *jumpTarget)
{
	assert((closedPICSize == null)
	 || ((openPICSize == null)
	 || ((addressIsInInstructions(jumpTarget))
	 || ((((((usqInt)jumpTarget)) >= codeBase) && ((((usqInt)jumpTarget)) <= ((((sqInt)(limitZony()))) + (((closedPICSize < openPICSize) ? openPICSize : closedPICSize)))))))));
}


/*	Answer an unused abstract register in the registerMask, or NoReg if none. */

	/* Cogit>>#availableRegisterOrNoneIn: */
static NoDbgRegParms sqInt
availableRegisterOrNoneIn(sqInt liveRegsMask)
{
    sqInt reg;

	if (liveRegsMask != 0) {
		for (reg = 0; reg <= 0x1F; reg += 1) {
			if (((liveRegsMask & (1U << reg)) != 0)) {
				return reg;
			}
		}
	}
	return NoReg;
}


/*	Evaluate binaryFunction with the block start mcpc and supplied arg for
	each entry in the block dispatch. If the function answers non-zero answer
	the value
	it answered. Used to update back-references to the home method in
	compaction.  */

	/* Cogit>>#blockDispatchTargetsFor:perform:arg: */
static NoDbgRegParms sqInt
blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg)
{
    sqInt blockEntry;
    usqInt end;
    sqInt pc;
    sqInt result;
    usqInt targetpc;

	if (((cogMethod->blockEntryOffset)) == 0) {
		return null;
	}
	blockEntry = ((cogMethod->blockEntryOffset)) + (((sqInt)cogMethod));
	pc = blockEntry;
	end = (mapEndFor(cogMethod)) - 1;
	while (pc < end) {
		if (isJumpAt(backEnd, pc)) {
			targetpc = jumpTargetPCAt(backEnd, pc);
			if (targetpc < blockEntry) {
				result = binaryFunction(targetpc, arg);
				if (result != 0) {
					return result;
				}
			}
		}
		pc += instructionSizeAt(backEnd, pc);
	}
	return 0;
}


/*	Answer the zero-relative bytecode pc matching the machine code pc argument
	in cogMethod, given the start of the bytecodes for cogMethod's block or
	method object. */

	/* Cogit>>#bytecodePCFor:startBcpc:in: */
sqInt
bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc1;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);
	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc1 = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = findIsBackwardBranchMcpcBcpcMatchingMcpc(null, 0 + (((int)((usqInt)(HasBytecodePC) << 1))), ((char *) mcpc1), startbcpc, ((void *)mcpc));
	if (result != 0) {
		return result;
	}
	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogMethod->cmType)) >= CMMethod) {
		isInBlock = 
		/* begin cmIsFullBlock */
(cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* If the method has a primitive, skip it and the error code store, if any;
		   Logically. these come before the stack check and so must be ignored. */
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}
		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (/* begin blockCreationBytecodeSizeForHeader: */
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
	? AltBlockCreationBytecodeSize
	: BlockCreationBytecodeSize));
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj)
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc1 += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((				/* begin isBackwardBranch:at:exts:in: */
					assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = findIsBackwardBranchMcpcBcpcMatchingMcpc(descriptor, (isBackwardBranch
					? (((sqInt)((usqInt)(annotation) << 1))) + 1
					: ((sqInt)((usqInt)(annotation) << 1))), ((char *) mcpc1), (isBackwardBranch
					? bcpc - (2 * nExts)
					: bcpc), ((void *)mcpc));
				if (result != 0) {
					return result;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc1 += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}

	/* Cogit>>#CallFullRT:registersToBeSavedMask: */
static NoDbgRegParms AbstractInstruction *
CallFullRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved)
{
    int callerSavedRegsToBeSaved;
    AbstractInstruction *lastInst;

	callerSavedRegsToBeSaved = CallerSavedRegisterMask & registersToBeSaved;
	/* begin genPushRegisterMask: */
	if (callerSavedRegsToBeSaved == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, callerSavedRegsToBeSaved);
	}
	lastInst = checkLiteralforInstruction(callTarget, genoperand(CallFull, callTarget));
	return 
	/* begin genPopRegisterMask: */
(callerSavedRegsToBeSaved == 0
		? genoperandoperand(Label, (labelCounter += 1), bytecodePC)
		: genoperand(PopLDM, callerSavedRegsToBeSaved));
}

	/* Cogit>>#CallRT:registersToBeSavedMask: */
static NoDbgRegParms AbstractInstruction *
CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved)
{
    AbstractInstruction *abstractInstruction;
    int callerSavedRegsToBeSaved;
    AbstractInstruction *lastInst;

	callerSavedRegsToBeSaved = CallerSavedRegisterMask & registersToBeSaved;
	/* begin genPushRegisterMask: */
	if (callerSavedRegsToBeSaved == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, callerSavedRegsToBeSaved);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	lastInst = abstractInstruction;
	/* begin genPopRegisterMask: */
	if (callerSavedRegsToBeSaved == 0) {
		return genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		return genoperand(PopLDM, callerSavedRegsToBeSaved);
	}
}

	/* Cogit>>#CmpCq:R: */
static NoDbgRegParms AbstractInstruction *
gCmpCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;


	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}


/*	This is a static version of ceCallCogCodePopReceiverReg for break-pointing
	when debugging in C. Marked <api> so the code generator won't delete it. */

	/* Cogit>>#callCogCodePopReceiver */
static void
callCogCodePopReceiver(void)
{
	realCECallCogCodePopReceiverReg();
	if (!Debug) {
		error("what??");
	}
}


/*	This is a static version of ceCallCogCodePopReceiverAndClassRegs for
	break-pointing when debugging in C. Marked <api> so the code generator
	won't delete it. */

	/* Cogit>>#callCogCodePopReceiverAndClassRegs */
static void
callCogCodePopReceiverAndClassRegs(void)
{
	realCECallCogCodePopReceiverAndClassRegs();
}


/*	Code entry closed PIC miss. A send has fallen
	through a closed (finite) polymorphic inline cache.
	Either extend it or patch the send site to an open PIC.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */
/*	Marked <api> so the code generator won't delete it. */

	/* Cogit>>#ceCPICMiss:receiver: */
static NoDbgRegParms sqInt
ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver)
{
    sqInt cacheTag;
    sqInt errorSelectorOrNil;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    sqInt outerReturn;
    sqInt result;
    sqInt selector;

	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(cPIC);
	}
	outerReturn = stackTop();
	assert(!(((inlineCacheTagAt(backEnd, outerReturn)) == (picAbortDiscriminatorValue()))));
	if (((cPIC->cPICNumCases)) < MaxCPICCases) {
		selector = (cPIC->selector);
		/* begin lookup:for:methodAndErrorSelectorInto: */
		methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorCannotInterpret;
				goto l1;
			}
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {
				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, selector);
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = null;
			goto l1;
		}
		if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
			methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
			if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
				assert(isOopCompiledMethod(methodOrSelectorIndex));
				if ((!(methodHasCogMethod(methodOrSelectorIndex)))
				 && (methodShouldBeCogged(methodOrSelectorIndex))) {
					/* We assume cog:selector: will *not* reclaim the method zone */
					cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
				}
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorDoesNotUnderstand;
				goto l1;
			}
			newTargetMethodOrNil = null;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	}
	else {
		newTargetMethodOrNil = (errorSelectorOrNil = null);
	}
	assert(outerReturn == (stackTop()));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	cacheTag = inlineCacheTagForInstance(receiver);
	if ((((cPIC->cPICNumCases)) >= MaxCPICCases)
	 || (	/* begin closedPICInappropriateForCacheTag:targetMethod:orErrorSelector: */
		((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))) {
		result = patchToOpenPICFornumArgsreceiver((cPIC->selector), (cPIC->cmNumArgs), receiver);
		assert(!result);
		/* begin ensureExecutableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		return ceSendFromInLineCacheMiss(cPIC);
	}
	cogExtendPICCaseNMethodtagisMNUCase(cPIC, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	executeCogPICfromLinkedSendWithReceiverandCacheTag(cPIC, receiver, longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8)))));
	return null;
}


/*	Invoked from a trampoline. Marked <api> so the code generator won't delete
	it. 
 */

	/* Cogit>>#ceFree: */
static NoDbgRegParms void
ceFree(void *pointer)
{
	free(pointer);
}


/*	Invoked from a trampoline. Marked <api> so the code generator won't delete
	it. 
 */

	/* Cogit>>#ceMalloc: */
static NoDbgRegParms void*
ceMalloc(size_t size)
{
	return malloc(size);
}


/*	An in-line cache check in a method has failed. The failing entry check has
	jumped to the ceMethodAbort abort call at the start of the method which
	has called this routine.
	If possible allocate a closed PIC for the current and existing classes.
	The stack looks like:
	receiver
	args
	sender return address
	sp=>	ceMethodAbort call return address
	So we can find the method that did the failing entry check at
	ceMethodAbort call return address - missOffset
	and we can find the send site from the outer return address.
	Invoked from a trampoline. Marked <api> so the code generator won't delete
	it.  */

	/* Cogit>>#ceSICMiss: */
static NoDbgRegParms sqInt
ceSICMiss(sqInt receiver)
{
    sqInt cacheTag;
    sqInt entryPoint;
    sqInt errorSelectorOrNil;
    sqInt extent;
    usqInt innerReturn;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    usqInt outerReturn;
    CogMethod *pic;
    sqInt result;
    sqInt selector;
    CogMethod *targetMethod;


	/* Whether we can relink to a PIC or not we need to pop off the inner return and identify the target method. */
	innerReturn = ((usqInt)(popStack()));
	targetMethod = ((CogMethod *) (innerReturn - missOffset));
	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	outerReturn = ((usqInt)(stackTop()));
	assert(((outerReturn >= methodZoneBase) && (outerReturn <= (freeStart()))));
	entryPoint = callTargetFromReturnAddress(backEnd, outerReturn);
	assert(((targetMethod->selector)) != (nilObject()));
	assert(((((sqInt)targetMethod)) + cmEntryOffset) == entryPoint);
	selector = (targetMethod->selector);
	/* begin lookup:for:methodAndErrorSelectorInto: */
	methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
	if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
		if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorCannotInterpret;
			goto l1;
		}
		if ((!(methodHasCogMethod(methodOrSelectorIndex)))
		 && (methodShouldBeCogged(methodOrSelectorIndex))) {
			/* We assume cog:selector: will *not* reclaim the method zone */
			cogselector(methodOrSelectorIndex, selector);
		}
		newTargetMethodOrNil = methodOrSelectorIndex;
		errorSelectorOrNil = null;
		goto l1;
	}
	if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
		methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			assert(isOopCompiledMethod(methodOrSelectorIndex));
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {
				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = SelectorDoesNotUnderstand;
		goto l1;
	}
	newTargetMethodOrNil = null;
	errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	assert(outerReturn == (stackTop()));
	cacheTag = inlineCacheTagForInstance(receiver);
	if ((	/* begin closedPICInappropriateForCacheTag:targetMethod:orErrorSelector: */
		((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))
	 || ((longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8))))) == 0 /* begin picAbortDiscriminatorValue */)) {
		result = patchToOpenPICFornumArgsreceiver((targetMethod->selector), (targetMethod->cmNumArgs), receiver);
		assert(!result);
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	pic = openPICWithSelector((targetMethod->selector));
	if ((pic == null)) {
		/* otherwise attempt to create a closed PIC for the two cases. */
		pic = cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase((targetMethod->selector), (targetMethod->cmNumArgs), targetMethod, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
		if ((((((sqInt)pic)) >= MaxNegativeErrorCode) && ((((sqInt)pic)) <= -1))) {
			/* For some reason the PIC couldn't be generated, most likely a lack of code memory.
			   Continue as if this is an unlinked send. */
			if ((((sqInt)pic)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			/* begin ensureExecutableCodeZone */
#      if !DUAL_MAPPED_CODE_ZONE
#      endif

			return ceSendFromInLineCacheMiss(targetMethod);
		}
	}
	if (((pic->cmType)) == CMOpenPIC) {
		extent = rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorin(backEnd, (targetMethod->selector), mframeHomeMethodExport()), (((sqInt)pic)) + cmEntryOffset);
	}
	else {
		extent = rewriteCallAttarget(backEnd, outerReturn, (((sqInt)pic)) + cmEntryOffset);
	}
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, (((usqInt)pic)) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif

	flushICacheFromto(backEnd, ((usqInt)pic), (((usqInt)pic)) + closedPICSize);
	flushICacheFromto(backEnd, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	executeCogPICfromLinkedSendWithReceiverandCacheTag(pic, receiver, longAt(pcRelativeAddressAt(backEnd, ((usqInt)(outerReturn - 8)))));
	return null;
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRefAndTarget:pc:cogMethod: */
static NoDbgRegParms sqInt
checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt entryPoint;
    sqInt entryPoint1;
    sqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (!(asserta(checkValidOopReference(literal)))) {
			return 1;
		}
		if ((couldBeObject(literal))
		 && (isReallyYoungObject(literal))) {
			if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
				return 2;
			}
		}
	}
	if (annotation >= IsSendCall) {
		if (!(asserta(isCMMethodEtAl(((CogBlockMethod *) (((CogMethod *) cogMethod))))))) {
			return 3;
		}
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj = entryPointTagIsSelector(entryPoint1);
		entryPoint = entryPoint1;
		if (tagCouldBeObj) {
			if (couldBeObject(cacheTag1)) {
				if (!(asserta(checkValidOopReference(cacheTag1)))) {
					return 4;
				}
			}
			else {
				if (!(asserta(validInlineCacheTag(cacheTag1)))) {
					return 5;
				}
			}
			if ((couldBeObject(cacheTag1))
			 && (isReallyYoungObject(cacheTag1))) {
				if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
					return 6;
				}
			}
		}
		else {
			if (!(asserta(validInlineCacheTag(cacheTag1)))) {
				return 9;
			};
		}
		if (entryPoint > methodZoneBase) {
			/* It's a linked send; find which kind. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!(asserta((isCMMethodEtAl(((CogBlockMethod *) targetMethod1)))
				 || ((isCMClosedPIC(((CogBlockMethod *) targetMethod1)))
				 || (isCMOpenPIC(((CogBlockMethod *) targetMethod1))))))) {
				return 10;
			}
		}
	}
	return 0;
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRef:pc:cogMethod: */
static NoDbgRegParms sqInt
checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt entryPoint;
    sqInt literal;
    sqInt offset;
    sqInt offset1;
    sqInt selectorOrCacheTag;
    sqInt *sendTable;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (!(checkValidOopReference(literal))) {
			print("object ref leak in CM ");
			printHex(((sqInt)cogMethod));
			print(" @ ");
			printHex(((sqInt)mcpc));
			eekcr();
			return 1;
		}
	}
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {
			offset = entryPoint;
		}
		else {
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable = superSendTrampolines;
;
					}
				}
			}
			offset = offset1;
		}
		selectorOrCacheTag = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		if ((entryPoint > methodZoneBase)
		 && ((offset != cmNoCheckEntryOffset)
		 && (!((((((CogMethod *) (entryPoint - offset)))->cmType)) == CMOpenPIC)))) {
			/* linked non-super send, cacheTag is a cacheTag */
			if (!(validInlineCacheTag(selectorOrCacheTag))) {
				print("cache tag leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				eekcr();
				return 1;
			}
		}
		else {
			/* unlinked send or super send; cacheTag is a selector unless 64-bit, in which case it is an index. */
			if (!(checkValidOopReference(selectorOrCacheTag))) {
				print("selector leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				eekcr();
				return 1;
			}
		}
	}
	return 0;
}


/*	Answer if all references to objects in machine-code are valid. */

	/* Cogit>>#checkIntegrityOfObjectReferencesInCode: */
sqInt
checkIntegrityOfObjectReferencesInCode(sqInt gcModes)
{
    CogMethod *cogMethod;
    sqInt count;
    sqInt ok;

	cogMethod = ((CogMethod *) methodZoneBase);
	ok = 1;
	while (cogMethod < (limitZony())) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			if ((cogMethod->cmRefersToYoung)) {
				if (((count = occurrencesInYoungReferrers(cogMethod))) != 1) {
					print("young referrer CM ");
					printHex(((sqInt)cogMethod));
					if (count == 0) {
						print(" is not in youngReferrers");
						eekcr();
					}
					else {
						print(" is in youngReferrers ");
						printNum(count);
						print(" times!");
						eekcr();
					}
					ok = 0;
				}
			}
			if (!(checkValidOopReference((cogMethod->selector)))) {
				print("object leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" selector");
				eekcr();
				ok = 0;
			}
			if (((cogMethod->cmType)) >= CMMethod) {
				assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
				if (!(checkValidObjectReference((cogMethod->methodObject)))) {
					print("object leak in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					eekcr();
					ok = 0;
				}
				if (!(isOopCompiledMethod((cogMethod->methodObject)))) {
					print("non-method in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					eekcr();
					ok = 0;
				}
				if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, cogMethod)) != 0) {
					ok = 0;
				}
				if (((isYoungObject((cogMethod->methodObject)))
				 || (isYoung((cogMethod->selector))))
				 && (!((cogMethod->cmRefersToYoung)))) {
					print("CM ");
					printHex(((sqInt)cogMethod));
					print(" refers to young but not marked as such");
					eekcr();
					ok = 0;
				}
			}
			else {
				if (((cogMethod->cmType)) == CMClosedPIC) {
					if (!(checkValidObjectReferencesInClosedPIC(cogMethod))) {
						ok = 0;
					}
				}
				else {
					if (((cogMethod->cmType)) == CMOpenPIC) {
						if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, cogMethod)) != 0) {
							ok = 0;
						}
					}
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#checkMaybeObjRefInClosedPIC: */
static NoDbgRegParms sqInt
checkMaybeObjRefInClosedPIC(sqInt maybeObject)
{
	if (maybeObject == 0) {
		return 1;
	}
	if (!(couldBeObject(maybeObject))) {
		return 1;
	}
	return checkValidObjectReference(maybeObject);
}

	/* Cogit>>#checkValidObjectReferencesInClosedPIC: */
static NoDbgRegParms sqInt
checkValidObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt ok;
    sqInt pc;

	ok = 1;
	/* first we check the obj ref at the beginning of the CPIC */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		print("object leak in CPIC ");
		printHex(((sqInt)cPIC));
		print(" @ ");
		printHex(pc - (jumpLongByteSize(backEnd)));
		cr();
		ok = 0;
	}
	/* For each case we check any object reference at the end address - sizeof(conditional instruction) and then increment the end address by case size */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))))) {
			print("object leak in CPIC ");
			printHex(((sqInt)cPIC));
			print(" @ ");
			printHex(pc - (jumpLongConditionalByteSize(backEnd)));
			cr();
			ok = 0;
		}
		pc += cPICCaseSize;
	}
	return ok;
}


/*	i.e. this should never be called, so keep it out of the main path. */

	/* Cogit>>#cleanUpFailingCogCodeConstituents: */
static NoDbgRegParms NeverInline sqInt
cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg)
{
    CogMethod *cogMethod;

	cogMethod = cogMethodArg;
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMClosedPIC) {
			(cogMethod->methodObject = 0);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	popRemappableOop();
	return null;
}


/*	Answer if the ClosedPIC refers to any unmarked objects or freed/freeable
	target methods,
	applying markAndTraceOrFreeCogMethod:firstVisit: to those targets to
	determine if freed/freeable.
 */

	/* Cogit>>#closedPICRefersToUnmarkedObject: */
static NoDbgRegParms sqInt
closedPICRefersToUnmarkedObject(CogMethod *cPIC)
{
    sqInt i;
    sqInt object;
    sqInt pc;

	if (!((isImmediate((cPIC->selector)))
		 || (isMarked((cPIC->selector))))) {
		return 1;
	}
	pc = addressOfEndOfCaseinCPIC(1, cPIC);
	if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		if (!(isMarked(object))) {
			return 1;
		}
	}
	if (markAndTraceOrFreePICTargetin(jumpLongTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
		return 1;
	}
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))))) {
			if (!(isMarked(object))) {
				return 1;
			}
		}
		if (markAndTraceOrFreePICTargetin(jumpLongTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
			return 1;
		}
	}
	return 0;
}

	/* Cogit>>#codeEntryFor: */
char *
codeEntryFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i + 1];
		}
	}
	return null;
}

	/* Cogit>>#codeEntryNameFor: */
char *
codeEntryNameFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i];
		}
	}
	return null;
}


/*	used e.g. in the platform's backtrace generators. Declared api to place it
	in cogit.h
 */

	/* Cogit>>#cogCodeBase */
sqInt
cogCodeBase(void)
{
	return codeBase;
}


/*	Answer the contents of the code zone as an array of pair-wise element,
	address in ascending address order.
	Answer a string for a runtime routine or abstract label (beginning, end,
	etc), a CompiledMethod for a CMMethod,
	or a selector (presumably a Symbol) for a PIC.
	If withDetails is true
	- answer machine-code to bytecode pc mapping information for methods
	- answer class, target pair information for closed PIC
	N.B. Since the class tag for the first case of a closed PIC is stored at
	the send site, it must be collected
	by scanning methods (see
	collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method:). Since closed PICs
	are never shared they always come after the method that references them,
	so we don't need an extra pass
	to collect the first case class tags, which are (temporarily) assigned to
	each closed PIC's methodObject field.
	But we do need to reset the methodObject fields to zero. This is done in
	createPICData:, unless memory
	runs out, in which case it is done by cleanUpFailingCogCodeConstituents:. */

	/* Cogit>>#cogCodeConstituents: */
sqInt
cogCodeConstituents(sqInt withDetails)
{
    CogMethod *cogMethod;
    sqInt constituents;
    sqInt count;
    sqInt i;
    sqInt label;
    sqInt profileData;
    sqInt value;


	/* + 3 for start, freeStart and end */
	count = (trampolineTableIndex / 2) + 3;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			count += 1;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	constituents = instantiateClassindexableSize(classArray(), count * 2);
	if (!constituents) {
		return constituents;
	}
	pushRemappableOop(constituents);
	if ((((label = stringForCString("CogCode"))) == null)
	 || (((value = 
/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(codeBase))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, 
	/* begin maybeTopRemapped: */
constituents, label);
	storePointerUncheckedofObjectwithValue(1, 
	/* begin maybeTopRemapped: */
constituents, value);
	for (i = 0; i < trampolineTableIndex; i += 2) {
		if ((((label = stringForCString(trampolineAddresses[i]))) == null)
		 || (((value = 
/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)(trampolineAddresses[i + 1]))))) == null)) {
			popRemappableOop();
			return null;
		}
		storePointerUncheckedofObjectwithValue(2 + i, 
		/* begin maybeTopRemapped: */
constituents, label);
		storePointerUncheckedofObjectwithValue(3 + i, 
		/* begin maybeTopRemapped: */
constituents, value);
	}
	count = trampolineTableIndex + 2;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			profileData = 
			/* begin profileDataFor:withDetails: */
(((cogMethod->cmType)) >= CMMethod
				? (cogMethod->methodObject)
				: (withDetails
					 && (((cogMethod->cmType)) == CMClosedPIC)
						? createCPICData(cogMethod)
						: (cogMethod->selector)));
			if (!profileData) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count, 
			/* begin maybeTopRemapped: */
constituents, profileData);
			value = (withDetails
				? collectCogMethodConstituent(cogMethod)
				: 
					/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)cogMethod)));
			if (!value) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count + 1, 
			/* begin maybeTopRemapped: */
constituents, value);
			count += 2;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if ((((label = stringForCString("CCFree"))) == null)
	 || (((value = 
/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(mzFreeStart))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count, 
	/* begin maybeTopRemapped: */
constituents, label);
	storePointerUncheckedofObjectwithValue(count + 1, 
	/* begin maybeTopRemapped: */
constituents, value);
	if ((((label = stringForCString("CCEnd"))) == null)
	 || (((value = 
/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(limitAddress))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count + 2, 
	/* begin maybeTopRemapped: */
constituents, label);
	storePointerUncheckedofObjectwithValue(count + 3, 
	/* begin maybeTopRemapped: */
constituents, value);
	constituents = popRemappableOop();
	beRootIfOld(constituents);
	return constituents;
}


/*	Extend the cPIC with the supplied case. If caseNMethod is cogged dispatch
	direct to
	its unchecked entry-point. If caseNMethod is not cogged, jump to the fast
	interpreter dispatch, and if isMNUCase then dispatch to fast MNU
	invocation and mark the cPIC as
	having the MNU case for cache flushing. */

	/* Cogit>>#cogExtendPIC:CaseNMethod:tag:isMNUCase: */
static NoDbgRegParms void
cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase)
{
    sqInt address;
    usqInt addressFollowingJump;
    sqInt operand;
    sqInt target;

	compilationBreakpointclassTagisMNUCase((cPIC->selector), caseNTag, isMNUCase);
	assert(!(inlineCacheTagIsYoung(caseNTag)));
	assert((caseNMethod != null)
	 && (!(isYoung(caseNMethod))));
	if ((!isMNUCase)
	 && (methodHasCogMethod(caseNMethod))) {
		/* this isn't an MNU and we have an already cogged method to jump to */
		operand = 0;
		target = (((sqInt)(cogMethodOf(caseNMethod)))) + cmNoCheckEntryOffset;
	}
	else {
		operand = caseNMethod;
		if (isMNUCase) {
			/* this is an MNU so tag the CPIC header and setup a jump to the MNUAbort */
			/* begin cpicHasMNUCase: */
			((((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta)))->cpicHasMNUCaseOrCMIsFullBlock) = 1;
			target = (((sqInt)cPIC)) + (sizeof(CogMethod));
		}
		else {
			/* setup a jump to the interpretAborth so we can cog the target method */
			target = (((sqInt)cPIC)) + (picInterpretAbortOffset());
		}
	}
	address = addressOfEndOfCaseinCPIC(((cPIC->cPICNumCases)) + 1, cPIC);
	rewriteCPICCaseAttagobjReftarget(address, caseNTag, operand, target);
	/* begin rewriteCPIC:caseJumpTo: */
	addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, address - cPICCaseSize);
	((((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta)))->cPICNumCases = ((cPIC->cPICNumCases)) + 1);
	flushICacheFromto(backEnd, ((usqInt)cPIC), (((usqInt)cPIC)) + closedPICSize);
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, (((usqInt)cPIC)) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cogFullBlockMethod:numCopied: */
CogMethod *
cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied)
{
    CogMethod *cogMethod;

	assert(!((methodHasCogMethod(aMethodObj))));
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 0x100) {
			return null;
		}
		bytecodeSetOffset = 0x100;
	}
	else {
		bytecodeSetOffset = 0;
	}
	assert(isFullBlockMethod(aMethodObj));
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);
	/* lazy initialization */
	receiverTags = -1;
	cogMethod = compileCogFullBlockMethod(numCopied);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		/* begin maybeFreeCounters */
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#cogitPostGCAction: */
void
cogitPostGCAction(sqInt gcMode)
{
	
	if (gcMode == GCModeBecome) {
		followForwardedLiteralsInOpenPICList();
	}
	assert(allMethodsHaveCorrectHeader());
	assert(((!(gcMode & (GCModeFull + GCModeNewSpace))))
	 || (kosherYoungReferrers()));
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Check that the header fields onf a non-free method are consistent with
	the type. Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#cogMethodDoesntLookKosher: */
static NoDbgRegParms sqInt
cogMethodDoesntLookKosher(CogMethod *cogMethod)
{
	if (((((cogMethod->blockSize)) & (BytesPerWord - 1)) != 0)
	 || ((((cogMethod->blockSize)) < (sizeof(CogMethod)))
	 || (((cogMethod->blockSize)) >= 0x8000))) {
		return 1;
	}
	if (((cogMethod->cmType)) == CMFree) {
		return 2;
	}
	if (((cogMethod->cmType)) >= CMMethod) {
		if (!((((cogMethod->methodHeader)) & 1))) {
			return 11;
		}
		if (!(couldBeObject((cogMethod->methodObject)))) {
			return 12;
		}
		if ((((cogMethod->stackCheckOffset)) > 0)
		 && (((cogMethod->stackCheckOffset)) < cmNoCheckEntryOffset)) {
			return 13;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (((cogMethod->blockSize)) != openPICSize) {
			return 21;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 22;
		}
		if (((cogMethod->objectHeader)) >= 0) {
			if (!((((cogMethod->methodObject)) == 0)
				 || (compactionInProgress
				 || (((cogMethod->methodObject)) == (((usqInt)(methodFor(((void *)((cogMethod->methodObject))))))))))) {
				return 23;
			}
		}
		if (((cogMethod->stackCheckOffset)) != 0) {
			return 24;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (((cogMethod->blockSize)) != closedPICSize) {
			return 0x1F;
		}
		if (!(((((cogMethod->cPICNumCases)) >= 1) && (((cogMethod->cPICNumCases)) <= MaxCPICCases)))) {
			return 32;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 33;
		}
		if (((cogMethod->methodObject)) != 0) {
			return 34;
		}
		return 0;
	}
	return 9;
}


/*	Attempt to create a one-case PIC for an MNU.
	The tag for the case is at the send site and so doesn't need to be
	generated. 
 */

	/* Cogit>>#cogMNUPICSelector:receiver:methodOperand:numArgs: */
CogMethod *
cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs)
{
    CogMethod *actualPIC;
    usqInt startAddress;
    CogMethod *writablePIC;

	if ((isYoung(selector))
	 || ((inlineCacheTagForInstance(rcvr)) == 0 /* begin picAbortDiscriminatorValue */)) {
		return 0;
	}
	compilationBreakpointclassTagisMNUCase(selector, fetchClassTagOf(rcvr), 1);
	assert(endCPICCase0 != null);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		callForCogCompiledCodeCompaction();
		return 0;
	}
	maybeBreakGeneratingFromto(startAddress, startAddress + closedPICSize);
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	/* memcpy the prototype across to our allocated space; because anything else would be silly */
	writablePIC = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	codeMemcpy(writablePIC, cPICPrototype, closedPICSize);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	assert(!(isYoung(selector)));
	(writablePIC->cmType = CMClosedPIC);
	(writablePIC->objectHeader = 0);
	(writablePIC->blockSize = closedPICSize);
	(writablePIC->methodObject = 0);
	(writablePIC->methodHeader = 0);
	(writablePIC->selector = selector);
	(writablePIC->cmNumArgs = numArgs);
	(writablePIC->cmHasMovableLiteral = 0);
	(writablePIC->cmRefersToYoung = 0);
	(writablePIC->cmUsageCount = CMMaxUsageCount / 2);
	/* begin cpicHasMNUCase: */
	(writablePIC->cpicHasMNUCaseOrCMIsFullBlock) = 1;
	(writablePIC->cPICNumCases = 1);
	(writablePIC->blockEntryOffset = 0);
	assert(isCMClosedPIC(((CogBlockMethod *) writablePIC)));
	assert(((writablePIC->selector)) == selector);
	assert(((writablePIC->cmNumArgs)) == numArgs);
	assert(((writablePIC->cPICNumCases)) == 1);
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	/* begin maybeEnableSingleStep */
	configureMNUCPICmethodOperandnumArgsdelta((actualPIC = ((CogMethod *) startAddress)), methodOperand, numArgs, startAddress - (((usqInt)cPICPrototype)));
	flushICacheFromto(backEnd, startAddress, startAddress + closedPICSize);
	assert((callTargetFromReturnAddress(backEnd, startAddress + missOffset)) == (picAbortTrampolineFor(numArgs)));
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, startAddress + cmNoCheckEntryOffset, codeToDataDelta);
#  endif

	return actualPIC;
}


/*	Create an Open PIC. Temporarily create a direct call of
	ceSendFromOpenPIC:. Should become a probe of the first-level method lookup
	cache followed by a
	call of ceSendFromOpenPIC: if the probe fails. */

	/* Cogit>>#cogOpenPICSelector:numArgs: */
static NoDbgRegParms CogMethod *
cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs)
{
    sqInt codeSize;
    sqInt end;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;
    CogMethod *pic;
    usqInt startAddress;

	compilationBreakpointisMNUCase(selector, 0);
	startAddress = allocate(openPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	(methodLabel->address = startAddress);
	(methodLabel->dependent = null);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	compileOpenPICnumArgs(selector, numArgs);
	computeMaximumSizes();
	concretizeAt(methodLabel, startAddress);
	codeSize = generateInstructionsAt(startAddress + (sizeof(CogMethod)));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	mapSize = generateMapAtstart((startAddress + openPICSize) - 1, startAddress + cmNoCheckEntryOffset);
	assert((((entry->address)) - startAddress) == cmEntryOffset);
	assert(((roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpLength(mapSize))) <= openPICSize);
	end = outputInstructionsAt(startAddress + (sizeof(CogMethod)));
	pic = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	/* begin fillInOPICHeader:numArgs:selector: */
	(pic->cmType = CMOpenPIC);
	(pic->objectHeader = 0);
	(pic->blockSize = openPICSize);
	addToOpenPICList(pic);
	(pic->methodHeader = 0);
	(pic->selector = selector);
	(pic->cmNumArgs = numArgs);
	(pic->cmHasMovableLiteral = isNonImmediate(selector));
	if ((pic->cmRefersToYoung = isYoung(selector))) {
		addToYoungReferrers(pic);
	}
	(pic->cmUsageCount = initialOpenPICUsageCount());
	/* begin cpicHasMNUCase: */
	(pic->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(pic->cPICNumCases = 0);
	(pic->blockEntryOffset = 0);
	flushICacheFromto(backEnd, (((usqInt)pic)) - codeToDataDelta, ((((usqInt)pic)) - codeToDataDelta) + openPICSize);
	assert(isCMOpenPIC(((CogBlockMethod *) pic)));
	assert(((pic->selector)) == selector);
	assert(((pic->cmNumArgs)) == numArgs);
	assert((callTargetFromReturnAddress(backEnd, ((((sqInt)pic)) - codeToDataDelta) + missOffset)) == (picAbortTrampolineFor(numArgs)));
	assert(openPICSize == (roundUpLength(openPICSize)));
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, ((((usqInt)pic)) - codeToDataDelta) + cmNoCheckEntryOffset, codeToDataDelta);
#  endif

	/* begin maybeEnableSingleStep */
	return ((CogMethod *) startAddress);
}


/*	Attempt to create a two-case PIC for case0CogMethod and
	case1Method,case1Tag. The tag for case0CogMethod is at the send site and
	so doesn't need to be generated.
	case1Method may be any of
	- a Cog method; link to its unchecked entry-point
	- a CompiledMethod; link to ceInterpretMethodFromPIC:
	- a CompiledMethod; link to ceMNUFromPICMNUMethod:receiver: */

	/* Cogit>>#cogPICSelector:numArgs:Case0Method:Case1Method:tag:isMNUCase: */
static NoDbgRegParms CogMethod *
cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase)
{
    CogMethod *actualPIC;
    usqInt startAddress;
    CogMethod *writablePIC;

	if (isYoung(selector)) {
		return ((CogMethod *) YoungSelectorInPIC);
	}
	compilationBreakpointclassTagisMNUCase(selector, case1Tag, isMNUCase);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	maybeBreakGeneratingFromto(startAddress, startAddress + closedPICSize);
	/* memcpy the prototype across to our allocated space; because anything else would be silly */
	writablePIC = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	codeMemcpy(writablePIC, cPICPrototype, closedPICSize);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	assert(!(isYoung(selector)));
	(writablePIC->cmType = CMClosedPIC);
	(writablePIC->objectHeader = 0);
	(writablePIC->blockSize = closedPICSize);
	(writablePIC->methodObject = 0);
	(writablePIC->methodHeader = 0);
	(writablePIC->selector = selector);
	(writablePIC->cmNumArgs = numArgs);
	(writablePIC->cmHasMovableLiteral = 0);
	(writablePIC->cmRefersToYoung = 0);
	(writablePIC->cmUsageCount = CMMaxUsageCount / 2);
	/* begin cpicHasMNUCase: */
	(writablePIC->cpicHasMNUCaseOrCMIsFullBlock) = isMNUCase;
	(writablePIC->cPICNumCases = 2);
	(writablePIC->blockEntryOffset = 0);
	assert(isCMClosedPIC(((CogBlockMethod *) writablePIC)));
	assert(((writablePIC->selector)) == selector);
	assert(((writablePIC->cmNumArgs)) == numArgs);
	assert(((writablePIC->cPICNumCases)) == 2);
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	/* begin maybeEnableSingleStep */
	configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta((actualPIC = ((CogMethod *) startAddress)), case0CogMethod, case1MethodOrNil, case1Tag, isMNUCase, numArgs, startAddress - (((usqInt)cPICPrototype)));
	assert((callTargetFromReturnAddress(backEnd, startAddress + missOffset)) == (picAbortTrampolineFor(numArgs)));
	return actualPIC;
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cog:selector: */
CogMethod *
cogselector(sqInt aMethodObj, sqInt aSelectorOop)
{
    CogMethod *cogMethod;
    sqInt selector;

	assert(!((methodHasCogMethod(aMethodObj))));
	/* coInterpreter stringOf: selector */
	selector = (aSelectorOop == (nilObject())
		? maybeSelectorOfMethod(aMethodObj)
		: aSelectorOop);
	if (!(selector == null)) {
		compilationBreakpointisMNUCase(selector, 0);
	}
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 0x100) {
			return null;
		}
		bytecodeSetOffset = 0x100;
	}
	else {
		bytecodeSetOffset = 0;
	}
	assert(!((isFullBlockMethod(aMethodObj))));
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);
	/* lazy initialization */
	receiverTags = -1;
	cogMethod = compileCogMethod(aSelectorOop);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		/* begin maybeFreeCounters */
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
static NoDbgRegParms sqInt
collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt address;
    sqInt annotation;
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	if (!descriptor) {
		return 0;
	}
	if (!((descriptor->isMapped))) {
		return 0;
	}
	address = 
	/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)mcpc));
	if (!address) {
		return PrimErrNoMemory;
	}
	storePointerUncheckedofObjectwithValue(cogConstituentIndex, topRemappableOop(), address);
	storePointerUncheckedofObjectwithValue(cogConstituentIndex + 1, topRemappableOop(), (((usqInt)bcpc << 1) | 1));
	/* Collect any first case classTags for closed PICs. */
	cogConstituentIndex += 2;
	if (((!(isBackwardBranchAndAnnotation & 1)))
	 && (	/* begin isSendAnnotation: */
		((((usqInt)(isBackwardBranchAndAnnotation)) >> 1) >= IsSendCall))) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* send is linked */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			annotation = ((usqInt)(isBackwardBranchAndAnnotation)) >> 1;
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMClosedPIC) {
				(targetMethod1->methodObject = classForInlineCacheTag(longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))))));
			}
		}
	}
	return 0;
}


/*	Answer a description of the mapping between machine code pointers and
	bytecode pointers for the Cog Method.
	First value is the address of the cog method.
	Following values are pairs of machine code pc and bytecode pc */

	/* Cogit>>#collectCogMethodConstituent: */
static NoDbgRegParms sqInt
collectCogMethodConstituent(CogMethod *cogMethod)
{
    sqInt address;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    CogBlockMethod *cogBlockMethod;
    sqInt data;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt nSlots;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	if (!(((cogMethod->cmType)) >= CMMethod)) {
		return 
		/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)cogMethod));
	}
	cogBlockMethod = ((CogBlockMethod *) cogMethod);
	if (((cogBlockMethod->stackCheckOffset)) == 0) {
		/* isFrameless ? */
		return 
		/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)cogMethod));
	}
	/* +1 for first address */
	nSlots = ((((byteSizeOf((cogMethod->methodObject))) - (startPCOfMethodHeader((cogMethod->methodHeader)))) * 2) + (minSlotsForShortening())) + 1;
	data = instantiateClassindexableSize(splObj(ClassArray), nSlots);
	if (!data) {
		return null;
	}
	pushRemappableOop(data);
	address = 
	/* begin positiveMachineIntegerFor: */
positive32BitIntegerFor(((usqInt)cogMethod));
	if (!address) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, topRemappableOop(), address);
	cogConstituentIndex = 1;
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogBlockMethod->stackCheckOffset)) > 0);
	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogBlockMethod)) + ((cogBlockMethod->stackCheckOffset));
	result = collectCogConstituentForAnnotationMcpcBcpcMethod(null, 0 + (((int)((usqInt)(HasBytecodePC) << 1))), ((char *) mcpc), startbcpc, ((void *)cogMethod));
	if (result != 0) {
		errCode = result;
		goto l2;
	}
	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogBlockMethod->cmType)) >= CMMethod) {
		isInBlock = 
		/* begin cmIsFullBlock */
(cogBlockMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogBlockMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* If the method has a primitive, skip it and the error code store, if any;
		   Logically. these come before the stack check and so must be ignored. */
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogBlockMethod->startpc)));
		homeMethod = cmHomeMethod(cogBlockMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogBlockMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}
		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (/* begin blockCreationBytecodeSizeForHeader: */
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
	? AltBlockCreationBytecodeSize
	: BlockCreationBytecodeSize));
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj)
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l2;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l2;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((				/* begin isBackwardBranch:at:exts:in: */
					assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = collectCogConstituentForAnnotationMcpcBcpcMethod(descriptor, (isBackwardBranch
					? (((sqInt)((usqInt)(annotation) << 1))) + 1
					: ((sqInt)((usqInt)(annotation) << 1))), ((char *) mcpc), (isBackwardBranch
					? bcpc - (2 * nExts)
					: bcpc), ((void *)cogMethod));
				if (result != 0) {
					errCode = result;
					goto l2;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l2:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		popRemappableOop();
		return null;
	}
	if (cogConstituentIndex < nSlots) {
		shortentoIndexableSize(topRemappableOop(), cogConstituentIndex);
	}
	return popRemappableOop();
}

	/* Cogit>>#compactCogCompiledCode */
void
compactCogCompiledCode(void)
{
	assertValidDualZone();
	assert(noCogMethodsMaximallyMarked());
	moveProfileToMethods();
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	markActiveMethodsAndReferents();
	freeOlderMethodsForCompaction();
	compactPICsWithFreedTargets();
	planCompaction();
	updateStackZoneReferencesToCompiledCodePreCompaction();
	relocateMethodsPreCompaction();
	assertValidDualZone();
	compactCompiledCode();
	stopsFromto(backEnd, freeStart(), (youngReferrers()) - 1);
	flushICacheFromto(backEnd, ((usqInt)methodZoneBase), ((usqInt)(youngReferrers())));
	assert(allMethodsHaveCorrectHeader());
	assert(kosherYoungReferrers());
	assertValidDualZone();
}

	/* Cogit>>#compactPICsWithFreedTargets */
static void
compactPICsWithFreedTargets(void)
{
    CogMethod *cogMethod;
    sqInt count;

	cogMethod = ((CogMethod *) methodZoneBase);
	count = 0;
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (cPICCompactAndIsNowEmpty(cogMethod))) {
			((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmType = CMFree);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		count += 1;
	}
	assert(count == (numMethods()));
}


/*	The start of a CogMethod has a call to a run-time abort routine that
	either handles an in-line cache failure or a stack overflow. The routine
	selects the
	path depending on ReceiverResultReg; if zero it takes the stack overflow
	path; if nonzero the in-line cache miss path. Neither of these paths
	returns. The abort routine must be called; In the callee the method is
	located by
	adding the relevant offset to the return address of the call.
	
	N.B. This code must match that in compilePICAbort: so that the offset of
	the return address of the call is the same in methods and closed PICs. */

	/* Cogit>>#compileAbort */
static AbstractInstruction *
compileAbort(void)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	stackOverflowCall = anInstruction;
	sendMiss = genoperand(PushR, LinkReg);
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	/* begin Call: */
	return genoperand(Call, callTarget);
}

	/* Cogit>>#compileBlockDispatchFrom:to: */
static NoDbgRegParms sqInt
compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex)
{
    AbstractInstruction *anInstruction;
    BlockStart *blockStart;
    sqInt halfWay;
    AbstractInstruction *jmp;
    sqInt quickConstant;

	if (lowBlockStartIndex == highBlockStartIndex) {
		blockStart = blockStartAt(lowBlockStartIndex);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)((blockStart->entryLabel))));
		return null;
	}
	halfWay = (highBlockStartIndex + lowBlockStartIndex) / 2;
	assert(((halfWay >= lowBlockStartIndex) && (halfWay <= highBlockStartIndex)));
	/* N.B. FLAGS := TempReg - startpc */
	blockStart = blockStartAt(halfWay);
	/* begin CmpCq:R: */
	quickConstant = (((usqInt)(((blockStart->startpc)) + 1) << 1) | 1);
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	if (lowBlockStartIndex == halfWay) {
		/* begin JumpLessOrEqual: */
		genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)((blockStart->entryLabel))));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
		return null;
	}
	if ((halfWay + 1) == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		/* begin JumpGreater: */
		genConditionalBranchoperand(JumpGreater, ((sqInt)((blockStart->entryLabel))));
		return compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	}
	jmp = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	if (halfWay == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		jmpTarget(jmp, (blockStart->entryLabel));
	}
	else {
		jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
	}
	return 0;
}


/*	Compile a block's entry. This looks like a dummy CogBlockMethod header
	(for frame parsing)
	followed by either a frame build, if a frame is required, or nothing. The
	CogMethodHeader's objectHeader field is a back pointer to the method, but
	this can't be filled in until code generation. */

	/* Cogit>>#compileBlockEntry: */
static NoDbgRegParms void
compileBlockEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    sqInt alignment;

	alignment = blockAlignment();
	/* begin AlignmentNops: */
	genoperand(AlignmentNops, alignment);
	(blockStart->fakeHeader = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	switch (sizeof(CogBlockMethod)) {
	case 8:
		/* begin Fill32: */
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 12:
		/* begin Fill32: */
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 16:
		/* begin Fill32: */
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	(blockStart->entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (needsFrame) {
		compileBlockFrameBuild(blockStart);
		if (recordBlockTrace()) {
			/* begin CallRT: */
			abstractInstruction = genoperand(Call, ceTraceBlockActivationTrampoline);
			(abstractInstruction->annotation = IsRelativeCall);
		}
	}
	else {
		compileBlockFramelessEntry(blockStart);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:floatResultReg:regsToSave: */
static NoDbgRegParms void
compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l2;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin SubCq:R: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l2:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genPushRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	if (resultRegOrNone != NoReg) {
		cFloatResultToRd(backEnd, resultRegOrNone);
	}
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genPopRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:regsToSave: */
static NoDbgRegParms void
compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l2;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin SubCq:R: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l2:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genPushRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genPopRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. The encoding for constants is defined by
	trampolineArgConstant: & trampolineArgValue:. Pass a constant as the
	result of trampolineArgConstant:. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:resultReg:regsToSave: */
static NoDbgRegParms void
compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l2;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin SubCq:R: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l2:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genPushRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsargargargarg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	genWriteCSecondResultIntoReg(backEnd, resultReg2OrNone);
	/* begin genRemoveNArgsFromStack: */
	assert(numArgs <= 4);
	/* begin genPopRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:floatArg:floatArg:floatArg:floatArg:resultReg:regsToSave: */
static NoDbgRegParms void
compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    sqInt delta;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))) - (((resultRegOrNone < 0) ? (((usqInt)(1)) >> (-resultRegOrNone)) : (1U << resultRegOrNone)))));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((regMaskCopy) >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l2;
		}
		wordsPushedModAlignment = (numRegsPushed + ((((numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd)))) < 0) ? 0 : (numArgs - (numIntRegArgs(((AbstractInstruction *) backEnd))))))) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin SubCq:R: */
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(delta * BytesPerWord));
			}
		}
	l2:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	/* begin genPushRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PushSTM, regsToSave);
	}
	genMarshallNArgsfloatArgfloatArgfloatArgfloatArg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin gen:literal: */
	checkLiteralforInstruction(((usqInt)aRoutine), genoperand(CallFull, ((usqInt)aRoutine)));
	genWriteCResultIntoReg(backEnd, resultRegOrNone);
	genRemoveNFloatArgsFromStack(backEnd, numArgs);
	/* begin genPopRegisterMask: */
	if (regsToSave == 0) {
		/* begin Label */
		genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		genoperand(PopLDM, regsToSave);
	}
}


/*	Compile the cache tag computation and the first comparison. Answer the
	address of that comparison. */

	/* Cogit>>#compileCPICEntry */
static AbstractInstruction *
compileCPICEntry(void)
{
	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, TempReg);
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}


/*	Compile the abstract instructions for the entire full block method. */

	/* Cogit>>#compileEntireFullBlockMethod: */
static NoDbgRegParms sqInt
compileEntireFullBlockMethod(sqInt numCopied)
{
    sqInt result;


	/* begin setLabelOffset: */
	((methodLabel->operands))[1] = 0;
	compileFullBlockEntry();
	compileFullBlockMethodFrameBuild(numCopied);
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	assert(blockCount == 0);
	return 0;
}


/*	The entry code to a method checks that the class of the current receiver
	matches that in the inline cache. Other non-obvious elements are that its
	alignment must be
	different from the alignment of the noCheckEntry so that the method map
	machinery can distinguish normal and super sends (super sends bind to the
	noCheckEntry).  */

	/* Cogit>>#compileEntry */
static void
compileEntry(void)
{
    AbstractInstruction *inst;

	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, TempReg);
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)sendMiss));
	noCheckEntry = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (((traceFlags & 64) == 64)) {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		checkLiteralforInstruction(ceTraceLinkedSendTrampoline, genoperand(CallFull, ceTraceLinkedSendTrampoline));
		genoperand(PopR, LinkReg);
	}
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Abort for stack overflow on full block activation (no inline cache miss
	possible). The flag is SendNumArgsReg. */

	/* Cogit>>#compileFullBlockEntry */
static sqInt
compileFullBlockEntry(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt callTarget;
    AbstractInstruction *jumpNoContextSwitch;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	stackOverflowCall = anInstruction;
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	/* begin Call: */
	genoperand(Call, callTarget);
	anInstruction1 = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	fullBlockNoContextSwitchEntry = anInstruction1;
	jumpNoContextSwitch = genoperand(Jump, ((sqInt)0));
	/* begin AlignmentNops: */
	genoperand(AlignmentNops, ((BytesPerWord < 8) ? 8 : BytesPerWord));
	fullBlockEntry = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpNoContextSwitch, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Compile the top-level method body. */

	/* Cogit>>#compileMethodBody */
static sqInt
compileMethodBody(void)
{
	if (endPC < initialPC) {
		return 0;
	}
	return compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
}


/*	The start of a PIC has a call to a run-time abort routine that either
	handles a dispatch to an
	interpreted method or a dispatch of an MNU case. The routine selects the
	path by testing
	ClassReg, which holds the inline cache tag; if equal to the
	picAbortDiscriminatorValue (zero)
	it takes the MNU path; if nonzero the dispatch to interpreter path.
	Neither of these paths
	returns. The abort routine must be called; In the callee the PIC is
	located by adding the
	relevant offset to the return address of the call.
	
	N.B. This code must match that in compileAbort so that the offset of the
	return address of
	the call is the same in methods and closed PICs. */

	/* Cogit>>#compilePICAbort: */
static NoDbgRegParms sqInt
compilePICAbort(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0 /* begin picAbortDiscriminatorValue */, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0 /* begin picAbortDiscriminatorValue */));
	}
	picMNUAbort = anInstruction;
	picInterpretAbort = genoperand(PushR, LinkReg);
	callTarget = picAbortTrampolineFor(numArgs);
	/* begin Call: */
	genoperand(Call, callTarget);
	return 0;
}


/*	Compile the compare of stackLimit against the stack pointer, jumping to
	the stackOverflowCall if
	the stack pointer is below the limit. Answer a bytecode annotated label
	that follows the sequence.
	
	The stack check functions both as a genuine stack limit check to prevent
	calls overflowing stack pages,
	and as an event/context-switch break out. To cause an event check
	(including a check for a required
	context switch), stackLimit is set to the highest possible value, and
	hence all stack limit checks will
	fail. A path in the stack overflow abort then arranges to call event
	checking if it has been requested.
	
	Certain block activations (e.g. valueNoContextSwitch:) must not context
	switch, and in that
	case, SendNumArgs is set to zero to communicate to the stack overflow
	abort that it should
	not perform event/context-switch (yet). */

	/* Cogit>>#compileStackOverflowCheck: */
static NoDbgRegParms AbstractInstruction *
compileStackOverflowCheck(sqInt canContextSwitch)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpSkip;
    AbstractInstruction *label;


	/* begin gen:literal:operand: */
	checkLiteralforInstruction(stackLimitAddress(), genoperandoperand(MoveAwR, stackLimitAddress(), TempReg));
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, SPReg);
	if (canContextSwitch) {
		/* begin JumpBelow: */
		genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
		label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		jumpSkip = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin Jump: */
		genoperand(Jump, ((sqInt)stackOverflowCall));
		jmpTarget(jumpSkip, (label = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	/* begin annotateBytecode: */
	(label->annotation = HasBytecodePC);
	return label;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg: */
static NoDbgRegParms void
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargfloatResultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg: */
static NoDbgRegParms void
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg: */
static NoDbgRegParms void
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, resultReg2OrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg: */
static NoDbgRegParms void
compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	genTrampolineReturn(pushLinkReg);
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeEntryOffsets */
static void
computeEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    AbstractInstruction *sendMissCall;


	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	sendMissCall = compileAbort();
	compileEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cmEntryOffset = ((entry->address)) - methodZoneBase;
	cmNoCheckEntryOffset = ((noCheckEntry->address)) - methodZoneBase;
	missOffset = (((sendMissCall->address)) + ((sendMissCall->machineCodeSize))) - methodZoneBase;
	entryPointMask = BytesPerWord - 1;
	while ((cmEntryOffset & entryPointMask) == (cmNoCheckEntryOffset & entryPointMask)) {
		entryPointMask = (entryPointMask + entryPointMask) + 1;
	}
	if (entryPointMask >= (roundUpToMethodAlignment(backEnd(), 1))) {
		error("cannot differentiate checked and unchecked entry-points with current cog method alignment");
	}
	checkedEntryAlignment = cmEntryOffset & entryPointMask;
	uncheckedEntryAlignment = cmNoCheckEntryOffset & entryPointMask;
	assert(checkedEntryAlignment != uncheckedEntryAlignment);
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeFullBlockEntryOffsets */
static void
computeFullBlockEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;

	
/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	compileFullBlockEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cbEntryOffset = ((fullBlockEntry->address)) - methodZoneBase;
	cbNoSwitchEntryOffset = ((fullBlockNoContextSwitchEntry->address)) - methodZoneBase;
}


/*	While we order variables in the CoInterpreter in order of dynamic
	frequency, and hence
	expect that stackPointer will be output first, C optimizers and linkers
	may get their own
	ideas and ``improve upon'' this ordering. So we cannot depend on
	stackPointer being
	at the lowest address of the variables we want to access through
	VarBaseReg. Here we
	choose the minimum amongst a set to try to choose a varBaseAddress that is
	just less
	than but within range of all variables we want to access through it. */

	/* Cogit>>#computeGoodVarBaseAddress */
static usqInt
computeGoodVarBaseAddress(void)
{
    usqInt minAddress;


	/* stackLimit was e.g. lowest using the clang toolchain on MacOS X (prior to the use of variable_order) */
	minAddress = stackLimitAddress();
	if ((stackPointerAddress()) < minAddress) {
		minAddress = stackPointerAddress();
	}
	if ((framePointerAddress()) < minAddress) {
		minAddress = framePointerAddress();
	}
	if ((instructionPointerAddress()) < minAddress) {
		minAddress = instructionPointerAddress();
	}
	if ((argumentCountAddress()) < minAddress) {
		minAddress = argumentCountAddress();
	}
	if ((primFailCodeAddress()) < minAddress) {
		minAddress = primFailCodeAddress();
	}
	return minAddress;
}


/*	This pass assigns maximum sizes to all abstract instructions and
	eliminates jump fixups.
	It hence assigns the maximum address an instruction will occur at which
	allows the next
	pass to conservatively size jumps. */

	/* Cogit>>#computeMaximumSizes */
static void
computeMaximumSizes(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt relativeAddress;

	dumpLiterals(0);
	relativeAddress = 0;
	for (i = 0; i < opcodeIndex; i += 1) {
		maybeBreakGeneratingInstructionWithIndex(i);
		abstractInstruction = abstractInstructionAt(i);
		(abstractInstruction->address = relativeAddress);
		(abstractInstruction->maxSize = computeMaximumSize(abstractInstruction));
		relativeAddress += (abstractInstruction->maxSize);
	}
}


/*	Configure a copy of the prototype CPIC for a two-case PIC for 
	case0CogMethod and
	case1Method
	case1Tag.
	The tag for case0CogMethod is at the send site and so doesn't need to be
	generated. case1Method may be any of
	- a Cog method; jump to its unchecked entry-point
	- a CompiledMethod; jump to the ceInterpretFromPIC trampoline
	- nil; call ceMNUFromPIC
	addDelta is the address change from the prototype to the new CPIC
	location, needed
	because the loading of the CPIC label at the end may use a literal instead
	of a pc relative load. */
/*	self disassembleFrom: cPIC asInteger + (self sizeof: CogMethod) to: cPIC
	asInteger + closedPICSize
 */

	/* Cogit>>#configureCPIC:Case0:Case1Method:tag:isMNUCase:numArgs:delta: */
static NoDbgRegParms sqInt
configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta)
{
    sqInt caseEndAddress;
    int operand;
    sqInt targetEntry;

	assert(case1Method != null);
	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));
	assert(!(inlineCacheTagIsYoung(case1Tag)));
	if ((!isMNUCase)
	 && (methodHasCogMethod(case1Method))) {
		operand = 0;
		targetEntry = (((sqInt)(cogMethodOf(case1Method)))) + cmNoCheckEntryOffset;
	}
	else {
		/* We do not scavenge PICs, hence we cannot cache the MNU method if it is in new space. */
		operand = ((case1Method == null)
		 || (isYoungObject(case1Method))
			? 0
			: case1Method);
		targetEntry = (case1Method == null
			? (((sqInt)cPIC)) + (sizeof(CogMethod))
			: (((sqInt)cPIC)) + (picInterpretAbortOffset()));
	}
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)case0CogMethod)) + cmNoCheckEntryOffset);
	/* update the cpic case */
	caseEndAddress = addressOfEndOfCaseinCPIC(2, cPIC);
	rewriteCPICCaseAttagobjReftarget(caseEndAddress, case1Tag, operand, ((sqInt)((isMNUCase
	? (((sqInt)cPIC)) + (sizeof(CogMethod))
	: targetEntry))));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	return 0;
}


/*	Configure a copy of the prototype CPIC for a one-case MNU CPIC that calls
	ceMNUFromPIC for
	case0Tag The tag for case0 is at the send site and so doesn't need to be
	generated. addDelta is the address change from the prototype to the new
	CPIC location, needed
	because the loading of the CPIC label at the end may be a literal instead
	of a pc-relative load. */
/*	adjust the jump at missOffset, the ceAbortXArgs */

	/* Cogit>>#configureMNUCPIC:methodOperand:numArgs:delta: */
static NoDbgRegParms sqInt
configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta)
{
    usqInt addressFollowingJump;
    int operand;
    sqInt target;

	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));
	/* set the jump to the case0 method */
	operand = ((methodOperand == null)
	 || (isYoungObject(methodOperand))
		? 0
		: methodOperand);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)cPIC)) + (sizeof(CogMethod)));
	storeLiteralbeforeFollowingAddress(backEnd, operand, ((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd)));
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	target = addressOfEndOfCaseinCPIC(2, cPIC);
	/* begin rewriteCPIC:caseJumpTo: */
	addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, target);
	return 0;
}


/*	Scan the CPIC for target methods that have been freed and eliminate them.
	Since the first entry cannot be eliminated, answer that the PIC should be
	freed if the first entry is to a free target. Answer if the PIC is now
	empty or should be freed. */

	/* Cogit>>#cPICCompactAndIsNowEmpty: */
static NoDbgRegParms sqInt
cPICCompactAndIsNowEmpty(CogMethod *cPIC)
{
    usqInt addressFollowingJump;
    usqInt addressFollowingJump1;
    sqInt entryPoint;
    sqInt i;
    sqInt methods[MaxCPICCases];
    sqInt pc;
    int tags[MaxCPICCases];
    CogMethod *targetMethod;
    sqInt targets[MaxCPICCases];
    sqInt used;
    sqInt valid;

	used = 0;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		entryPoint = (jumpLongTargetBeforeFollowingAddress(backEnd, pc));
		/* Collect all target triples except for triples whose entry-point is a freed method */
		valid = 1;
		if (!(			/* begin containsAddress: */
				((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((isCMMethodEtAl(((CogBlockMethod *) targetMethod)))
			 || (isCMFree(((CogBlockMethod *) targetMethod))));
			if (((targetMethod->cmType)) == CMFree) {
				if (i == 1) {
					return 1;
				}
				valid = 0;
			}
		}
		if (valid) {
			tags[used] = ((i > 1
	? literal32BeforeFollowingAddress(backEnd, pc - (jumpLongConditionalByteSize(backEnd)))
	: 0));
			targets[used] = entryPoint;
			methods[used] = (literalBeforeFollowingAddress(backEnd, pc - ((i == 1
	? jumpLongByteSize(backEnd)
	: (jumpLongConditionalByteSize(backEnd)) + (cmpC32RTempByteSize(backEnd))))));
			used += 1;
		}
	}
	if (used == ((cPIC->cPICNumCases))) {
		return 0;
	}
	if (used == 0) {
		return 1;
	}
	((((CogMethod *) ((((usqInt)cPIC)) + codeToDataDelta)))->cPICNumCases = used);
	if (used == 1) {
		pc = addressOfEndOfCaseinCPIC(2, cPIC);
		/* begin rewriteCPIC:caseJumpTo: */
		addressFollowingJump = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
		rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump, pc);
		return 0;
	}
	for (i = 1; i < used; i += 1) {
		pc = addressOfEndOfCaseinCPIC(i + 1, cPIC);
		rewriteCPICCaseAttagobjReftarget(pc, tags[i], methods[i], targets[i]);
	}
	/* begin rewriteCPIC:caseJumpTo: */
	addressFollowingJump1 = (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - (loadLiteralByteSize(backEnd));
	rewriteTransferAttarget(((AbstractInstruction *) backEnd), addressFollowingJump1, pc - cPICCaseSize);
	return 0;
}


/*	The first case in a CPIC doesn't have a class reference so we need only
	step over actually usd subsequent cases.
 */

	/* Cogit>>#cPICHasForwardedClass: */
static NoDbgRegParms sqInt
cPICHasForwardedClass(CogMethod *cPIC)
{
    sqInt classIndex;
    sqInt i;
    sqInt pc;


	/* start by finding the address of the topmost case, the cPICNumCases'th one */
	pc = (addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC)) - (jumpLongConditionalByteSize(backEnd));
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		classIndex = 
		/* begin literal32BeforeFollowingAddress: */
literalBeforeFollowingAddress(backEnd, pc);
		if (isForwardedClassIndex(classIndex)) {
			return 1;
		}
		pc += cPICCaseSize;
	}
	return 0;
}


/*	scan the CPIC for target methods that have been freed. */

	/* Cogit>>#cPICHasFreedTargets: */
static NoDbgRegParms sqInt
cPICHasFreedTargets(CogMethod *cPIC)
{
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    CogMethod *targetMethod;

	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		/* Find target from jump.  Ignore jumps to the interpret and MNU calls within this PIC */
		entryPoint = (jumpLongTargetBeforeFollowingAddress(backEnd, pc));
		if (!(			/* begin containsAddress: */
				((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((isCMMethodEtAl(((CogBlockMethod *) targetMethod)))
			 || (isCMFree(((CogBlockMethod *) targetMethod))));
			if (((targetMethod->cmType)) == CMFree) {
				return 1;
			}
		}
	}
	return 0;
}


/*	Whimsey; we want 16rCA5E10 + cPICPrototypeCaseOffset to be somewhere in
	the middle of the zone.
 */

	/* Cogit>>#cPICPrototypeCaseOffset */
static usqInt
cPICPrototypeCaseOffset(void)
{
	return ((methodZoneBase + (youngReferrers())) / 2) - 13262352;
}


/*	Are any of the jumps from this CPIC to targetMethod? */

	/* Cogit>>#cPIC:HasTarget: */
static NoDbgRegParms sqInt
cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod)
{
    sqInt i;
    sqInt pc;
    sqInt target;

	target = (((usqInt)targetMethod)) + cmNoCheckEntryOffset;
	/* Since this is a fast test doing simple compares we don't need to care that some
	   cases have nonsense addresses in there. Just zip on through. */
	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (target == (jumpLongTargetBeforeFollowingAddress(backEnd, pc))) {
		return 1;
	}
	for (i = 2; i <= MaxCPICCases; i += 1) {
		pc += cPICCaseSize;
		if (target == (jumpLongTargetBeforeFollowingAddress(backEnd, pc))) {
			return 1;
		}
	}
	return 0;
}


/*	Answer an Array of the PIC's selector, followed by class and
	targetMethod/doesNotUnderstand: for each entry in the PIC.
 */

	/* Cogit>>#createCPICData: */
static NoDbgRegParms sqInt
createCPICData(CogMethod *cPIC)
{
    sqInt class;
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqInt picData;
    sqInt target;
    CogMethod *targetMethod;

	assert((((cPIC->methodObject)) == 0)
	 || (addressCouldBeOop((cPIC->methodObject))));
	picData = instantiateClassindexableSize(classArray(), (((cPIC->cPICNumCases)) * 2) + 1);
	if (!picData) {
		return picData;
	}
	storePointerUncheckedofObjectwithValue(0, picData, (cPIC->selector));
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {
			/* first case may have been collected and stored here by collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
			class = (cPIC->methodObject);
			if (class == 0) {
				class = nilObject();
			}
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			class = classForInlineCacheTag(literal32BeforeFollowingAddress(backEnd, pc - (jumpLongConditionalByteSize(backEnd))));
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		if (		/* begin containsAddress: */
			((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
			target = splObj(SelectorDoesNotUnderstand);
		}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(isCMMethodEtAl(((CogBlockMethod *) targetMethod)));
			target = (targetMethod->methodObject);
		}
		storePointerUncheckedofObjectwithValue((i * 2) - 1, picData, class);
		storePointerUncheckedofObjectwithValue(i * 2, picData, target);
	}
	beRootIfOld(picData);
	(cPIC->methodObject = 0);
	return picData;
}


/*	Division is a little weird on some processors. Defer to the backEnd
	to allow it to generate any special code it may need to. */

	/* Cogit>>#DivR:R:Quo:Rem: */
static NoDbgRegParms AbstractInstruction *
gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder)
{
	genDivRRQuoRem(backEnd, rDivisor, rDividend, rQuotient, rRemainder);
	return abstractInstructionAt(opcodeIndex - 1);
}


/*	Return the default number of bytes to allocate for native code at startup.
	The actual value can be set via vmParameterAt: and/or a preference in the
	ini file. */

	/* Cogit>>#defaultCogCodeSize */
int
defaultCogCodeSize(void)
{
	return 0x140000;
}


/*	Answer the number of bytecodes to skip to get to the first bytecode
	past the primitive call and any store of the error code. */

	/* Cogit>>#deltaToSkipPrimAndErrorStoreIn:header: */
static NoDbgRegParms sqInt
deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader)
{
	return (	/* begin methodUsesPrimitiveErrorCode:header: */
		((primitiveIndexOfMethodheader(aMethodObj, aMethodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(aMethodHeader)) == (fetchByteofObject((startPCOfMethodHeader(aMethodHeader)) + (sizeOfCallPrimitiveBytecode(aMethodHeader)), aMethodObj)))
		? (sizeOfCallPrimitiveBytecode(aMethodHeader)) + (sizeOfLongStoreTempBytecode(aMethodHeader))
		: 0);
}

	/* Cogit>>#endPCOf: */
static NoDbgRegParms sqInt
endPCOf(sqInt aMethod)
{
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt end;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt pc;
    sqInt prim;
    sqInt targetPC;

	pc = (latestContinuation = startPCOfMethod(aMethod));
	if (((prim = primitiveIndexOf(aMethod))) > 0) {
		if (isQuickPrimitiveIndex(prim)) {
			return pc - 1;
		}
	}
	bsOffset = 
	/* begin bytecodeSetOffsetFor: */
(methodUsesAlternateBytecodeSet(aMethod)
		? 0x100
		: 0);
	nExts = 0;
	end = numBytesOf(aMethod);
	while (pc <= end) {
		byte = fetchByteofObject(pc, aMethod);
		descriptor = generatorAt(byte + bsOffset);
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			end = pc;
		}
		if ((isBranch(descriptor))
		 || ((descriptor->isBlockCreation))) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, aMethod);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			if ((descriptor->isBlockCreation)) {
				pc += distance;
			}
		}
		else {
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
		pc += (descriptor->numBytes);
	}
	return end;
}


/*	This is a static version of ceEnterCogCodePopReceiverReg for
	break-pointing when debugging in C. Marked <api> so the code generator
	won't delete it. */

	/* Cogit>>#enterCogCodePopReceiver */
static void
enterCogCodePopReceiver(void)
{
	realCEEnterCogCodePopReceiverReg();
	if (!Debug) {
		error("what??");
	}
}


/*	Answer if the entryPoint's tag is expected to be a selector reference, as
	opposed to a class tag.
 */

	/* Cogit>>#entryPointTagIsSelector: */
static NoDbgRegParms sqInt
entryPointTagIsSelector(sqInt entryPoint)
{
	return (entryPoint < methodZoneBase)
	 || (((entryPoint & entryPointMask) == uncheckedEntryAlignment)
	 || (((entryPoint & entryPointMask) == checkedEntryAlignment)
	 && ((((((CogMethod *) (entryPoint - cmEntryOffset)))->cmType)) == CMOpenPIC)));
}


/*	Use asserts to check if the ClosedPICPrototype is as expected from
	compileClosedPICPrototype, and can be updated as required via
	rewriteCPICCaseAt:tag:objRef:target:. If all asserts pass, answer
	0, otherwise answer a bit mask identifying all the errors. */
/*	self disassembleFrom: methodZoneBase + (self sizeof: CogMethod) to:
	methodZoneBase + closedPICSize
 */

	/* Cogit>>#expectedClosedPICPrototype: */
static NoDbgRegParms sqInt
expectedClosedPICPrototype(CogMethod *cPIC)
{
    sqInt classTag;
    sqInt classTagPC;
    sqInt entryPoint;
    sqInt errors;
    sqInt i;
    sqInt methodObjPC;
    sqInt object;
    sqInt pc;

	errors = 0;
	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((usqInt)cPIC)) + firstCPICCaseOffset;
	object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)));
	if (!(asserta(object == (firstPrototypeMethodOop())))) {
		errors = 1;
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
	if (!(asserta(entryPoint == ((cPICPrototypeCaseOffset()) + 13262352)))) {
		errors += 2;
	}
	for (i = 1; i < MaxCPICCases; i += 1) {
		/* verify information in case is as expected. */
		pc += cPICCaseSize;
		methodObjPC = (pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd));
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == ((subsequentPrototypeMethodOop()) + i)))) {
			errors = errors | 4;
		}
		classTagPC = pc - (jumpLongConditionalByteSize(backEnd));
		classTag = 
		/* begin literal32BeforeFollowingAddress: */
literalBeforeFollowingAddress(backEnd, classTagPC);
		if (!(asserta(classTag == (0xBABE1F15U + i)))) {
			errors = errors | 8;
		}
		entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		if (!(asserta(entryPoint == (((cPICPrototypeCaseOffset()) + 13262352) + (i * 16))))) {
			errors = errors | 16;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 0x5A5A5A5A, object ^ 0xA5A5A5A5U, entryPoint ^ 0x55AA50);
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == (((subsequentPrototypeMethodOop()) + i) ^ 0xA5A5A5A5U)))) {
			errors = errors | 32;
		}
		classTag = 
		/* begin literal32BeforeFollowingAddress: */
literalBeforeFollowingAddress(backEnd, classTagPC);
		if (!(asserta(classTag == ((0xBABE1F15U + i) ^ 0x5A5A5A5A)))) {
			errors = errors | 64;
		}
		entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		if (!(asserta(entryPoint == ((((cPICPrototypeCaseOffset()) + 13262352) + (i * 16)) ^ 0x55AA50)))) {
			errors = errors | 128;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 0x5A5A5A5A, object ^ 0xA5A5A5A5U, entryPoint ^ 0x55AA50);
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, (((usqInt)cPIC)) + cPICEndOfCodeOffset);
	if (!(asserta(entryPoint == (cPICMissTrampolineFor(0))))) {
		errors += 0x100;
	}
	return errors;
}


/*	224		11100000	aaaaaaaa	Extend A (Ext A = Ext A prev * 256 + Ext A) */

	/* Cogit>>#extABytecode */
static sqInt
extABytecode(void)
{
	extA = ((((sqInt)((usqInt)(extA) << 8)))) + byte1;
	return 0;
}


/*	225		11100001	sbbbbbbb	Extend B (Ext B = Ext B prev * 256 + Ext B) */

	/* Cogit>>#extBBytecode */
static sqInt
extBBytecode(void)
{
	extB = ((numExtB == 0)
	 && (byte1 > 0x7F)
		? byte1 - 0x100
		: ((((sqInt)((usqInt)(extB) << 8)))) + byte1);
	numExtB += 1;
	return 0;
}


/*	Fill in the block headers now we know the exact layout of the code. */

	/* Cogit>>#fillInBlockHeadersAt: */
static NoDbgRegParms sqInt
fillInBlockHeadersAt(sqInt startAddress)
{
    sqInt aCogMethodOrInteger;
    CogBlockMethod *blockHeader;
    BlockStart *blockStart;
    sqInt i;

	if (!(needsFrame
		 && (blockCount > 0))) {
		return null;
	}
	if (blockNoContextSwitchOffset == null) {
		blockNoContextSwitchOffset = ((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address));
	}
	else {
		assert(blockNoContextSwitchOffset == (((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address))));
	}
	for (i = 0; i < blockCount; i += 1) {
		blockStart = blockStartAt(i);
		aCogMethodOrInteger = (((blockStart->fakeHeader))->address);
		/* begin writableBlockMethodFor: */
		blockHeader = ((CogBlockMethod *) ((((usqInt)aCogMethodOrInteger)) + codeToDataDelta));
		(blockHeader->homeOffset = ((((blockStart->fakeHeader))->address)) - startAddress);
		(blockHeader->startpc = (blockStart->startpc));
		(blockHeader->cmType = CMBlock);
		(blockHeader->cmNumArgs = (blockStart->numArgs));
		(blockHeader->cbUsesInstVars = (blockStart->hasInstVarRef));
		(blockHeader->stackCheckOffset = (((blockStart->stackCheckLabel)) == null
			? 0
			: ((((blockStart->stackCheckLabel))->address)) - ((((blockStart->fakeHeader))->address))));
	}
	return 0;
}


/*	Fill in the header for theCogMethod method. This may be located at the
	writable mapping. */

	/* Cogit>>#fillInMethodHeader:size:selector: */
static NoDbgRegParms void
fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector)
{
    sqInt actualMethodLocation;
    CogMethod *originalMethod;
    sqInt rawHeader;

	actualMethodLocation = (((usqInt)method)) - codeToDataDelta;
	(method->cmType = CMMethod);
	(method->objectHeader = nullHeaderForMachineCodeMethod());
	(method->blockSize = size);
	(method->methodObject = methodObj);
	/* If the method has already been cogged (e.g. Newspeak accessors) then
	   leave the original method attached to its cog method, but get the right header. */
	rawHeader = rawHeaderOf(methodObj);
	if (isCogMethodReference(rawHeader)) {
		originalMethod = ((CogMethod *) rawHeader);
		assert(((originalMethod->blockSize)) == size);
		assert(methodHeader == ((originalMethod->methodHeader)));
	}
	else {
		rawHeaderOfput(methodObj, actualMethodLocation);
	}
	(method->methodHeader = methodHeader);
	(method->selector = selector);
	(method->cmNumArgs = argumentCountOfMethodHeader(methodHeader));
	(method->cmHasMovableLiteral = hasMovableLiteral);
	if ((method->cmRefersToYoung = hasYoungReferent)) {
		addToYoungReferrers(method);
	}
	(method->cmUsageCount = initialMethodUsageCount());
	/* begin cpicHasMNUCase: */
	(method->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(method->cmUsesPenultimateLit = maxLitIndex >= ((literalCountOfMethodHeader(methodHeader)) - 2));
	(method->blockEntryOffset = (blockEntryLabel != null
		? ((blockEntryLabel->address)) - actualMethodLocation
		: 0));
	if (needsFrame) {
		if (!((((stackCheckLabel->address)) - actualMethodLocation) <= MaxStackCheckOffset)) {
			error("too much code for stack check offset");
		}
	}
	(method->stackCheckOffset = (needsFrame
		? ((stackCheckLabel->address)) - actualMethodLocation
		: 0));
	assert((callTargetFromReturnAddress(backEnd, actualMethodLocation + missOffset)) == (methodAbortTrampolineFor((method->cmNumArgs))));
	assert(size == (roundUpLength(size)));
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, actualMethodLocation + cmNoCheckEntryOffset, codeToDataDelta);
#  endif

	/* begin maybeEnableSingleStep */
}

	/* Cogit>>#findBackwardBranch:IsBackwardBranch:Mcpc:Bcpc:MatchingBcpc: */
static NoDbgRegParms sqInt
findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc)
{
	return ((((isBackwardBranchAndAnnotation & 1) != 0))
	 && ((((sqInt)targetBcpc)) == bcpc)
		? ((sqInt)mcpc)
		: 0);
}

	/* Cogit>>#findBlockMethodWithEntry:startBcpc: */
static NoDbgRegParms usqInt
findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc)
{
    CogBlockMethod *cogBlockMethod;

	cogBlockMethod = ((CogBlockMethod *) (blockEntryMcpc - (sizeof(CogBlockMethod))));
	if (((cogBlockMethod->startpc)) == startBcpc) {
		return ((usqInt)cogBlockMethod);
	}
	return 0;
}

	/* Cogit>>#findMapLocationForMcpc:inMethod: */
static NoDbgRegParms usqInt
findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;

	mcpc = 
	/* begin firstMappedPCFor: */
((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	if (mcpc == targetMcpc) {
		return map;
	}
	while (((mapByte = byteAt(map))) != MapEnd) {
		annotation = ((usqInt)(mapByte)) >> AnnotationShift;
		if (annotation != IsAnnotationExtension) {
			mcpc += 4 /* begin codeGranularity */ * ((annotation == IsDisplacementX2N
	? ((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))
	: mapByte & DisplacementMask));
		}
		if (mcpc >= targetMcpc) {
			assert(mcpc == targetMcpc);
			if (annotation == IsDisplacementX2N) {
				map -= 1;
				mapByte = byteAt(map);
				annotation = ((usqInt)(mapByte)) >> AnnotationShift;
				assert(annotation > IsAnnotationExtension);
			}
			return map;
		}
		map -= 1;
	}
	return 0;
}


/*	Find the CMMethod or CMBlock that has zero-relative startbcpc as its first
	bytecode pc.
	As this is for cannot resume processing and/or conversion to machine-code
	on backward
	branch, it doesn't have to be fast. Enumerate block returns and map to
	bytecode pcs. */

	/* Cogit>>#findMethodForStartBcpc:inHomeMethod: */
CogBlockMethod *
findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod)
{
	assert(isCMMethodEtAl(((CogBlockMethod *) cogMethod)));
	if (startbcpc == (startPCOfMethodHeader((cogMethod->methodHeader)))) {
		return ((CogBlockMethod *) cogMethod);
	}
	assert(((cogMethod->blockEntryOffset)) != 0);
	return ((CogBlockMethod *) (blockDispatchTargetsForperformarg(cogMethod, findBlockMethodWithEntrystartBcpc, startbcpc)));
}


/*	Machine code addresses map to the following bytecode for all bytecodes
	except backward branches, where they map to the backward branch itself.
	This is so that loops continue, rather than terminate prematurely. */

	/* Cogit>>#find:IsBackwardBranch:Mcpc:Bcpc:MatchingMcpc: */
static NoDbgRegParms sqInt
findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc)
{
	return (targetMcpc == mcpc
		? ((descriptor == null)
			 || (((isBackwardBranchAndAnnotation & 1) != 0))
				? bcpc
				: bcpc + ((descriptor->numBytes)))
		: 0);
}

	/* Cogit>>#firstMappedPCFor: */
static NoDbgRegParms sqInt
firstMappedPCFor(CogMethod *cogMethod)
{
	return ((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
}


/*	Answer a fake value for the first method oop in the PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address. */

	/* Cogit>>#firstPrototypeMethodOop */
static sqInt
firstPrototypeMethodOop(void)
{
	return (	/* begin addressIsInCurrentCompilation: */
		((((usqInt)0x5EAF00D)) >= ((methodLabel->address)))
	 && ((((usqInt)0x5EAF00D)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))))
		? 0xCA7F00D
		: 0x5EAF00D);
}

	/* Cogit>>#fixupAt: */
static NoDbgRegParms BytecodeFixup *
fixupAt(sqInt fixupPC)
{
	return fixupAtIndex(fixupPC - initialPC);
}

	/* Cogit>>#flagCogMethodForBecome: */
void
flagCogMethodForBecome(CogMethod *cogMethod)
{
	assert(isCMMethodEtAl(((CogBlockMethod *) cogMethod)));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmType = CMMethodFlaggedForBecome);
}

	/* Cogit>>#followForwardedLiteralsImplementationIn: */
static NoDbgRegParms void
followForwardedLiteralsImplementationIn(CogMethod *cogMethod)
{
    sqInt annotation;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableCogMethod;

	assert((!(isCMMethodEtAl(((CogBlockMethod *) cogMethod))))
	 || (!(isForwarded((cogMethod->methodObject)))));
	writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	hasYoungObj = isYoung((cogMethod->methodObject));
	if (shouldRemapOop((cogMethod->selector))) {
		(writableCogMethod->selector = remapObj((cogMethod->selector)));
		if (isYoung((cogMethod->selector))) {
			hasYoungObj = 1;
		}
	}
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {
			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = remapIfObjectRefpchasYoung(annotation, ((char *) mcpc), ((void *)hasYoungObjPtr));
			if (result != 0) {
				goto l1;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	l1:	/* end mapFor:performUntil:arg: */;
	if (hasYoungObj) {
		ensureInYoungReferrers(cogMethod);
	}
	else {
		(writableCogMethod->cmRefersToYoung = 0);
	}
}

	/* Cogit>>#followForwardedLiteralsIn: */
void
followForwardedLiteralsIn(CogMethod *cogMethod)
{
    usqInt wasInYoungReferrers;


	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	wasInYoungReferrers = (cogMethod->cmRefersToYoung);
	followForwardedLiteralsImplementationIn(cogMethod);
	if (wasInYoungReferrers
	 && (!((cogMethod->cmRefersToYoung)))) {
		pruneYoungReferrers();
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	To avoid runtime checks on literal variable and literal accesses in == and
	~~, 
	we follow literals in methods having movable literals in the postBecome
	action. To avoid scanning every method, we annotate cogMethods with the 
	cmHasMovableLiteral flag. */

	/* Cogit>>#followMovableLiteralsAndUpdateYoungReferrers */
void
followMovableLiteralsAndUpdateYoungReferrers(void)
{
    CogMethod *cogMethod;

	assert(kosherYoungReferrers());
	codeModified = 0;
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (!((((cogMethod->cmType)) == CMFree)
			 || (((cogMethod->cmType)) == CMMethodFlaggedForBecome))) {
			if ((cogMethod->cmHasMovableLiteral)) {
				followForwardedLiteralsImplementationIn(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (codeModified) {
		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	N.B. because becomeEffectFlags indicates whether jitted methods were
	becommed or not, if this method is called flagged methods exist, will be
	freed, and so on. So there is no need to check. Just do it. */

	/* Cogit>>#freeBecomeFlaggedMethods */
void
freeBecomeFlaggedMethods(void)
{
    CogMethod *cogMethod;


	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethodFlaggedForBecome) {
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	unlinkSendsToFree();
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}

	/* Cogit>>#freeCogMethod: */
void
freeCogMethod(CogMethod *cogMethod)
{
	moveProfileToMethods();
	freeMethod(cogMethod);
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Free machine-code methods whose compiled methods are unmarked
	and open PICs whose selectors are not marked, and closed PICs that
	refer to unmarked objects. */

	/* Cogit>>#freeUnmarkedMachineCode */
void
freeUnmarkedMachineCode(void)
{
    CogMethod *cogMethod;
    sqInt freedMethod;

	moveProfileToMethods();
	freedMethod = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) >= CMMethod)
		 && (!(isMarked((cogMethod->methodObject))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((!(isImmediate((cogMethod->selector))))
		 && (!(isMarked((cogMethod->selector)))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (closedPICRefersToUnmarkedObject(cogMethod))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedMethod) {
		unlinkSendsToFree();
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Call ceSendMustBeBooleanTo: via the relevant trampoline. */

	/* Cogit>>#genCallMustBeBooleanFor: */
static NoDbgRegParms AbstractInstruction *
genCallMustBeBooleanFor(sqInt boolean)
{
    AbstractInstruction *abstractInstruction;
    sqInt callTarget;

	callTarget = (boolean == (falseObject())
		? ceSendMustBeBooleanAddFalseTrampoline
		: ceSendMustBeBooleanAddTrueTrampoline);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	return abstractInstruction;
}

	/* Cogit>>#genConditionalBranch:operand: */
static NoDbgRegParms AbstractInstruction *
genConditionalBranchoperand(sqInt opcode, sqInt operandOne)
{
	return genoperand(opcode, operandOne);
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. The desired arguments and entry-point are pushed on a stackPage's
	stack. The enilopmart pops off the values to be loaded into registers and
	then executes a return instruction to pop off the entry-point and jump to
	it. 
	BEFORE				AFTER			(stacks grow down)
	whatever			stackPointer ->	whatever
	target address =>	reg1 = reg1val, etc
	reg1val				pc = target address
	reg2val
	stackPointer ->	reg3val */

	/* Cogit>>#genEnilopmartFor:and:and:forCall:called: */
static NoDbgRegParms void
(*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void)
{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    usqInt enilopmart;
    sqInt quickConstant;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	genLoadStackPointers(backEnd);
	if (regArg3OrNone != NoReg) {
		/* begin PopR: */
		genoperand(PopR, regArg3OrNone);
	}
	if (regArg2OrNone != NoReg) {
		/* begin PopR: */
		genoperand(PopR, regArg2OrNone);
	}
	genoperand(PopR, regArg1);
	genEnilopmartReturn(forCall);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineName, enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. At the point the enilopmart enters machine code via a return
	instruction, any argument registers have been loaded with their values and
	the stack, if
	for call, looks like
	ret pc
	stackPointer ->	target address
	
	and if not for call, looks like
	whatever
	stackPointer ->	target address
	
	If forCall and running on a CISC, ret pc must be left on the stack. If
	forCall and
	running on a RISC, ret pc must be popped into LinkReg. In either case,
	target address must be removed from the stack and jumped/returned to. */

	/* Cogit>>#genEnilopmartReturn: */
static NoDbgRegParms void
genEnilopmartReturn(sqInt forCall)
{
	if (forCall) {
		/* begin PopR: */
		genoperand(PopR, RISCTempReg);
		genoperand(PopR, LinkReg);
		genoperand(JumpR, RISCTempReg);
	}
	else {
		/* begin PopR: */
		genoperand(PopR, PCReg);
	}
}


/*	Generate the routine that writes the current values of the C frame and
	stack pointers into
	variables. These are used to establish the C stack in trampolines back
	into the C run-time.
	This routine assumes the system's frame pointer is the same as that used
	in generated code. */

	/* Cogit>>#generateCaptureCStackPointers: */
static NoDbgRegParms NeverInline void
generateCaptureCStackPointers(sqInt captureFramePointer)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt callerSavedReg;
    sqInt fixupSize;
    sqInt offset;
    sqInt opcodeSize;
    sqInt pushedVarBaseReg;
    sqInt quickConstant;
    usqInt startAddress;


	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 32;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	/* Must happen first; value may be used in accessing any of the following addresses */
	startAddress = methodZoneBase;
	callerSavedReg = 0;
	pushedVarBaseReg = 0;
	if (!(((CallerSavedRegisterMask & ((1U << VarBaseReg))) != 0))) {
		/* VarBaseReg is not caller-saved; must save and restore it, either by using an available caller-saved reg or push/pop. */
		/* TempReg used below */
		callerSavedReg = availableRegisterOrNoneIn(((ABICallerSavedRegisterMask | (1U << TempReg)) - (1U << TempReg)));
		if (callerSavedReg == NoReg) {
			gNativePushR(VarBaseReg);
			pushedVarBaseReg = 1;
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, VarBaseReg, callerSavedReg);
		}
	}
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	if (captureFramePointer) {
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(cFramePointerAddress(), genoperandoperand(MoveRAw, FPReg, cFramePointerAddress()));
	}
	if (pushedVarBaseReg) {
		/* begin LoadEffectiveAddressMw:r:R: */
		offset = (pushedVarBaseReg
			? 0 /* begin leafCallStackPointerDelta */ + BytesPerWord
			: 0 /* begin leafCallStackPointerDelta */);
		/* begin gen:quickConstant:operand:operand: */
		anInstruction1 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, NativeSPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset));
		}
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(cStackPointerAddress(), genoperandoperand(MoveRAw, TempReg, cStackPointerAddress()));
	}
	else {
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(cStackPointerAddress(), genoperandoperand(MoveRAw, NativeSPReg, cStackPointerAddress()));
	}
	if (!(((CallerSavedRegisterMask & ((1U << VarBaseReg))) != 0))) {
		if (pushedVarBaseReg) {
			gNativePopR(VarBaseReg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, callerSavedReg, VarBaseReg);
		}
	}
	gNativeRetN(0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	flushICacheFromto(backEnd, ((usqInt)startAddress), ((usqInt)methodZoneBase));
	recordGeneratedRunTimeaddress("ceCaptureCStackPointers", startAddress);
	ceCaptureCStackPointers = ((void (*)(void)) startAddress);
}


/*	Generate the prototype ClosedPIC to determine how much space a full closed
	PIC takes.
	When we first allocate a closed PIC it only has one or two cases and we
	want to grow it.
	So we have to determine how big a full one is before hand. */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#generateClosedPICPrototype */
static void
generateClosedPICPrototype(void)
{
    sqInt anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    CogMethod *cPIC;
    AbstractInstruction * cPICEndOfCodeLabel;
    sqInt endAddress;
    AbstractInstruction * endCPICCase1;
    sqInt fixupSize;
    sqInt h;
    AbstractInstruction *jumpNext;
    sqInt jumpTarget;
    sqInt jumpTarget1;
    sqInt jumpTarget2;
    sqInt numArgs;
    sqInt opcode;
    sqInt opcodeSize;
    sqInt wordConstant;
    sqInt wordConstant1;


	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = MaxCPICCases * 9;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	/* begin compileClosedPICPrototype */
	compilePICAbort((numArgs = 0));
	/* At the end of the entry code we need to jump to the first case code, which is actually the last chunk.
	   On each entension we must update this jump to move back one case. */
	jumpNext = compileCPICEntry();
	wordConstant = firstPrototypeMethodOop();
	/* begin gen:uniqueLiteral:operand: */
	anInstruction1 = genoperandoperand(MoveCwR, wordConstant, SendNumArgsReg);
	assert(usesOutOfLineLiteral(anInstruction1));
	(anInstruction1->dependent = allocateLiteral(wordConstant));
	jumpTarget = (((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352;
	/* begin JumpLong: */
	genoperand(JumpLong, jumpTarget);
	endCPICCase0 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	for (h = 1; h < MaxCPICCases; h += 1) {
		if (h == (MaxCPICCases - 1)) {
			jmpTarget(jumpNext, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		}
		/* begin MoveUniqueCw:R: */
		wordConstant1 = (subsequentPrototypeMethodOop()) + h;
		/* begin gen:uniqueLiteral:operand: */
		anInstruction2 = genoperandoperand(MoveCwR, wordConstant1, SendNumArgsReg);
		assert(usesOutOfLineLiteral(anInstruction2));
		(anInstruction2->dependent = allocateLiteral(wordConstant1));
		/* begin CmpC32:R: */
		opcode = CmpCwR;
		/* begin gen:literal32:operand: */
		anInstruction = ((sqInt) (genoperandoperand(opcode, 0xBABE1F15U + h, TempReg)));
		checkLiteralforInstruction(0xBABE1F15U + h, anInstruction);
		jumpTarget1 = ((((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352) + (h * 16);
		/* begin JumpLongZero: */
		genConditionalBranchoperand(JumpLongZero, ((sqInt)jumpTarget1));
		if (h == 1) {
			endCPICCase1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
	}
	/* begin gen:literal:operand: */
	checkLiteralforInstruction((methodLabel->address), genoperandoperand(MoveCwR, (methodLabel->address), ClassReg));
	jumpTarget2 = cPICMissTrampolineFor(numArgs);
	/* begin JumpLong: */
	genoperand(JumpLong, jumpTarget2);
	cPICEndOfCodeLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	dumpLiterals(0);
	computeMaximumSizes();
	cPIC = ((CogMethod *) methodZoneBase);
	closedPICSize = (sizeof(CogMethod)) + (generateInstructionsAt(methodZoneBase + (sizeof(CogMethod))));
	endAddress = outputInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	assert((methodZoneBase + closedPICSize) == endAddress);
	firstCPICCaseOffset = ((endCPICCase0->address)) - methodZoneBase;
	cPICEndOfCodeOffset = ((cPICEndOfCodeLabel->address)) - methodZoneBase;
	cPICCaseSize = ((endCPICCase1->address)) - ((endCPICCase0->address));
	cPICEndSize = closedPICSize - (((MaxCPICCases - 1) * cPICCaseSize) + firstCPICCaseOffset);
	closedPICSize = roundUpToMethodAlignment(backEnd(), closedPICSize);
	assert(((picInterpretAbort->address)) == (((methodLabel->address)) + (picInterpretAbortOffset())));
	assert((expectedClosedPICPrototype(cPIC)) == 0);
	storeLiteralbeforeFollowingAddress(backEnd, 0, ((endCPICCase0->address)) - (jumpLongByteSize(backEnd)));
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	/* self cCode: ''
	   inSmalltalk:
	   [self disassembleFrom: cPIC + (self sizeof: CogMethod) to: cPIC + closedPICSize - 1.
	   self halt] */
	cPICPrototype = cPIC;
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogFullBlock */
static CogMethod *
generateCogFullBlock(void)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    CogMethod *method;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cbNoSwitchEntryOffset);
	totalSize = roundUpToMethodAlignment(backEnd(), (headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cbEntryOffset) == ((fullBlockEntry->address)));
	assert((startAddress + cbNoSwitchEntryOffset) == ((fullBlockNoContextSwitchEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cbNoSwitchEntryOffset);
	flag("TOCHECK");
	method = ((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta));
	fillInMethodHeadersizeselector(method, totalSize, nilObject());
	(method->cpicHasMNUCaseOrCMIsFullBlock = 1);
	flushICacheFromto(backEnd, startAddress, startAddress + totalSize);
	return ((CogMethod *) startAddress);
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogMethod: */
static NoDbgRegParms CogMethod *
generateCogMethod(sqInt selector)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cmNoCheckEntryOffset);
	totalSize = roundUpToMethodAlignment(backEnd(), (headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cmEntryOffset) == ((entry->address)));
	assert((startAddress + cmNoCheckEntryOffset) == ((noCheckEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cmNoCheckEntryOffset);
	fillInBlockHeadersAt(startAddress);
	fillInMethodHeadersizeselector(((CogMethod *) ((((usqInt)startAddress)) + codeToDataDelta)), totalSize, selector);
	flushICacheFromto(backEnd, startAddress, startAddress + totalSize);
	return ((CogMethod *) startAddress);
}


/*	Generate the method map at addressrNull (or compute it if addressOrNull is
	null). Answer the length of the map in byes. Each entry in the map is in
	two parts. In the
	least signficant bits are a displacement of how far from the start or
	previous entry,
	unless it is an IsAnnotationExtension byte, in which case those bits are
	the extension.
	In the most signficant bits are the type of annotation at the point
	reached. A null
	byte ends the map. */

	/* Cogit>>#generateMapAt:start: */
static NoDbgRegParms sqInt
generateMapAtstart(usqInt addressOrNull, usqInt startAddress)
{
    unsigned char annotation;
    sqInt delta;
    sqInt i;
    AbstractInstruction *instruction;
    sqInt length;
    usqInt location;
    sqInt mapEntry;
    sqInt maxDelta;
    usqInt mcpc;

	length = 0;
	location = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		annotation = (instruction->annotation);
		if (!(annotation == null)) {
			/* begin assertValidAnnotation:for: */
			assert((annotation != (getIsObjectReference()))
			 || (((instruction->opcode)) == Literal));
			mcpc = 
			/* begin mapEntryAddress */
(((instruction->opcode)) == Literal
				? (instruction->address)
				: ((instruction->address)) + ((instruction->machineCodeSize)));
			while (((delta = (mcpc - location) / 4 /* begin codeGranularity */)) > DisplacementMask) {
				maxDelta = (((((delta < MaxX2NDisplacement) ? delta : MaxX2NDisplacement)) | DisplacementMask) - DisplacementMask);
				assert((((usqInt)(maxDelta)) >> AnnotationShift) <= DisplacementMask);
				if (!(addressOrNull == null)) {
					/* begin addToMap:instruction:byte:at:for: */
					codeByteAtput(addressOrNull - length, (((usqInt)(maxDelta)) >> AnnotationShift) + DisplacementX2N);
				}
				location += maxDelta * 4 /* begin codeGranularity */;
				length += 1;
			}
			if (!(addressOrNull == null)) {
				mapEntry = delta + (((sqInt)((usqInt)((((annotation < IsSendCall) ? annotation : IsSendCall))) << AnnotationShift)));
				/* begin addToMap:instruction:byte:at:for: */
				codeByteAtput(addressOrNull - length, mapEntry);
			}
			location += delta * 4 /* begin codeGranularity */;
			length += 1;
			if (annotation > IsSendCall) {
				/* Add the necessary IsAnnotationExtension */
				if (!(addressOrNull == null)) {
					mapEntry = (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift))) + (annotation - IsSendCall);
					/* begin addToMap:instruction:byte:at:for: */
					codeByteAtput(addressOrNull - length, mapEntry);
				}
				length += 1;
			}
		}
	}
	if (!(addressOrNull == null)) {
		/* begin addToMap:instruction:byte:at:for: */
		codeByteAtput(addressOrNull - length, MapEnd);
	}
	return length + 1;
}


/*	Generate the prototype OpenPIC to determine how much space an open PIC
	takes. 
 */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#generateOpenPICPrototype */
static void
generateOpenPICPrototype(void)
{
    sqInt codeSize;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;


	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	compileOpenPICnumArgs(specialSelector(0), numRegArgs());
	computeMaximumSizes();
	concretizeAt(methodLabel, methodZoneBase);
	codeSize = generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	mapSize = generateMapAtstart(null, methodZoneBase + cmNoCheckEntryOffset);
	/* self cCode: ''
	   inSmalltalk:
	   [| end |
	   end := self outputInstructionsAt: methodZoneBase + headerSize.
	   self disassembleFrom: methodZoneBase + (self sizeof: CogMethod) to: end - 1.
	   self halt] */
	openPICSize = (roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpToMethodAlignment(backEnd(), mapSize));
}


/*	Generate the run-time entries at the base of the native code zone and
	update the base.
 */

	/* Cogit>>#generateRunTimeTrampolines */
static void
generateRunTimeTrampolines(void)
{
	ceSendMustBeBooleanAddFalseTrampoline = genMustBeBooleanTrampolineForcalled(falseObject(), "ceSendMustBeBooleanAddFalseTrampoline");
	ceSendMustBeBooleanAddTrueTrampoline = genMustBeBooleanTrampolineForcalled(trueObject(), "ceSendMustBeBooleanAddTrueTrampoline");
	/* begin genNonLocalReturnTrampoline */
	zeroOpcodeIndex();
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveRAw, LinkReg, instructionPointerAddress()));
	ceNonLocalReturnTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNonLocalReturn, "ceNonLocalReturnTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg, 1);
	/* begin genCheckForInterruptsTrampoline */
	zeroOpcodeIndex();
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveRAw, LinkReg, instructionPointerAddress()));
	ceCheckForInterruptTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCheckForInterrupt, "ceCheckForInterruptTrampoline", 0, null, null, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg, 1);
	ceFetchContextInstVarTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceContextinstVar, "ceFetchContextInstVarTrampoline", 2, ReceiverResultReg, SendNumArgsReg, null, null, 0 /* begin emptyRegisterMask */, 1, SendNumArgsReg, 0);
	/* to keep ReceiverResultReg live. */
	ceStoreContextInstVarTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceContextinstVarvalue, "ceStoreContextInstVarTrampoline", 3, ReceiverResultReg, SendNumArgsReg, ClassReg, null, 0 /* begin emptyRegisterMask */, 1, ReceiverResultReg, 0);
	/* ceInvokeInterpreter is an optimization and a work-around. Historically we used setjmp/longjmp to reenter the
	   interpreter at the current C stack base.  The C stack base is set at start-up and on each callback enter and
	   callback return. The interpreter must be invoked whenever a non-machine-code method must be run.  That might
	   be when invoking an interpreter method from one of the send linking routines (ceSend:...), or on continuing from
	   an evaluation primitive such as primitiveExecuteMethod.  The problem here is that such primitives could have
	   been invoked by the interpreter or by machine code.  So some form of non-local jump is required. But at least as
	   early as MSVC Community 2017, the Microshaft longjmp performs stack unwinding which gets hoplessly confused
	   (bless its little heart) by any stack switch between machine code and C stack, and raises a spurious
	   Stack cookie instrumentation code detected a stack-based buffer overrun
	   error from the bowels of gs_report.c _GSHandlerCheck.
	   Since the CoInterpreter maintains the base of the C stack in CFramePointer & CStackPointer, it is straight-forward
	   for us to simply call interpret after doing the switch to the C stack, avoiding the stack unwind issue altogether. */
	ceCannotResumeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCannotResume, "ceCannotResumeTrampoline", 0, null, null, null, null, 0 /* begin emptyRegisterMask */, 1, NoReg, 0);
	/* These two are unusual; they are reached by return instructions. */
	ceInvokeInterpret = genInvokeInterpretTrampoline();
	ceReturnToInterpreterTrampoline = genReturnToInterpreterTrampoline();
	ceBaseFrameReturnTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceBaseFrameReturn, "ceBaseFrameReturnTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg, 0);
		ceFFICalloutTrampoline = genFFICalloutTrampoline();
	ceMallocTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceMalloc, "ceMallocTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceFreeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceFree, "ceFreeTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, NoReg, 0);
}


/*	Generate a routine ceCaptureCStackPointers that will capture the C stack
	pointer, and, if it is in use, the C frame pointer. These are used in
	trampolines to call
	run-time routines in the interpreter from machine-code. */

	/* Cogit>>#generateStackPointerCapture */
static void
generateStackPointerCapture(void)
{
    usqInt oldMethodZoneBase;
    sqInt oldTrampolineTableIndex;


#  if defined(cFramePointerInUse)
	assertCStackWellAligned();
	generateCaptureCStackPointers(cFramePointerInUse);
#  else
	/* For the benefit of the following assert, assume the minimum at first. */
	cFramePointerInUse = 0;
	assertCStackWellAligned();
	oldMethodZoneBase = methodZoneBase;
	oldTrampolineTableIndex = trampolineTableIndex;
	generateCaptureCStackPointers(1);
	ceCaptureCStackPointers();
	if (!((cFramePointerInUse = checkIfCFramePointerInUse()))) {
		methodZoneBase = oldMethodZoneBase;
		trampolineTableIndex = oldTrampolineTableIndex;
		generateCaptureCStackPointers(0);
	}
#  endif // defined(cFramePointerInUse)

	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	assertCStackWellAligned();
}


/*	Generate the run-time entries and exits at the base of the native code
	zone and update the base.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* Cogit>>#generateTrampolines */
static void
generateTrampolines(void)
{
    sqInt fixupSize;
    usqInt methodZoneStart;
    sqInt opcodeSize;

	methodZoneStart = methodZoneBase;
	(methodLabel->address = methodZoneStart);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 80;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	setHasYoungReferent(0);
	/* begin maybeGenerateSelectorIndexDereferenceRoutine */
	generateSendTrampolines();
	generateMissAbortTrampolines();
	generateObjectRepresentationTrampolines();
	generateRunTimeTrampolines();
	generateEnilopmarts();
	generateTracingTrampolines();
	recordGeneratedRunTimeaddress("methodZoneBase", methodZoneBase);
}

	/* Cogit>>#generatorForPC: */
static NoDbgRegParms BytecodeDescriptor *
generatorForPC(sqInt pc)
{
	return generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
}

	/* Cogit>>#genFFICalloutTrampoline */
static usqInt
genFFICalloutTrampoline(void)
{
    usqInt startAddress;


	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveRAw, LinkReg, instructionPointerAddress()));
	genoperand(CallR, TempReg);
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), LinkReg));
	genoperand(RetN, 0);
	startAddress = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceFFICalloutTrampoline", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a pair of routines that answer the frame pointer, and the stack
	pointer immediately
	after a leaf call, used for checking stack pointer alignment, frame
	pointer usage, etc. N.B.
	these are exported to the CoInterpreter et al via Cogit
	class>>mustBeGlobal:. 
 */

	/* Cogit>>#genGetLeafCallStackPointers */
static void
genGetLeafCallStackPointers(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    usqInt startAddress;


	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 4;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	startAddress = methodZoneBase;
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, FPReg, ABIResultReg);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetFP", startAddress);
	ceGetFP = ((usqIntptr_t (*)(void)) startAddress);
	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, NativeSPReg, ABIResultReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetSP", startAddress);
	ceGetSP = ((usqIntptr_t (*)(void)) startAddress);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged target
	or a call of ceMNUFromPICMNUMethod:receiver: to handle an MNU dispatch
	in a closed PIC. It distinguishes the two by testing ClassReg. If the
	register is zero then this is an MNU.
	
	This poses a problem in 32-bit Spur, where zero is the cache tag for
	immediate characters (tag pattern 2r10) because SmallIntegers have tag
	patterns 2r11
	and 2r01, so anding with 1 reduces these to 0 & 1. We solve the ambiguity
	by patching send sites with a 0 cache tag to open PICs instead of closed
	PICs.  */

	/* Cogit>>#genInnerPICAbortTrampoline: */
static NoDbgRegParms usqInt
genInnerPICAbortTrampoline(char *name)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpMNUCase;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0 /* begin picAbortDiscriminatorValue */, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0 /* begin picAbortDiscriminatorValue */));
	}
	jumpMNUCase = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceInterpretMethodFromPICreceiver, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpMNUCase, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceMNUFromPICMNUMethodreceiver, name, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg, 1);
}


/*	Switch to the C stack (do *not* save the Smalltalk stack pointers;
	this is the caller's responsibility), and invoke interpret PDQ. */

	/* Cogit>>#genInvokeInterpretTrampoline */
static void
(*genInvokeInterpretTrampoline(void))(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	checkLiteralforInstruction(cReturnAddressAddress(), genoperandoperand(MoveAwR, cReturnAddressAddress(), LinkReg));
	checkLiteralforInstruction(((sqInt)(((usqInt)interpret))), genoperand(JumpFull, ((sqInt)(((usqInt)interpret)))));
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceInvokeInterpret", startAddress);
	return ((void (*)(void)) startAddress);
}


/*	The in-line cache for a send is implemented as a constant load into
	ClassReg. We always use a 32-bit load, even in 64-bits.
	
	In the initial (unlinked) state the in-line cache is notionally loaded
	with the selector.
	But since in 64-bits an arbitrary selector oop won't fit in a 32-bit
	constant load, we
	instead load the cache with the selector's index, either into the literal
	frame of the
	current method, or into the special selector array. Negative values are
	1-relative indices into the special selector array.
	
	When a send is linked, the load of the selector, or selector index, is
	overwritten with a
	load of the receiver's class, or class tag. Hence, the 64-bit VM is
	currently constrained
	to use class indices as cache tags. If out-of-line literals are used,
	distinct caches /must
	not/ share acche locations, for if they do, send cacheing will be confused
	by the sharing.
	Hence we use the MoveUniqueC32:R: instruction that will not share literal
	locations.  */

	/* Cogit>>#genLoadInlineCacheWithSelector: */
static NoDbgRegParms void
genLoadInlineCacheWithSelector(sqInt selectorIndex)
{
    AbstractInstruction *anInstruction;
    sqInt cacheValue;
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *literalInstruction;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;
    sqInt opcode;
    sqInt selector;

	assert((selectorIndex < 0
		? (((-selectorIndex) >= 1) && ((-selectorIndex) <= (numSpecialSelectors())))
		: ((selectorIndex >= 0) && (selectorIndex <= ((literalCountOf(methodObj)) - 1)))));
		if (selectorIndex < 0) {
		selector = specialSelector(-1 - selectorIndex);
	}
	else {
		selector = getLiteral(selectorIndex);
	}
	assert(addressCouldBeOop(selector));
	if (isNonImmediate(selector)) {
		setHasMovableLiteral(1);
	}
	if (isYoung(selector)) {
		setHasYoungReferent(1);
	}
	cacheValue = selector;
	/* begin MoveUniqueC32:R: */
	opcode = MoveCwR;
	/* begin gen:uniqueLiteral32:operand: */
	anInstruction = genoperandoperand(opcode, cacheValue, ClassReg);
	assert(usesOutOfLineLiteral(anInstruction));
	if (nextLiteralIndex >= literalsSize) {
		initialNumLiterals = literalsSize + 8;
		/* begin allocateLiterals: */
		if (initialNumLiterals > literalsSize) {
			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i = 0; i < nextLiteralIndex; i += 1) {
					existingInst = literalInstructionAt(i);
					newInst = (&(newLiterals[i]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
					existingInst = abstractInstructionAt(i);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeUniqueLiteral(litInst, cacheValue);
	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	literalInstruction = litInst;
	/* begin setLiteralSize: */
	(anInstruction->dependent = literalInstruction);
}

	/* Cogit>>#genReturnToInterpreterTrampoline */
static usqInt
genReturnToInterpreterTrampoline(void)
{
    AbstractInstruction *anInstruction;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	anInstruction = genoperandoperandoperand(MoveMwrR, FoxIFSavedIP, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(FoxIFSavedIP));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveRAw, TempReg, instructionPointerAddress()));
	genSmalltalkToCStackSwitch(0);
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	checkLiteralforInstruction(cReturnAddressAddress(), genoperandoperand(MoveAwR, cReturnAddressAddress(), LinkReg));
	checkLiteralforInstruction(((sqInt)(((usqInt)interpret))), genoperand(JumpFull, ((sqInt)(((usqInt)interpret)))));
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceReturnToInterpreterTrampoline", startAddress);
	return startAddress;
}


/*	If the client requires, then on an ARM-like RISC processor, the return
	address needs to
	be pushed to the stack so that the interpreter sees the same stack layout
	as on CISC.
 */

	/* Cogit>>#genSmalltalkToCStackSwitch: */
static NoDbgRegParms sqInt
genSmalltalkToCStackSwitch(sqInt pushLinkReg)
{
	if (pushLinkReg) {
		/* begin PushR: */
		genoperand(PushR, LinkReg);
	}
	genSaveStackPointers(backEnd);
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	return 0;
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:floatResult: */
static NoDbgRegParms usqInt
genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* begin emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:result:result: */
static NoDbgRegParms usqInt
genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* begin emptyRegisterMask */, 1, resultReg, resultReg2, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:floatArg:result: */
static NoDbgRegParms usqInt
genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* begin emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg:appendOpcodes: */
static NoDbgRegParms usqInt
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static NoDbgRegParms usqInt
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	/* begin assertValidDualZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	assertCoherentCodeAtdelta(backEnd, codeBase + cmNoCheckEntryOffset, codeToDataDelta);
#  endif

	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg:appendOpcodes: */
static NoDbgRegParms usqInt
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone, resultReg2OrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static NoDbgRegParms usqInt
genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	To return from a trampoline call we have to take the return address off
	the stack,
	iof it has been saved */

	/* Cogit>>#genTrampolineReturn: */
static NoDbgRegParms void
genTrampolineReturn(sqInt lnkRegWasPushed)
{
	if (lnkRegWasPushed) {
		/* begin PopR: */
		genoperand(PopR, PCReg);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
}


/*	<Integer> */

	/* Cogit>>#gen: */
static NoDbgRegParms AbstractInstruction *
gen(sqInt opcode)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand: */
static NoDbgRegParms AbstractInstruction *
genoperand(sqInt opcode, sqInt operand)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operand;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand: */
static NoDbgRegParms AbstractInstruction *
genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand:operand: */
static NoDbgRegParms AbstractInstruction *
genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	((abstractInstruction->operands))[2] = operandThree;
	return abstractInstruction;
}

	/* Cogit>>#getLiteral: */
static NoDbgRegParms sqInt
getLiteral(sqInt litIndex)
{
	if (maxLitIndex < litIndex) {
		maxLitIndex = litIndex;
	}
	return literalofMethod(litIndex, methodObj);
}


/*	Access for the literal manager. */

	/* Cogit>>#getOpcodeIndex */
static sqInt
getOpcodeIndex(void)
{
	return opcodeIndex;
}

	/* Cogit>>#incrementUsageOfTargetIfLinkedSend:mcpc:ignored: */
static NoDbgRegParms sqInt
incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	
	if (annotation >= IsSendCall) {
		assert(annotation != IsNSSendCall);
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmUsageCount)) < (CMMaxUsageCount / 2)) {
				((((CogMethod *) ((((usqInt)targetMethod1)) + codeToDataDelta)))->cmUsageCount = ((targetMethod1->cmUsageCount)) + 1);
			}
		}
	}
	return 0;
}

	/* Cogit>>#initializeCodeZoneFrom:upTo: */
void
initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;


	/* begin initializeBackend */
	(methodLabel->machineCodeSize = 0);
	(methodLabel->opcode = Label);
	((methodLabel->operands))[0] = 0;
	((methodLabel->operands))[1] = 0;
	assert((!((registerMaskFor(VarBaseReg)) & CallerSavedRegisterMask)));
	varBaseAddress = computeGoodVarBaseAddress();
	assert((stackLimitAddress()) >= varBaseAddress);
	assert((cStackPointerAddress()) >= varBaseAddress);
	assert((cFramePointerAddress()) >= varBaseAddress);
	assert((cReturnAddressAddress()) >= varBaseAddress);
	assert((nextProfileTickAddress()) >= varBaseAddress);
	/* begin allocateLiterals: */
	if (4 > literalsSize) {
		/* Must copy across state (not using realloc, cuz...) and
		   must also update existing instructions to refer to the new ones...
		   It's either this or modify all generation routines to be able to retry
		   with more literals after running out of literals. */
		newLiterals = calloc(4, sizeof(CogAbstractInstruction));
		if (!(literals == null)) {
			for (i = 0; i < nextLiteralIndex; i += 1) {
				existingInst = literalInstructionAt(i);
				newInst = (&(newLiterals[i]));
				cloneLiteralFrom(newInst, existingInst);
				assert(((existingInst->dependent)) == null);
				(existingInst->dependent = newInst);
			}
			for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
				existingInst = abstractInstructionAt(i);
				if ((((existingInst->dependent)) != null)
				 && (((((existingInst->dependent))->opcode)) == Literal)) {
					(existingInst->dependent = (((existingInst->dependent))->dependent));
				}
			}
		}
		free(literals);
		literals = newLiterals;
		literalsSize = 4;
	}
	/* begin resetLiterals */
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	sqMakeMemoryExecutableFromToCodeToDataDelta(startAddress, endAddress, 
#  if DUAL_MAPPED_CODE_ZONE
		(&codeToDataDelta)
#  else
		null
#  endif
		);
	codeBase = (methodZoneBase = startAddress);
	stopsFromto(backEnd, startAddress, endAddress - 1);
	/* begin manageFrom:to: */
	mzFreeStart = (baseAddress = methodZoneBase);
	youngReferrers = (limitAddress = endAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	assertValidDualZone();
	/* begin detectFeatures */
	genGetLeafCallStackPointers();
	generateStackPointerCapture();
	generateTrampolines();
	computeEntryOffsets();
	computeFullBlockEntryOffsets();
	generateClosedPICPrototype();
	alignMethodZoneBase();
	flushICacheFromto(backEnd, startAddress, ((usqInt)methodZoneBase));
	/* begin maybeFlushWritableZoneFrom:to: */
#  if DUAL_MAPPED_CODE_ZONE
	if (codeToDataDelta > 0) {
		flushDCacheFromto(backEnd, startAddress, ((usqInt)methodZoneBase));
	}
#  endif

	/* begin manageFrom:to: */
	mzFreeStart = (baseAddress = methodZoneBase);
	youngReferrers = (limitAddress = endAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	generateOpenPICPrototype();
}


/*	Answer a usage count that reflects likely long-term usage.
	Answer 1 for non-primitives or quick primitives (inst var accessors),
	2 for methods with interpreter primitives, and 3 for compiled primitives. */

	/* Cogit>>#initialMethodUsageCount */
static sqInt
initialMethodUsageCount(void)
{
	if ((primitiveIndex == 1)
	 || (isQuickPrimitiveIndex(primitiveIndex))) {
		return 1;
	}
	if (!(primitiveGeneratorOrNil())) {
		return 2;
	}
	return 3;
}


/*	Answer a usage count that reflects likely long-term usage. */

	/* Cogit>>#initialOpenPICUsageCount */
static int
initialOpenPICUsageCount(void)
{
	return CMMaxUsageCount - 1;
}

	/* Cogit>>#inverseBranchFor: */
static NoDbgRegParms sqInt
inverseBranchFor(sqInt opcode)
{
	switch (opcode) {
	case JumpLongZero:
		return JumpLongNonZero;

	case JumpLongNonZero:
		return JumpLongZero;

	case JumpZero:
		return JumpNonZero;

	case JumpNonZero:
		return JumpZero;

	case JumpNegative:
		return JumpNonNegative;

	case JumpNonNegative:
		return JumpNegative;

	case JumpOverflow:
		return JumpNoOverflow;

	case JumpNoOverflow:
		return JumpOverflow;

	case JumpCarry:
		return JumpNoCarry;

	case JumpNoCarry:
		return JumpCarry;

	case JumpLess:
		return JumpGreaterOrEqual;

	case JumpGreaterOrEqual:
		return JumpLess;

	case JumpGreater:
		return JumpLessOrEqual;

	case JumpLessOrEqual:
		return JumpGreater;

	case JumpBelow:
		return JumpAboveOrEqual;

	case JumpAboveOrEqual:
		return JumpBelow;

	case JumpAbove:
		return JumpBelowOrEqual;

	case JumpBelowOrEqual:
		return JumpAbove;

	default:
		error("Case not found and no otherwise clause");
	}
	error("invalid opcode for inverse");
	return 0;
}


/*	Useful for debugging. Marked <api> so the code generator won't delete it. */

	/* Cogit>>#isPCWithinMethodZone: */
static NoDbgRegParms int
isPCWithinMethodZone(void *address)
{
	return (((((usqInt)address)) >= methodZoneBase) && ((((usqInt)address)) <= (freeStart())));
}


/*	Answer if the instruction preceding retpc is a call instruction. */

	/* Cogit>>#isSendReturnPC: */
sqInt
isSendReturnPC(sqInt retpc)
{
    sqInt target;

	if (!(isCallPrecedingReturnPC(backEnd, retpc))) {
		return 0;
	}
	target = callTargetFromReturnAddress(backEnd, retpc);
	return (((target >= firstSend) && (target <= lastSend)))
	 || (((target >= methodZoneBase) && (target <= (freeStart()))));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPEqual: */
static NoDbgRegParms AbstractInstruction *
gJumpFPEqual(void *jumpTarget)
{
	return genoperand(JumpFPEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreaterOrEqual: */
static NoDbgRegParms AbstractInstruction *
gJumpFPGreaterOrEqual(void *jumpTarget)
{
	return genoperand(JumpFPGreaterOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreater: */
static NoDbgRegParms AbstractInstruction *
gJumpFPGreater(void *jumpTarget)
{
	return genoperand(JumpFPGreater, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLessOrEqual: */
static NoDbgRegParms AbstractInstruction *
gJumpFPLessOrEqual(void *jumpTarget)
{
	return genoperand(JumpFPLessOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLess: */
static NoDbgRegParms AbstractInstruction *
gJumpFPLess(void *jumpTarget)
{
	return genoperand(JumpFPLess, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPNotEqual: */
static NoDbgRegParms AbstractInstruction *
gJumpFPNotEqual(void *jumpTarget)
{
	return genoperand(JumpFPNotEqual, ((sqInt)jumpTarget));
}

	/* Cogit>>#LogicalShiftLeftCq:R: */
static NoDbgRegParms AbstractInstruction *
gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg)
{
	return genoperandoperand(LogicalShiftLeftCqR, quickConstant, reg);
}


/*	destReg := srcReg << quickConstant */

	/* Cogit>>#LogicalShiftLeftCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gLogicalShiftLeftCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(LogicalShiftLeftCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(LogicalShiftLeftCqR, quickConstant, destReg);
	return first;
}


/*	destReg := (unsigned)srcReg >> quickConstant */

	/* Cogit>>#LogicalShiftRightCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gLogicalShiftRightCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(LogicalShiftRightCqRR, quickConstant, srcReg, destReg);
	first = genoperandoperand(MoveRR, srcReg, destReg);
	genoperandoperand(LogicalShiftRightCqR, quickConstant, destReg);
	return first;
}

	/* Cogit>>#lastOpcode */
static AbstractInstruction *
lastOpcode(void)
{
	assert(opcodeIndex > 0);
	return abstractInstructionAt(opcodeIndex - 1);
}

	/* Cogit>>#linkSendAt:in:to:offset:receiver: */
void
linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver)
{
    sqInt extent;
    sqInt inlineCacheTag;

	assert((theEntryOffset == cmEntryOffset)
	 || (theEntryOffset == cmNoCheckEntryOffset));
	assert(((callSiteReturnAddress >= methodZoneBase) && (callSiteReturnAddress <= (freeStart()))));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	if (theEntryOffset == cmNoCheckEntryOffset) {
		/* no need to change selector cache tag */
		extent = rewriteCallAttarget(backEnd, callSiteReturnAddress, (((sqInt)targetMethod)) + cmNoCheckEntryOffset);
	}
	else {
		inlineCacheTag = inlineCacheTagForInstance(receiver);
		extent = rewriteInlineCacheAttagtarget(backEnd, callSiteReturnAddress, inlineCacheTag, (((sqInt)targetMethod)) + theEntryOffset);
	}
	flushICacheFromto(backEnd, (((usqInt)callSiteReturnAddress)) - extent, ((usqInt)callSiteReturnAddress));
}

	/* Cogit>>#loadBytesAndGetDescriptor */
static BytecodeDescriptor *
loadBytesAndGetDescriptor(void)
{
    BytecodeDescriptor *descriptor;

	byte0 = (fetchByteofObject(bytecodePC, methodObj)) + bytecodeSetOffset;
	descriptor = generatorAt(byte0);
	loadSubsequentBytesForDescriptorat(descriptor, bytecodePC);
	return descriptor;
}

	/* Cogit>>#loadSubsequentBytesForDescriptor:at: */
static NoDbgRegParms void
loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc)
{
	if (((descriptor->numBytes)) > 1) {
		byte1 = fetchByteofObject(pc + 1, methodObj);
		if (((descriptor->numBytes)) > 2) {
			byte2 = fetchByteofObject(pc + 2, methodObj);
			if (((descriptor->numBytes)) > 3) {
				byte3 = fetchByteofObject(pc + 3, methodObj);
				if (((descriptor->numBytes)) > 4) {
					notYetImplemented();
				}
			}
		}
	}
}

	/* Cogit>>#MoveCq:R: */
static NoDbgRegParms AbstractInstruction *
gMoveCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;


	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
}

	/* Cogit>>#MoveCw:R: */
static NoDbgRegParms AbstractInstruction *
gMoveCwR(sqInt wordConstant, sqInt reg)
{
	return checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, reg));
}

	/* Cogit>>#MoveMw:r:R: */
static NoDbgRegParms AbstractInstruction *
gMoveMwrR(sqInt offset, sqInt baseReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;


	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, baseReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	return anInstruction;
}

	/* Cogit>>#MovePerfCnt64R:R:L: */
static NoDbgRegParms AbstractInstruction *
gMovePerfCnt64RRL(sqInt destRegLo, sqInt destRegHi, sqInt liveRegisterMask)
{
	assert(0);
	return genoperandoperandoperand(MovePerfCnt64RRL, destRegLo, destRegHi, liveRegisterMask);
}


/*	Answer the address of the null byte at the end of the method map. */

	/* Cogit>>#mapEndFor: */
static NoDbgRegParms usqInt
mapEndFor(CogMethod *cogMethod)
{
    usqInt end;

	end = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while ((byteAt(end)) != MapEnd) {
		end -= 1;
		assert(end > (firstMappedPCFor(cogMethod)));
	}
	return end;
}


/*	Unlinking/GC/Disassembly support */
/*	most of the time arg is a CogMethod... */

	/* Cogit>>#mapFor:performUntil:arg: */
static NoDbgRegParms sqInt
mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, CogMethod *arg), CogMethod *arg)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	mcpc = 
	/* begin firstMappedPCFor: */
((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {
			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = functionSymbol(annotation, (((char *) mcpc)), arg);
			if (result != 0) {
				return result;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	Remap all object references in the closed PIC. Answer if any references
	are young.
	Set codeModified if any modifications are made. */

	/* Cogit>>#mapObjectReferencesInClosedPIC: */
static NoDbgRegParms sqInt
mapObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt pc;
    sqInt refersToYoung;


	/* first we check the potential method oop load at the beginning of the CPIC */
	pc = addressOfEndOfCaseinCPIC(1, cPIC);
	/* We find the end address of the cPICNumCases'th case and can then just step forward by the case size thereafter */
	refersToYoung = remapMaybeObjRefInClosedPICAt(pc - (jumpLongByteSize(backEnd)));
	/* Next we check the potential class ref in the compare instruction, and the potential method oop load for each case. */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (remapMaybeObjRefInClosedPICAt((pc - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd)))) {
			refersToYoung = 1;
		}
		pc += cPICCaseSize;
	}
	return refersToYoung;
}


/*	Update all references to objects in the generated runtime. */

	/* Cogit>>#mapObjectReferencesInGeneratedRuntime */
static void
mapObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    sqInt literal;
    sqInt mappedLiteral;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = longAt(mcpc);
		mappedLiteral = remapObject(literal);
		if (mappedLiteral != literal) {
			/* begin setCodeModified */
#      if DUAL_MAPPED_CODE_ZONE
			codeModified = 1;
#      else
			codeModified = 1;
#      endif

			/* begin storeLiteral:atAnnotatedAddress:using: */
			codeLongAtput(mcpc, mappedLiteral);
		}
	}
}


/*	Update all references to objects in machine code for a become.
	Unlike incrementalGC or fullGC a method that does not refer to young may
	refer to young as a result of the become operation. Unlike incrementalGC
	or fullGC the reference from a Cog method to its methodObject *must not*
	change since the two are two halves of the same object. */

	/* Cogit>>#mapObjectReferencesInMachineCodeForBecome */
static void
mapObjectReferencesInMachineCodeForBecome(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt remappedMethod;
    sqInt result;
    CogMethod *writableCogMethod;

	hasYoungObj = 0;
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	codeModified = (freedPIC = 0);
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		assert(!hasYoungObj);
		if (!(((cogMethod->cmType)) == CMFree)) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
			(writableCogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				if ((isYoung((cogMethod->selector)))
				 || (mapObjectReferencesInClosedPIC(cogMethod))) {
					freedPIC = 1;
					freeMethod(cogMethod);
				}
			}
			else {
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) >= CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					remappedMethod = remapOop((cogMethod->methodObject));
					if (remappedMethod != ((cogMethod->methodObject))) {
						if (methodHasCogMethod(remappedMethod)) {
							error("attempt to become two cogged methods");
						}
						if (!(withoutForwardingOnandwithsendToCogit((cogMethod->methodObject), remappedMethod, (cogMethod->cmUsesPenultimateLit), methodhasSameCodeAscheckPenultimate))) {
							error("attempt to become cogged method into different method");
						}
						if ((rawHeaderOf((cogMethod->methodObject))) == (((sqInt)cogMethod))) {
							rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
							(writableCogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(writableCogMethod->methodObject = remappedMethod);
							rawHeaderOfput(remappedMethod, ((sqInt)cogMethod));
						}
						else {
							assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
							(writableCogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(writableCogMethod->methodObject = remappedMethod);
						}
					}
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) >= CMMethod)
				 && (				/* begin cmIsFullBlock */
					(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {
						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, ((char *) mcpc), ((CogMethod *) hasYoungObjPtr));
						if (result != 0) {
							goto l1;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
						}
					}
					map -= 1;
				}
	l1:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					ensureInYoungReferrers(cogMethod);
					hasYoungObj = 0;
				}
				else {
					(cogMethod->cmRefersToYoung = 0);
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (freedPIC) {
		unlinkSendsToFree();
	}
	if (codeModified) {
		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
}


/*	Update all references to objects in machine code for a full gc. Since
	the current (New)ObjectMemory GC makes everything old in a full GC
	a method not referring to young will not refer to young afterwards */

	/* Cogit>>#mapObjectReferencesInMachineCodeForFullGC */
static void
mapObjectReferencesInMachineCodeForFullGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableCogMethod;

	codeModified = 0;
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
			(writableCogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(!((cogMethod->cmRefersToYoung)));
				mapObjectReferencesInClosedPIC(cogMethod);
			}
			else {
				if (((cogMethod->cmType)) >= CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(writableCogMethod->methodObject = remapOop((cogMethod->methodObject)));
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) >= CMMethod)
				 && (				/* begin cmIsFullBlock */
					(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {
						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, ((char *) mcpc), 0);
						if (result != 0) {
							goto l1;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
						}
					}
					map -= 1;
				}
	l1:	/* end mapFor:performUntil:arg: */;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (codeModified) {
		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)codeBase), freeStart());
	}
}


/*	Update all references to objects in machine code for either a Spur
	scavenging gc
	or a Squeak V3 incremental GC. Avoid scanning all code by using the
	youngReferrers list. In a young gc a method referring to young may no
	longer refer to young, but a
	method not referring to young cannot and will not refer to young
	afterwards.  */

	/* Cogit>>#mapObjectReferencesInMachineCodeForYoungGC */
static void
mapObjectReferencesInMachineCodeForYoungGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    usqInt pointer;
    sqInt result;
    CogMethod *writableCogMethod;
    sqInt zoneIsWritable;

	codeModified = (zoneIsWritable = (hasYoungObj = 0));
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	pointer = youngReferrers();
	while (pointer < limitAddress) {
		assert(!hasYoungObj);
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) == CMFree) {
			assert(!((cogMethod->cmRefersToYoung)));
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			if ((cogMethod->cmRefersToYoung)) {
				assert((isCMMethodEtAl(((CogBlockMethod *) cogMethod)))
				 || (isCMOpenPIC(((CogBlockMethod *) cogMethod))));
				if (!zoneIsWritable) {
					/* begin ensureWritableCodeZone */
#          if !DUAL_MAPPED_CODE_ZONE
#          endif

					zoneIsWritable = 1;
				}
				writableCogMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
				(writableCogMethod->selector = remapOop((cogMethod->selector)));
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) >= CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(writableCogMethod->methodObject = remapOop((cogMethod->methodObject)));
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) >= CMMethod)
				 && (				/* begin cmIsFullBlock */
					(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {
						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, ((char *) mcpc), ((void *)hasYoungObjPtr));
						if (result != 0) {
							goto l1;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
						}
					}
					map -= 1;
				}
	l1:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					hasYoungObj = 0;
				}
				else {
					(writableCogMethod->cmRefersToYoung = 0);
				}
			}
		}
		pointer += BytesPerWord;
	}
	pruneYoungReferrers();
	if (codeModified) {
		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Update all references to objects in machine code. */

	/* Cogit>>#mapObjectReferencesInMachineCode: */
void
mapObjectReferencesInMachineCode(sqInt gcMode)
{
	switch (gcMode) {
	case GCModeNewSpace:
		/* N.B. do *not* ensureWritableCodeZone for every scavenge. */
		mapObjectReferencesInMachineCodeForYoungGC();
		break;
	case GCModeFull:
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		mapObjectReferencesInMachineCodeForFullGC();
		break;
	case GCModeBecome:
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		mapObjectReferencesInMachineCodeForBecome();
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	mapPerMethodProfile();
	if (!(asserta((freeStart()) <= (youngReferrers())))) {
		error("youngReferrers list overflowed");
	}
}


/*	Mark objects in machine-code of marked methods (or open PICs with marked
	selectors). 
 */

	/* Cogit>>#markAndTraceMachineCodeOfMarkedMethods */
void
markAndTraceMachineCodeOfMarkedMethods(void)
{
    sqInt annotation;
    sqInt annotation1;
    CogMethod *cogMethod;
    usqInt map;
    usqInt map1;
    sqInt mapByte;
    sqInt mapByte1;
    sqInt mcpc;
    sqInt mcpc1;
    sqInt result;
    sqInt result1;

	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	codeModified = 0;
	markAndTraceObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) >= CMMethod)
		 && (isMarked((cogMethod->methodObject)))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((isCMMethodEtAl(((CogBlockMethod *) cogMethod)))
			 && (isMarked((cogMethod->methodObject))))
			 || ((isCMOpenPIC(((CogBlockMethod *) cogMethod)))
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkCountersIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralspcmethod(annotation, ((char *) mcpc), cogMethod);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((isImmediate((cogMethod->selector)))
		 || (isMarked((cogMethod->selector))))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((isCMMethodEtAl(((CogBlockMethod *) cogMethod)))
			 && (isMarked((cogMethod->methodObject))))
			 || ((isCMOpenPIC(((CogBlockMethod *) cogMethod)))
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkCountersIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc1 = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map1 = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte1 = byteAt(map1))) != MapEnd) {
				if (mapByte1 >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc1 += (mapByte1 & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation1 = ((usqInt)(mapByte1)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte1 = byteAt(map1 - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation1 += mapByte1 & DisplacementMask;
						map1 -= 1;
					}
					result1 = markLiteralspcmethod(annotation1, ((char *) mcpc1), cogMethod);
					if (result1 != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte1 < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc1 += (((sqInt)((usqInt)((mapByte1 - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map1 -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	if (codeModified) {
		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Mark and trace any object references in the generated run-time. */

	/* Cogit>>#markAndTraceObjectReferencesInGeneratedRuntime */
static void
markAndTraceObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    sqInt literal;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = longAt(mcpc);
		markAndTraceLiteralinatpc(literal, ((CogMethod *) null), ((usqInt)mcpc));
	}
}


/*	Mark and trace objects in the argument and free if it is appropriate.
	Answer if the method has been freed. firstVisit is a hint used to avoid
	scanning methods we've already seen. False positives are fine.
	For a CMMethod this
	frees if the bytecode method isnt marked,
	marks and traces object literals and selectors,
	unlinks sends to targets that should be freed.
	For a CMClosedPIC this
	frees if it refers to anything that should be freed or isn't marked.
	For a CMOpenPIC this
	frees if the selector isn't marked. */
/*	this recurses at most one level down */

	/* Cogit>>#markAndTraceOrFreeCogMethod:firstVisit: */
static NoDbgRegParms sqInt
markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (((cogMethod->cmType)) == CMFree) {
		return 1;
	}
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	if (((cogMethod->cmType)) >= CMMethod) {
		if (!(isMarked((cogMethod->methodObject)))) {
			/* begin ensureWritableCodeZone */
#      if !DUAL_MAPPED_CODE_ZONE
#      endif

			freeMethod(cogMethod);
			return 1;
		}
		if (firstVisit) {
			/* begin markLiteralsAndUnlinkUnmarkedSendsIn: */
			assert(isCMMethodEtAl(((CogBlockMethod *) cogMethod)));
			assert(isMarked((cogMethod->methodObject)));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			/* begin maybeMarkCountersIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralsAndUnlinkIfUnmarkedSendpcmethod(annotation, ((char *) mcpc), cogMethod);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (!(closedPICRefersToUnmarkedObject(cogMethod))) {
			return 0;
		}
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		freeMethod(cogMethod);
		return 1;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (isMarked((cogMethod->selector))) {
			return 0;
		}
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		freeMethod(cogMethod);
		return 1;
	}
	assert((isCMMethodEtAl(((CogBlockMethod *) cogMethod)))
	 || ((isCMClosedPIC(((CogBlockMethod *) cogMethod)))
	 || (isCMOpenPIC(((CogBlockMethod *) cogMethod)))));
	return 0;
}


/*	If entryPoint is that of some method, then mark and trace objects in it
	and free if it is appropriate.
	Answer if the method has been freed. */

	/* Cogit>>#markAndTraceOrFreePICTarget:in: */
static NoDbgRegParms sqInt
markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC)
{
    CogMethod *targetMethod;

	assert((entryPoint > methodZoneBase)
	 && (entryPoint < (freeStart())));
	if (	/* begin containsAddress: */
		((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
	 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
		return 0;
	}
	targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
	assert((isCMMethodEtAl(((CogBlockMethod *) targetMethod)))
	 || (isCMFree(((CogBlockMethod *) targetMethod))));
	return markAndTraceOrFreeCogMethodfirstVisit(targetMethod, (((usqInt)targetMethod)) > (((usqInt)cPIC)));
}


/*	Mark and trace literals. Unlink sends that have unmarked cache tags or
	targets. 
 */

	/* Cogit>>#markLiteralsAndUnlinkIfUnmarkedSend:pc:method: */
static NoDbgRegParms sqInt
markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt cacheTagMarked;
    sqInt entryPoint1;
    sqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	literal = 0;
	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		cacheTagMarked = tagCouldBeObj1;
		if (entryPoint1 > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
			if ((!cacheTagMarked)
			 || (markAndTraceOrFreeCogMethodfirstVisit(targetMethod1, (((usqInt)targetMethod1)) > (((usqInt)mcpc))))) {
				/* Either the cacheTag is unmarked (e.g. new class) or the target
				   has been freed (because it is unmarked), so unlink the send. */
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
				markAndTraceLiteralinat((targetMethod1->selector), targetMethod1, (&((targetMethod1->selector))));
			}
		}
		else {
			/* cacheTag is selector */
			if (markAndTraceCacheTagLiteralinatpc(cacheTag1, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
				codeModified = 1;
			}
		}
	}
	return 0;
}


/*	Mark and trace literals.
	Additionally in Newspeak, void push implicits that have unmarked classes. */

	/* Cogit>>#markLiterals:pc:method: */
static NoDbgRegParms sqInt
markLiteralspcmethod(sqInt annotation, char *mcpc, CogMethod *cogMethod)
{
    sqInt cacheTag1;
    sqInt entryPoint1;
    sqInt literal;
    sqInt tagCouldBeObj1;

	literal = 0;
	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, cogMethod, ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1
		 && (markAndTraceCacheTagLiteralinatpc(cacheTag1, cogMethod, ((usqInt)mcpc)))) {
			/* cacheTag is selector */
			codeModified = 1;
		}
	}
	return 0;
}

	/* Cogit>>#markMethodAndReferents: */
void
markMethodAndReferents(CogBlockMethod *aCogMethod)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *writableMethod;

	assert((isCMMethodEtAl(aCogMethod))
	 || (isCMBlock(aCogMethod)));
	cogMethod = (((aCogMethod->cmType)) >= CMMethod
		? ((CogMethod *) aCogMethod)
		: cmHomeMethod(aCogMethod));
	writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	(writableMethod->cmUsageCount = CMMaxUsageCount);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {
			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = incrementUsageOfTargetIfLinkedSendmcpcignored(annotation, ((char *) mcpc), 0);
			if (result != 0) {
				goto l1;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	l1:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#maxCogMethodAddress */
usqInt
maxCogMethodAddress(void)
{
	return ((usqInt)(limitZony()));
}

	/* Cogit>>#maximumDistanceFromCodeZone: */
static NoDbgRegParms sqInt
maximumDistanceFromCodeZone(sqInt anAddress)
{
	return (anAddress > codeBase
		? anAddress - codeBase
		: limitAddress - anAddress);
}


/*	If this is the Newspeak VM and the objectRepresentation supports pinning
	then allocate space for the implicit receiver caches on the heap. */

	/* Cogit>>#maybeAllocAndInitIRCs */
static sqInt
maybeAllocAndInitIRCs(void)
{
	return 1;
}


/*	Check that the header fields are consistent with the type.
	Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#maybeFreeCogMethodDoesntLookKosher: */
static NoDbgRegParms sqInt
maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod)
{
    sqInt result;

	result = cogMethodDoesntLookKosher(cogMethod);
	return (result == 2
		? 0
		: result);
}

	/* Cogit>>#mclassCouldBeContext */
static int
mclassCouldBeContext(void)
{
	if (receiverTags < 0) {
		receiverTags = receiverTagBitsForMethod(methodObj);
	}
	return ((receiverTags & ((1U << (numTagBits())))) != 0);
}

	/* Cogit>>#mclassIsSmallInteger */
static int
mclassIsSmallInteger(void)
{
	if (receiverTags < 0) {
		receiverTags = receiverTagBitsForMethod(methodObj);
	}
	return (receiverTags & 1);
}


/*	Answer the absolute machine code pc matching the zero-relative
	bytecode pc of a backward branch in cogMethod, given the start
	of the bytecodes for cogMethod's block or method object. */

	/* Cogit>>#mcPCForBackwardBranch:startBcpc:in: */
usqInt
mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc1;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);
	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(null, 0 + (((int)((usqInt)(HasBytecodePC) << 1))), ((char *) mcpc), startbcpc, ((void *)bcpc));
	if (result != 0) {
		return result;
	}
	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc1 = startbcpc;
	if (((cogMethod->cmType)) >= CMMethod) {
		isInBlock = 
		/* begin cmIsFullBlock */
(cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* If the method has a primitive, skip it and the error code store, if any;
		   Logically. these come before the stack check and so must be ignored. */
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		bcpc1 += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc1 == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}
		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc1 = startbcpc - (/* begin blockCreationBytecodeSizeForHeader: */
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
	? AltBlockCreationBytecodeSize
	: BlockCreationBytecodeSize));
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc1, -1, aMethodObj)
	: 0));
		bcpc1 = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc1 >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc1 >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj);
							targetPC = (bcpc1 + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
					}
					nextBcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj)
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc1 = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((				/* begin isBackwardBranch:at:exts:in: */
					assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj)) < 0));
				result = findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(descriptor, (isBackwardBranch
					? (((sqInt)((usqInt)(annotation) << 1))) + 1
					: ((sqInt)((usqInt)(annotation) << 1))), ((char *) mcpc), (isBackwardBranch
					? bcpc1 - (2 * nExts)
					: bcpc1), ((void *)bcpc));
				if (result != 0) {
					return result;
				}
				bcpc1 = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	For the purposes of become: see if the two methods are similar, i.e. can
	be safely becommed.
	This is pretty strict. All literals and bytecodes must be identical. Only
	trailer bytes and header
	flags can differ. */

	/* Cogit>>#method:hasSameCodeAs:checkPenultimate: */
static NoDbgRegParms sqInt
methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral)
{
    sqInt bi;
    sqInt endPCA;
    sqInt headerA;
    sqInt headerB;
    sqInt li;
    sqInt numLitsA;

	headerA = methodHeaderOf(methodA);
	headerB = methodHeaderOf(methodB);
	numLitsA = literalCountOfMethodHeader(headerA);
	endPCA = endPCOf(methodA);
	if (((argumentCountOfMethodHeader(headerA)) != (argumentCountOfMethodHeader(headerB)))
	 || (((temporaryCountOfMethodHeader(headerA)) != (temporaryCountOfMethodHeader(headerB)))
	 || (((primitiveIndexOfMethodheader(methodA, headerA)) != (primitiveIndexOfMethodheader(methodB, headerB)))
	 || ((numLitsA != (literalCountOfMethodHeader(headerB)))
	 || (endPCA > (numBytesOf(methodB))))))) {
		return 0;
	}
	for (li = 1; li < numLitsA; li += 1) {
		if ((fetchPointerofObject(li, methodA)) != (fetchPointerofObject(li, methodB))) {
			if ((li < (numLitsA - 1))
			 || (comparePenultimateLiteral)) {
				return 0;
			}
		}
	}
	for (bi = (startPCOfMethodHeader(headerA)); bi <= endPCA; bi += 1) {
		if ((fetchByteofObject(bi, methodA)) != (fetchByteofObject(bi, methodB))) {
			return 0;
		}
	}
	return 1;
}

	/* Cogit>>#mnuOffset */
sqInt
mnuOffset(void)
{
	return missOffset;
}

	/* Cogit>>#NativePopR: */
static NoDbgRegParms AbstractInstruction *
gNativePopR(sqInt reg)
{
	return genoperand(PopR, reg);
}

	/* Cogit>>#NativePushR: */
static NoDbgRegParms AbstractInstruction *
gNativePushR(sqInt reg)
{
	return genoperand(PushR, reg);
}

	/* Cogit>>#NativeRetN: */
static NoDbgRegParms AbstractInstruction *
gNativeRetN(sqInt offset)
{
	return genoperand(RetN, offset);
}

	/* Cogit>>#needsFrameIfImmutability: */
static NoDbgRegParms sqInt
needsFrameIfImmutability(sqInt stackDelta)
{
	return IMMUTABILITY;
}

	/* Cogit>>#needsFrameIfInBlock: */
static NoDbgRegParms int
needsFrameIfInBlock(sqInt stackDelta)
{
	return inBlock > 0;
}

	/* Cogit>>#needsFrameNever: */
static NoDbgRegParms sqInt
needsFrameNever(sqInt stackDelta)
{
	return 0;
}

	/* Cogit>>#noAssertMethodClassAssociationOf: */
static NoDbgRegParms sqInt
noAssertMethodClassAssociationOf(sqInt methodPointer)
{
	return literalofMethod((literalCountOfMethodHeader(noAssertHeaderOf(methodPointer))) - 1, methodPointer);
}


/*	Check that no method is maximally marked. A maximal mark is an indication
	the method has been scanned to increase the usage count of its referent
	methods.  */

	/* Cogit>>#noCogMethodsMaximallyMarked */
static sqInt
noCogMethodsMaximallyMarked(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((!(((cogMethod->cmType)) == CMFree))
		 && (((cogMethod->cmUsageCount)) == CMMaxUsageCount)) {
			return 0;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}


/*	Answer if all targets in the PIC are in-use methods. */

	/* Cogit>>#noTargetsFreeInClosedPIC: */
static NoDbgRegParms int
noTargetsFreeInClosedPIC(CogMethod *cPIC)
{
	return !(cPICHasFreedTargets(cPIC));
}

	/* Cogit>>#OrCq:R:R: */
static NoDbgRegParms AbstractInstruction *
gOrCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;


	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(OrCqRR, quickConstant, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return anInstruction;
	if (srcReg == destReg) {
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(OrCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant));
		}
		return anInstruction1;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(OrCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return first;
}


/*	Store the generated machine code, answering the last address */

	/* Cogit>>#outputInstructionsAt: */
static NoDbgRegParms sqInt
outputInstructionsAt(sqInt startAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt j;


	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	absoluteAddress = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		maybeBreakGeneratingInstructionWithIndex(i);
		abstractInstruction = abstractInstructionAt(i);
		assert(((abstractInstruction->address)) == absoluteAddress);
		/* begin outputMachineCodeAt: */
		for (j = 0; j < ((abstractInstruction->machineCodeSize)); j += 4) {
			longAtput(absoluteAddress + j, ((abstractInstruction->machineCode))[j / 4]);
		}
		absoluteAddress += (abstractInstruction->machineCodeSize);
	}
	return absoluteAddress;
}


/*	Output instructions generated for one of the generated run-time routines,
	a trampoline, etc
 */

	/* Cogit>>#outputInstructionsForGeneratedRuntimeAt: */
static NoDbgRegParms sqInt
outputInstructionsForGeneratedRuntimeAt(sqInt startAddress)
{
    sqInt endAddress;
    sqInt size;

	computeMaximumSizes();
	(methodLabel->address = startAddress);
	size = generateInstructionsAt(startAddress);
	endAddress = outputInstructionsAt(startAddress);
	assert((startAddress + size) == endAddress);
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	return startAddress;
}


/*	Code entry closed PIC full or miss to an instance of a young class or to a
	young target method.
	Attempt to patch the send site to an open PIC. Answer if the attempt
	succeeded; in fact it will
	only return if the attempt failed.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */

	/* Cogit>>#patchToOpenPICFor:numArgs:receiver: */
sqInt
patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver)
{
    sqInt extent;
    CogMethod *oPIC;
    sqInt outerReturn;


	/* See if an Open PIC is already available. */
	outerReturn = stackTop();
	oPIC = openPICWithSelector(selector);
	if (!oPIC) {
		/* otherwise attempt to create an Open PIC. */
		oPIC = cogOpenPICSelectornumArgs(selector, numArgs);
		if ((((((sqInt)oPIC)) >= MaxNegativeErrorCode) && ((((sqInt)oPIC)) <= -1))) {
			/* For some reason the PIC couldn't be generated, most likely a lack of code memory. */
			if ((((sqInt)oPIC)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			return 0;
		}
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	extent = rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorin(backEnd, selector, mframeHomeMethodExport()), (((sqInt)oPIC)) + cmEntryOffset);
	flushICacheFromto(backEnd, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	flushICacheFromto(backEnd, ((usqInt)oPIC), (((usqInt)oPIC)) + openPICSize);
	executeCogMethodfromLinkedSendWithReceiver(oPIC, receiver);
	return 1;
}


/*	This value is used to decide between MNU processing
	or interpretation in the closed PIC aborts. */

	/* Cogit>>#picAbortDiscriminatorValue */
static sqInt
picAbortDiscriminatorValue(void)
{
	return 0;
}


/*	Answer the start of the abort sequence for invoking the interpreter in a
	closed PIC.
 */

	/* Cogit>>#picInterpretAbortOffset */
static sqInt
picInterpretAbortOffset(void)
{
	return (interpretOffset()) - ((pushLinkRegisterByteSize(backEnd)) + (callInstructionByteSize(backEnd)));
}


/*	useful for debugging */

	/* Cogit>>#printCogMethodFor: */
void
printCogMethodFor(void *address)
{
    CogMethod *cogMethod;

	cogMethod = methodFor(address);
	if (cogMethod == null) {
		if ((codeEntryFor(address)) == null) {
			print("not a method");
			cr();
		}
		else {
			print("trampoline ");
			print(codeEntryNameFor(address));
			cr();
		}
	}
	else {
		printCogMethod(cogMethod);
	}
}


/*	useful for debugging */

	/* Cogit>>#printTrampolineTable */
void
printTrampolineTable(void)
{
    sqInt i;

	for (i = 0; i < trampolineTableIndex; i += 2) {
		fprintf(getTranscript(),
				"%p: %s\n",
				((void *)(trampolineAddresses[i + 1])),
				((char *)(trampolineAddresses[i])));
	}
}

	/* Cogit>>#processorHasDivQuoRemAndMClassIsSmallInteger */
static sqInt
processorHasDivQuoRemAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#processorHasMultiplyAndMClassIsSmallInteger */
static sqInt
processorHasMultiplyAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#recordGeneratedRunTime:address: */
static NoDbgRegParms void
recordGeneratedRunTimeaddress(char *aString, sqInt address)
{
	assert((trampolineTableIndex + 2) <= (NumTrampolines * 2));
	trampolineAddresses[trampolineTableIndex] = aString;
	trampolineAddresses[trampolineTableIndex + 1] = (((char *) address));
	/* self printTrampolineTable */
	trampolineTableIndex += 2;
}


/*	This one for C support code. */

	/* Cogit>>#recordPrimTraceFunc */
int
recordPrimTraceFunc(void)
{
	return recordPrimTrace();
}

	/* Cogit>>#recordRunTimeObjectReferences */
static void
recordRunTimeObjectReferences(void)
{
    sqInt i;
    AbstractInstruction *instruction;

	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		if (((instruction->annotation)) == IsObjectReference) {
			assert(runtimeObjectRefIndex < NumObjRefsInRuntime);
			assert(!hasYoungReferent);
			if (hasYoungReferent) {
				error("attempt to generate run-time routine containing young object reference.  Cannot initialize Cogit run-time.");
			}
			objectReferencesInRuntime[runtimeObjectRefIndex] = (((usqInt)(/* begin mapEntryAddress */
	(((instruction->opcode)) == Literal
	? (instruction->address)
	: ((instruction->address)) + ((instruction->machineCodeSize))))));
			runtimeObjectRefIndex += 1;
		}
	}
}


/*	N.B. (self registerMaskFor: NoReg) = 0 */

	/* Cogit>>#registerMaskFor: */
static NoDbgRegParms sqInt
registerMaskFor(sqInt reg)
{
	return ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
}

	/* Cogit>>#registerMaskFor:and: */
static NoDbgRegParms sqInt
registerMaskForand(sqInt reg1, sqInt reg2)
{
	return (1U << reg1) | (1U << reg2);
}

	/* Cogit>>#relocateCallsAndSelfReferencesInMethod: */
static NoDbgRegParms void
relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod)
{
    sqInt annotation;
    sqInt callDelta;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqLong refDelta;
    sqInt result;

	refDelta = (cogMethod->objectHeader);
	callDelta = refDelta;
	assert((isCMMethodEtAl(((CogBlockMethod *) cogMethod)))
	 || (isCMOpenPIC(((CogBlockMethod *) cogMethod))));
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cogMethod)) + missOffset)) == ((isCMMethodEtAl(((CogBlockMethod *) cogMethod))
		? methodAbortTrampolineFor((cogMethod->cmNumArgs))
		: picAbortTrampolineFor((cogMethod->cmNumArgs)))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cogMethod)) + missOffset, -callDelta);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((((cogMethod->cmType)) >= CMMethod)
	 && (	/* begin cmIsFullBlock */
		(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {
			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = relocateIfCallOrMethodReferencemcpcdelta(annotation, ((char *) mcpc), ((void *)refDelta));
			if (result != 0) {
				goto l1;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	l1:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#relocateCallsInClosedPIC: */
static NoDbgRegParms void
relocateCallsInClosedPIC(CogMethod *cPIC)
{
    sqInt callDelta;
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqLong refDelta;
    CogMethod *targetMethod;

	refDelta = (cPIC->objectHeader);
	callDelta = refDelta;
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cPIC)) + missOffset)) == (picAbortTrampolineFor((cPIC->cmNumArgs))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cPIC)) + missOffset, -callDelta);
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		entryPoint = (jumpLongTargetBeforeFollowingAddress(backEnd, pc));
		if (		/* begin containsAddress: */
			((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
			/* Interpret/MNU */
		}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(isCMMethodEtAl(((CogBlockMethod *) targetMethod)));
			if (i == 1) {
				relocateJumpLongBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
			else {
				relocateJumpLongConditionalBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
		}
	}
	assert(((cPIC->cPICNumCases)) > 0);
	relocateMethodReferenceBeforeAddressby(backEnd, (addressOfEndOfCaseinCPIC(2, cPIC)) + (loadPICLiteralByteSize(backEnd)), refDelta);
	relocateJumpLongBeforeFollowingAddressby(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, -callDelta);
}


/*	To placate the C static type system... */

	/* Cogit>>#relocateIfCallOrMethodReference:mcpc:delta: */
static NoDbgRegParms sqInt
relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, CogMethod *refDeltaArg)
{
    sqInt callDelta;
    sqInt entryPoint;
    sqInt offset1;
    sqInt refDelta;
    sqInt *sendTable1;
    CogMethod *targetMethod;
    sqInt unlinkedRoutine;

	refDelta = ((sqInt) refDeltaArg);
	callDelta = refDelta;
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {
			/* send is not linked; just relocate */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
			return 0;
		}
		/* begin offsetAndSendTableFor:annotation:into: */
		if (annotation == IsSendCall) {
			offset1 = cmEntryOffset;
			sendTable1 = ordinarySendTrampolines;
		}
		else {
			if (annotation == IsDirectedSuperSend) {
				offset1 = cmNoCheckEntryOffset;
				sendTable1 = directedSuperSendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperBindingSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperBindingSendTrampolines;
				}
				else {
										assert(annotation == IsSuperSend);
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = superSendTrampolines;
;
				}
			}
		}
		targetMethod = ((CogMethod *) (entryPoint - offset1));
		if (!(((targetMethod->cmType)) == CMFree)) {
			/* send target not freed; just relocate. */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -(callDelta - ((targetMethod->objectHeader))));
			restorePICUsageCount(targetMethod);
			return 0;
		}
		unlinkedRoutine = sendTable1[((((targetMethod->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod->cmNumArgs)) : (NumSendTrampolines - 1))];
		unlinkedRoutine -= callDelta;
		rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod->selector), enumeratingCogMethod), unlinkedRoutine);
		return 0;
	}
	if (annotation == IsRelativeCall) {
		relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
		return 0;
	}
	if (annotation == IsAbsPCReference) {
		relocateMethodReferenceBeforeAddressby(backEnd, ((sqInt)mcpc), refDelta);
	}
	return 0;
}


/*	to placate the C static type system... */

	/* Cogit>>#remapIfObjectRef:pc:hasYoung: */
static NoDbgRegParms sqInt
remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, CogMethod *hasYoungPtr)
{
    sqInt cacheTag1;
    sqInt entryPoint1;
    sqInt literal;
    sqInt mappedCacheTag;
    sqInt mappedLiteral;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = longAt(((usqInt)mcpc));
		if (couldBeObject(literal)) {
			mappedLiteral = remapObject(literal);
			if (literal != mappedLiteral) {
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				/* begin storeLiteral:atAnnotatedAddress:using: */
				codeLongAtput(((usqInt)mcpc), mappedLiteral);
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedLiteral))) {
				(*((sqInt *) hasYoungPtr) = 1);
			}
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))));
		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1
		 && (couldBeObject(cacheTag1))) {
			mappedCacheTag = remapObject(cacheTag1);
			if (cacheTag1 != mappedCacheTag) {
				/* begin setCodeModified */
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				/* begin rewriteInlineCacheTag:at: */
				longAtput(pcRelativeAddressAt(((AbstractInstruction *) backEnd), (((usqInt)mcpc)) - 8), mappedCacheTag);
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedCacheTag))) {
				(*((sqInt *) hasYoungPtr) = 1);
			}
		}
		if (hasYoungPtr != 0) {
			/* Since the unlinking routines may rewrite the cacheTag to the send's selector, and
			   since they don't have the cogMethod to hand and can't add it to youngReferrers,
			   the method must remain in youngReferrers if the targetMethod's selector is young. */
			if (entryPoint1 > methodZoneBase) {
				/* It's a linked send. */
				/* begin targetMethodAndSendTableFor:annotation:into: */
				if (annotation == IsSendCall) {
					offset1 = cmEntryOffset;
					sendTable1 = ordinarySendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperSendTrampolines;
					}
					else {
						if (annotation == IsDirectedSuperBindingSend) {
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = directedSuperBindingSendTrampolines;
						}
						else {
														assert(annotation == IsSuperSend);
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = superSendTrampolines;
;
						}
					}
				}
				targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
				if (isYoung((targetMethod1->selector))) {
					(*((sqInt *) hasYoungPtr) = 1);
				}
			}
		}
	}
	return 0;
}


/*	Remap a potential object reference from a closed PIC.
	This may be an object reference, an inline cache tag or null.
	Answer if the updated literal is young.
	mcpc is the address of the next instruction following either
	the load of the method literal or the compare of the class tag. */

	/* Cogit>>#remapMaybeObjRefInClosedPICAt: */
static NoDbgRegParms sqInt
remapMaybeObjRefInClosedPICAt(sqInt mcpc)
{
    sqInt object;
    sqInt subject;

	object = literalBeforeFollowingAddress(backEnd, mcpc);
	if (!(couldBeObject(object))) {
		return 0;
	}
	subject = remapOop(object);
	if (object != subject) {
		/* begin setCodeModified */
#    if DUAL_MAPPED_CODE_ZONE
		codeModified = 1;
#    else
		codeModified = 1;
#    endif

		storeLiteralbeforeFollowingAddress(backEnd, subject, mcpc);
	}
	return isYoungObject(subject);
}


/*	Rewrite the three values involved in a CPIC case. Used by the initialize &
	extend CPICs.
	c.f. expectedClosedPICPrototype: */
/*	write the obj ref/operand via the second ldr */

	/* Cogit>>#rewriteCPICCaseAt:tag:objRef:target: */
static NoDbgRegParms void
rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget)
{
    sqInt classTagPC;
    sqInt methodObjPC;

	methodObjPC = (followingAddress - (jumpLongConditionalByteSize(backEnd))) - (cmpC32RTempByteSize(backEnd));
	storeLiteralbeforeFollowingAddress(backEnd, newObjRef, methodObjPC);
	/* rewite the tag via the first ldr */
	classTagPC = followingAddress - (jumpLongConditionalByteSize(backEnd));
	/* begin storeLiteral32:beforeFollowingAddress: */
	storeLiteralbeforeFollowingAddress(((AbstractInstruction *) backEnd), newTag, classTagPC);
	rewriteConditionalJumpLongAttarget(backEnd, followingAddress, newTarget);
}


/*	destReg := fromReg - subReg */

	/* Cogit>>#SubR:R:R: */
static NoDbgRegParms AbstractInstruction *
gSubRRR(sqInt subReg, sqInt fromReg, sqInt destReg)
{
    AbstractInstruction *first;

	return genoperandoperandoperand(SubRRR, subReg, fromReg, destReg);
	assert(subReg != destReg);
	first = genoperandoperand(MoveRR, fromReg, destReg);
	genoperandoperand(SubRR, subReg, destReg);
	return first;
}


/*	Answer the number of clean blocks found in the literal frame */

	/* Cogit>>#scanForCleanBlocks */
static sqInt
scanForCleanBlocks(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt numCleanBlocks;
    sqInt startPCOrNil;

	numCleanBlocks = 0;
	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			numCleanBlocks += 1;
		}
	}
	return numCleanBlocks;
}


/*	If a method is compiled to machine code via a block entry it won't have a
	selector. A subsequent send can find the method and hence fill in the
	selector. 
 */
/*	self disassembleMethod: cogMethod */

	/* Cogit>>#setSelectorOf:to: */
void
setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop)
{
	compilationBreakpointisMNUCase(aSelectorOop, 0);
	assert(isCMMethodEtAl(((CogBlockMethod *) cogMethod)));
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->selector = aSelectorOop);
	if (isYoung(aSelectorOop)) {
		ensureInYoungReferrers(cogMethod);
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}

	/* Cogit>>#spanForCleanBlockStartingAt: */
static NoDbgRegParms sqInt
spanForCleanBlockStartingAt(sqInt startPC)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt pc;

	pc = startPC;
	end = numBytesOf(methodObj);
	while (pc <= end) {
		/* begin generatorForPC: */
		descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
		pc += (descriptor->numBytes);
		if ((descriptor->isReturn)) {
			return pc - startPC;
		}
	}
	error("couldn't locate end of clean block");
	return 0;
}

	/* Cogit>>#stackCheckOffsetOfBlockAt:isMcpc: */
static NoDbgRegParms usqInt
stackCheckOffsetOfBlockAtisMcpc(sqInt blockEntryMcpc, sqInt mcpc)
{
    CogBlockMethod *cogBlockMethod;

	cogBlockMethod = ((CogBlockMethod *) (blockEntryMcpc - (sizeof(CogBlockMethod))));
	if (((((sqInt)cogBlockMethod)) + ((cogBlockMethod->stackCheckOffset))) == mcpc) {
		return ((usqInt)cogBlockMethod);
	}
	return 0;
}


/*	Answer a fake value for the method oop in other than the first case in the
	PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address.
 */

	/* Cogit>>#subsequentPrototypeMethodOop */
static sqInt
subsequentPrototypeMethodOop(void)
{
	return (	/* begin addressIsInCurrentCompilation: */
		((((usqInt)0xBADA550)) >= ((methodLabel->address)))
	 && ((((usqInt)0xBADA550)) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))))
		? 0xDEADEAD
		: 0xBADA550);
}

	/* Cogit>>#traceLinkedSendOffset */
sqInt
traceLinkedSendOffset(void)
{
	return (cmNoCheckEntryOffset + (callFullInstructionByteSize(backEnd))) + (pushLinkRegisterByteSize(backEnd));
}

	/* Cogit>>#trampolineName:numArgs: */
static NoDbgRegParms char *
trampolineNamenumArgs(char *routinePrefix, sqInt numArgs)
{
    char *theString;


	/* begin trampolineName:numArgs:limit: */
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= (NumSendTrampolines - 2)
		? '0' + numArgs
		: 'N'));
	return theString;
}


/*	Malloc a string with the contents for the trampoline table */

	/* Cogit>>#trampolineName:numArgs:limit: */
static NoDbgRegParms char *
trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit)
{
    char *theString;

	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#trampolineName:numRegArgs: */
static NoDbgRegParms char *
trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs)
{
    sqInt argsLimit;
    char *theString;

	argsLimit = numRegArgs();
	/* begin trampolineName:numArgs:limit: */
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#unflagBecomeFlaggedMethods */
void
unflagBecomeFlaggedMethods(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethodFlaggedForBecome) {
			((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmType = CMMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* Cogit>>#unknownBytecode */
static int
unknownBytecode(void)
{
	return EncounteredUnknownBytecode;
}


/*	Unlink all sends in cog methods. */

	/* Cogit>>#unlinkAllSends */
void
unlinkAllSends(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	cogMethod = ((CogMethod *) methodZoneBase);
	voidOpenPICList();
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcignored(annotation, ((char *) mcpc), 0);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (!(((cogMethod->cmType)) == CMFree)) {
				freeMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
}


/*	To placate the C static type system... */

	/* Cogit>>#unlinkIfFreeOrLinkedSend:pc:of: */
static NoDbgRegParms sqInt
unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, CogMethod *theSelector)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if ((((targetMethod1->cmType)) == CMFree)
			 || (((targetMethod1->selector)) == (((sqInt) theSelector)))) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfInvalidClassSend:pc:ignored: */
static NoDbgRegParms sqInt
unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send, but maybe a super send or linked to an OpenPIC, in which case the cache tag will be a selector.... */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!((				/* begin annotationIsForUncheckedEntryPoint: */
					(annotation == IsSuperSend)
				 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))))
				 || (((targetMethod1->cmType)) == CMOpenPIC))) {
				if (!(isValidClassTag(longAt(pcRelativeAddressAt(backEnd, ((usqInt)((((sqInt)mcpc)) - 8))))))) {
					/* begin unlinkSendAt:targetMethod:sendTable: */
					unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#          if DUAL_MAPPED_CODE_ZONE
					codeModified = 1;
#          else
					codeModified = 1;
#          endif

					rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
				}
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSendToFree:pc:ignored: */
static NoDbgRegParms sqInt
unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMFree) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}


/*	To placate the C static type system... */

	/* Cogit>>#unlinkIfLinkedSend:pc:if: */
static NoDbgRegParms sqInt
unlinkIfLinkedSendpcif(sqInt annotation, char *mcpc, CogMethod *criterionArg)
{
    sqInt (*criterion)(CogMethod *);
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	criterion = ((void *)criterionArg);
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (criterion(targetMethod1)) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:ignored: */
static NoDbgRegParms sqInt
unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			/* begin unlinkSendAt:targetMethod:sendTable: */
			unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#      if DUAL_MAPPED_CODE_ZONE
			codeModified = 1;
#      else
			codeModified = 1;
#      endif

			rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:to: */
static NoDbgRegParms sqInt
unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, CogMethod *theCogMethod)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {
			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
												assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (targetMethod1 == theCogMethod) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
#        if DUAL_MAPPED_CODE_ZONE
				codeModified = 1;
#        else
				codeModified = 1;
#        endif

				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorin(backEnd, (targetMethod1->selector), enumeratingCogMethod), unlinkedRoutine);
			}
		}
	}
	return 0;
}


/*	Unlink all sends in cog methods whose class tag is that of a forwarded
	class. 
 */

	/* Cogit>>#unlinkSendsLinkedForInvalidClasses */
void
unlinkSendsLinkedForInvalidClasses(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	codeModified = (freedPIC = 0);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfInvalidClassSendpcignored(annotation, ((char *) mcpc), 0);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasForwardedClass(cogMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {
			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
}


/*	Unlink all sends in cog methods. Free all Closed PICs with the selector,
	or with an MNU case if isMNUSelector. First check if any method actually
	has the selector; if not there can't be any linked send to it. This
	routine (including descendents) is performance critical. It contributes
	perhaps 30% of entire execution time in Compiler recompileAll. */

	/* Cogit>>#unlinkSendsOf:isMNUSelector: */
void
unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt mustScanAndUnlink;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	mustScanAndUnlink = 0;
	if (isMNUSelector) {
		while (cogMethod < (limitZony())) {
			if (!(((cogMethod->cmType)) == CMFree)) {
				if (				/* begin cpicHasMNUCase */
					((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				 && (((cogMethod->cmType)) == CMClosedPIC)) {
					assert(isCMClosedPIC(((CogBlockMethod *) cogMethod)));
					freeMethod(cogMethod);
					mustScanAndUnlink = 1;
				}
				else {
					if (((cogMethod->selector)) == selector) {
						mustScanAndUnlink = 1;
						if (((cogMethod->cmType)) == CMClosedPIC) {
							freeMethod(cogMethod);
						}
					}
				}
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	else {
		while (cogMethod < (limitZony())) {
			if ((!(((cogMethod->cmType)) == CMFree))
			 && (((cogMethod->selector)) == selector)) {
				mustScanAndUnlink = 1;
				if (((cogMethod->cmType)) == CMClosedPIC) {
					freeMethod(cogMethod);
				}
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	if (!mustScanAndUnlink) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfFreeOrLinkedSendpcof(annotation, ((char *) mcpc), ((CogMethod *) selector));
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {
		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Unlink all sends in cog methods to free methods and/or pics. */

	/* Cogit>>#unlinkSendsToFree */
static void
unlinkSendsToFree(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendToFreepcignored(annotation, ((char *) mcpc), 0);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(noTargetsFreeInClosedPIC(cogMethod));
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {
		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
	}
}


/*	Unlink all sends in cog methods to methods with a machine code
	primitive, and free machine code primitive methods if freeIfTrue.
	To avoid having to scan PICs, free any and all PICs */

	/* Cogit>>#unlinkSendsToMethodsSuchThat:AndFreeIf: */
void
unlinkSendsToMethodsSuchThatAndFreeIf(sqInt (*criterion)(CogMethod *), sqInt freeIfTrue)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedSomething;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!methodZoneBase) {
		return;
	}
	codeModified = (freedSomething = 0);
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			if (freeIfTrue
			 && (criterion(cogMethod))) {
				freeMethod(cogMethod);
				freedSomething = 1;
			}
			else {
				/* begin mapFor:performUntil:arg: */
				mcpc = ((((cogMethod->cmType)) >= CMMethod)
				 && (				/* begin cmIsFullBlock */
					(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {
						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
						if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = unlinkIfLinkedSendpcif(annotation, ((char *) mcpc), ((CogMethod *) criterion));
						if (result != 0) {
							goto l1;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
						}
					}
					map -= 1;
				}
	l1:	/* end mapFor:performUntil:arg: */;
			}
		}
		else {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				freeMethod(cogMethod);
				freedSomething = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedSomething) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {
			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Unlink all sends in cog methods to a particular target method.
	If targetMethodObject isn't actually a method (perhaps being
	used via invokeAsMethod) then there's nothing to do. */

	/* Cogit>>#unlinkSendsTo:andFreeIf: */
void
unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *targetMethod;

	if (!((isOopCompiledMethod(targetMethodObject))
		 && (methodHasCogMethod(targetMethodObject)))) {
		return;
	}
	targetMethod = cogMethodOf(targetMethodObject);
	if (!methodZoneBase) {
		return;
	}
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	codeModified = (freedPIC = 0);
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((((cogMethod->cmType)) >= CMMethod)
			 && (			/* begin cmIsFullBlock */
				(cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {
					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
					if ((((annotation = ((usqInt)(mapByte)) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcto(annotation, ((char *) mcpc), targetMethod);
					if (result != 0) {
						goto l1;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
					}
				}
				map -= 1;
			}
	l1:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasTarget(cogMethod, targetMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freeIfTrue) {
		freeMethod(targetMethod);
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {
			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(backEnd, ((usqInt)methodZoneBase), freeStart());
		}
	}
	/* begin ensureExecutableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}

	/* Cogit>>#voidCogCompiledCode */
void
voidCogCompiledCode(void)
{
    CogMethod *cogMethod;


	/* begin clearCogCompiledCode */
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) >= CMMethod) {
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	/* begin manageFrom:to: */
	mzFreeStart = (baseAddress);
	youngReferrers = (limitAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
#  if !DUAL_MAPPED_CODE_ZONE
#  endif
}


/*	Access for the object representations when they need to prepend code to
	trampolines. 
 */
/*	Eliminate stale dependent info. */

	/* Cogit>>#zeroOpcodeIndex */
static void
zeroOpcodeIndex(void)
{
    sqInt i;

	for (i = 0; i < opcodeIndex; i += 1) {
		((abstractOpcodes[i]).dependent = null);
	}
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
}

	/* CogMethod>>#counters */
static NoDbgRegParms sqInt
counters(CogMethod *self_in_CogMethod)
{
	return 0;
}

	/* CogMethodZone>>#addToOpenPICList: */
static NoDbgRegParms void
addToOpenPICList(CogMethod *anOpenPIC)
{
	assert(isCMOpenPIC(((CogBlockMethod *) anOpenPIC)));
	assert((openPICList == null)
	 || (isCMOpenPIC(((CogBlockMethod *) openPICList))));
	assertValidDualZoneWriteAddress(anOpenPIC);
	(anOpenPIC->nextOpenPIC = ((usqInt)openPICList));
	openPICList = ((CogMethod *) ((((usqInt)anOpenPIC)) - (getCodeToDataDelta())));
}

	/* CogMethodZone>>#addToYoungReferrers: */
static NoDbgRegParms void
addToYoungReferrers(CogMethod *writableCogMethod)
{
	assertValidDualZoneWriteAddress(writableCogMethod);
	assert((occurrencesInYoungReferrers(writableCogMethod)) == 0);
	assert((writableCogMethod->cmRefersToYoung));
	assert((youngReferrers <= limitAddress)
	 && (youngReferrers >= (limitAddress - (methodCount * BytesPerWord))));
	if (!(asserta((limitAddress - (methodCount * BytesPerWord)) >= mzFreeStart))) {
		error("no room on youngReferrers list");
	}
	youngReferrers -= BytesPerWord;
	codeLongAtput(youngReferrers, (((usqInt)writableCogMethod)) - (getCodeToDataDelta()));
}

	/* CogMethodZone>>#allocate: */
static NoDbgRegParms usqInt
allocate(sqInt numBytes)
{
    usqInt allocation;
    sqInt roundedBytes;

	roundedBytes = (numBytes + 7) & -8;
	if ((mzFreeStart + roundedBytes) >= ((((limitAddress - (methodCount * BytesPerWord)) < allocationThreshold) ? (limitAddress - (methodCount * BytesPerWord)) : allocationThreshold))) {
		return 0;
	}
	allocation = mzFreeStart;
	mzFreeStart += roundedBytes;
	methodCount += 1;
	return allocation;
}


/*	Answer the method containing mcpc for the purposes of code zone
	compaction, where mcpc is actually the value of instructionPointer at the
	time of a compaction. */

	/* CogMethodZone>>#cogMethodContaining: */
CogMethod *
cogMethodContaining(usqInt mcpc)
{
    CogMethod *cogMethod;
    CogMethod *prevMethod;

	if (mcpc > limitAddress) {
		return null;
	}
	if (mcpc < baseAddress) {
		/* begin assertMcpcIsPrimReturn: */
		assert((mcpc == cePrimReturnEnterCogCode)
		 || (mcpc == cePrimReturnEnterCogCodeProfiling));
		return null;
	}
	assert(mcpc < (freeStart()));
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mcpc) {
		prevMethod = cogMethod;
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	assert((prevMethod != null)
	 && ((mcpc == ((((usqInt)prevMethod)) + ((prevMethod->stackCheckOffset))))
	 || ((mcpcisAtStackCheckOfBlockMethodIn(mcpc, prevMethod))
	 || (((primitiveIndexOfMethodheader((prevMethod->methodObject), (prevMethod->methodHeader))) > 0)
	 || ((isCallPrecedingReturnPC(backEnd(), mcpc))
	 && ((callTargetFromReturnAddress(backEnd(), mcpc)) == (ceCheckForInterruptTrampoline())))))));
	return prevMethod;
}

	/* CogMethodZone>>#compactCompiledCode */
static void
compactCompiledCode(void)
{
    unsigned short bytes;
    CogMethod *dest;
    sqLong objectHeaderValue;
    CogMethod *source;
    CogMethod *writableVersion;

	compactionInProgress = 1;
	methodCount = 0;
	objectHeaderValue = nullHeaderForMachineCodeMethod();
	source = ((CogMethod *) baseAddress);
	voidOpenPICList();
	voidUnpairedMethodList();
	while ((source < (limitZony()))
	 && (!(((source->cmType)) == CMFree))) {
		assert((cogMethodDoesntLookKosher(source)) == 0);
		writableVersion = ((CogMethod *) ((((usqInt)source)) + codeToDataDelta));
		(writableVersion->objectHeader = objectHeaderValue);
		if (((source->cmUsageCount)) > 0) {
			(writableVersion->cmUsageCount = ((source->cmUsageCount)) / 2);
		}
		/* begin maybeLinkOnUnpairedMethodList: */
		/* begin clearSavedPICUsageCount: */
		if (((writableVersion->cmType)) == CMClosedPIC) {
			(writableVersion->blockEntryOffset = 0);
		}
		if (((source->cmType)) == CMOpenPIC) {
			addToOpenPICList(writableVersion);
		}
		methodCount += 1;
		source = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)source)) + ((source->blockSize)))));
	}
	if (source >= (limitZony())) {
		haltmsg("no free methods; cannot compact.");
		return;
	}
	dest = source;
	while (source < (limitZony())) {
		assert((maybeFreeCogMethodDoesntLookKosher(source)) == 0);
		bytes = (source->blockSize);
		if (!(((source->cmType)) == CMFree)) {
			methodCount += 1;
			codeMemmove(dest, source, bytes);
			/* begin maybeFlushWritableZoneFrom:to: */
#      if DUAL_MAPPED_CODE_ZONE
			if (codeToDataDelta > 0) {
				flushDCacheFromto(backEnd, ((usqInt)dest), (((usqInt)dest)) + bytes);
			}
#      endif

			((writableVersion = ((CogMethod *) ((((usqInt)dest)) + codeToDataDelta)))->objectHeader = objectHeaderValue);
			if (((dest->cmType)) >= CMMethod) {
				/* For non-Newspeak there should be a one-to-one mapping between bytecoded and
				   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
				/* Only update the original method's header if it is referring to this CogMethod. */
				if ((((sqInt)(rawHeaderOf((dest->methodObject))))) == (((sqInt)source))) {
					rawHeaderOfput((dest->methodObject), ((sqInt)dest));
				}
				else {
					assert((noAssertMethodClassAssociationOf((dest->methodObject))) == (nilObject()));
					/* begin linkOnUnpairedMethodList: */
				}
			}
			else {
				/* begin clearSavedPICUsageCount: */
				if (((writableVersion->cmType)) == CMClosedPIC) {
					(writableVersion->blockEntryOffset = 0);
				}
				if (((dest->cmType)) == CMOpenPIC) {
					addToOpenPICList(writableVersion);
				}
			}
			if (((dest->cmUsageCount)) > 0) {
				(writableVersion->cmUsageCount = ((dest->cmUsageCount)) / 2);
			}
			/* begin maybeFlushWritableZoneFrom:to: */
#      if DUAL_MAPPED_CODE_ZONE
			if (codeToDataDelta > 0) {
				flushDCacheFromto(backEnd, ((usqInt)dest), ((usqInt)(dest + 1)));
			}
#      endif

			dest = ((CogMethod *) ((((usqInt)dest)) + bytes));
		}
		source = ((CogMethod *) ((((usqInt)source)) + bytes));
	}
	mzFreeStart = ((usqInt)dest);
	methodBytesFreedSinceLastCompaction = 0;
	compactionInProgress = 0;
}

	/* CogMethodZone>>#ensureInYoungReferrers: */
static NoDbgRegParms void
ensureInYoungReferrers(CogMethod *cogMethod)
{
    CogMethod *writableMethod;

	assertValidDualZoneReadAddress(cogMethod);
	if (!((cogMethod->cmRefersToYoung))) {
		assert((occurrencesInYoungReferrers(cogMethod)) == 0);
		/* begin ensureWritableCodeZone */
#    if !DUAL_MAPPED_CODE_ZONE
#    endif

		((writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->cmRefersToYoung = 1);
		addToYoungReferrers(writableMethod);
	}
}

	/* CogMethodZone>>#followForwardedLiteralsInOpenPICList */
static void
followForwardedLiteralsInOpenPICList(void)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	while (openPIC != null) {
		followForwardedLiteralsImplementationIn(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
	pruneYoungReferrers();
}

	/* CogMethodZone>>#freeMethod: */
static NoDbgRegParms void
freeMethod(CogMethod *cogMethod)
{
    CogMethod *writableMethod;

	assert(!((isCMFree(((CogBlockMethod *) cogMethod)))));
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	/* begin ensureWritableCodeZone */
#  if !DUAL_MAPPED_CODE_ZONE
#  endif

	if (((cogMethod->cmType)) >= CMMethod) {
		if (((cogMethod->cmType)) == CMMethodFlaggedForBecome) {
		}
		else {
			/* For non-Newspeak there should be a one-to-one mapping between bytecoded and
			   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
			/* Only reset the original method's header if it is referring to this CogMethod. */
			if ((((sqInt)(rawHeaderOf((cogMethod->methodObject))))) == (((sqInt)cogMethod))) {
				rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
			}
			else {
				assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
			}
		}
		/* begin maybeFreeCountersOf: */
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		removeFromOpenPICList(cogMethod);
	}
	writableMethod = ((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta));
	(writableMethod->cmRefersToYoung = 0);
	(writableMethod->cmType = CMFree);
	methodBytesFreedSinceLastCompaction += (cogMethod->blockSize);
}


/*	Free methods, preferring older methods for compaction, up to some
	fraction, currently a quarter.
 */

	/* CogMethodZone>>#freeOlderMethodsForCompaction */
static void
freeOlderMethodsForCompaction(void)
{
    sqInt amountToFree;
    CogMethod *cogMethod;
    sqInt freeableUsage;
    sqInt freedSoFar;
    sqInt initialFreeSpace;
    sqInt zoneSize;

	zoneSize = ((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - baseAddress;
	initialFreeSpace = (((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - mzFreeStart) + methodBytesFreedSinceLastCompaction;
	freedSoFar = initialFreeSpace;
	/* 4 needs to be e.g. a start-up parameter */
	amountToFree = zoneSize / 4;
	freeableUsage = 0;
	do {
		cogMethod = ((CogMethod *) baseAddress);
		while (((((usqInt)cogMethod)) < mzFreeStart)
		 && (freedSoFar < amountToFree)) {
			if (			/* begin shouldFreeMethod:given: */
				(((cogMethod->cmType)) >= CMMethod
				? ((cogMethod->cmUsageCount)) <= freeableUsage
				: (!(((cogMethod->cmType)) == CMFree))
					 && (((cogMethod->cmUsageCount)) == 0))) {
				freeMethod(cogMethod);
				freedSoFar += (cogMethod->blockSize);
			}
			cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	} while((freedSoFar < amountToFree)
		 && (((freeableUsage += 1)) < CMMaxUsageCount));
}


/*	Answer that all entries in youngReferrers are in-use and have the
	cmRefersToYoung flag set.
	Used to check that the youngreferrers pruning routines work correctly. */

	/* CogMethodZone>>#kosherYoungReferrers */
sqInt
kosherYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;
    CogMethod *prevMethod;

	if ((youngReferrers > limitAddress)
	 || (youngReferrers < mzFreeStart)) {
		return 0;
	}
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!(((cogMethod->cmType)) == CMFree)) {
			if (!((cogMethod->cmRefersToYoung))) {
				return 0;
			}
			if ((occurrencesInYoungReferrers(cogMethod)) != 1) {
				return 0;
			}
		}
		pointer += BytesPerWord;
	}
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		prevMethod = cogMethod;
		if (!(((cogMethod->cmType)) == CMFree)) {
			if ((occurrencesInYoungReferrers(cogMethod)) != (((cogMethod->cmRefersToYoung)
				? 1
				: 0))) {
				return 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		if (cogMethod == prevMethod) {
			return 0;
		}
	}
	return 1;
}


/*	For assert checking... */

	/* CogMethodZone>>#mcpc:isAtStackCheckOfBlockMethodIn: */
static NoDbgRegParms sqInt
mcpcisAtStackCheckOfBlockMethodIn(sqInt mcpc, CogMethod *cogMethod)
{
	if (((cogMethod->blockEntryOffset)) == 0) {
		return 0;
	}
	return (blockDispatchTargetsForperformarg(cogMethod, stackCheckOffsetOfBlockAtisMcpc, mcpc)) != 0;
}

	/* CogMethodZone>>#methodFor: */
CogMethod *
methodFor(void *address)
{
    CogMethod *cogMethod;
    CogMethod *nextMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((cogMethod < (limitZony()))
	 && ((((usqInt)cogMethod)) <= (((usqInt)address)))) {
		nextMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		if (nextMethod == cogMethod) {
			return null;
		}
		if (((((usqInt)address)) >= (((usqInt)cogMethod)))
		 && ((((usqInt)address)) < (((usqInt)nextMethod)))) {
			return cogMethod;
		}
		cogMethod = nextMethod;
	}
	return null;
}

	/* CogMethodZone>>#methodsCompiledToMachineCodeInto: */
sqInt
methodsCompiledToMachineCodeInto(sqInt arrayObj)
{
    CogMethod *cogMethod;
    sqInt methodIndex;

	methodIndex = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) >= CMMethod) {
			storePointerUncheckedofObjectwithValue(methodIndex, arrayObj, (cogMethod->methodObject));
			methodIndex += 1;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return methodIndex;
}

	/* CogMethodZone>>#numMethods */
sqInt
numMethods(void)
{
	return methodCount;
}

	/* CogMethodZone>>#numMethodsOfType: */
sqInt
numMethodsOfType(sqInt cogMethodType)
{
    CogMethod *cogMethod;
    sqInt n;

	n = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cogMethodType) {
			n += 1;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return n;
}

	/* CogMethodZone>>#occurrencesInYoungReferrers: */
static NoDbgRegParms sqInt
occurrencesInYoungReferrers(CogMethod *cogMethod)
{
    sqInt count;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	count = 0;
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		if ((((sqInt)cogMethod)) == (longAt(pointer))) {
			count += 1;
		}
		pointer += BytesPerWord;
	}
	return count;
}

	/* CogMethodZone>>#openPICWithSelector: */
static NoDbgRegParms CogMethod *
openPICWithSelector(sqInt aSelector)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	do {
		if ((openPIC == null)
		 || (((openPIC->selector)) == aSelector)) {
			return openPIC;
		}
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	Some methods have been freed. Compute how much each survivor needs to
	move during the ensuing compaction and record it in the objectHeader
	field. 
	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#planCompaction */
static void
planCompaction(void)
{
    CogMethod *cogMethod;
    sqInt delta;

	delta = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) == CMFree) {
			delta -= (cogMethod->blockSize);
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			((((CogMethod *) ((((usqInt)cogMethod)) + codeToDataDelta)))->objectHeader = delta);
			savePICUsageCount(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogMethods */
void
printCogMethods(void)
{
    CogMethod *cogMethod;
    sqInt nb;
    sqInt nc;
    sqInt nf;
    sqInt nm;
    sqInt no;
    sqInt nu;


	/* begin printCogMethodsSummarizing: */
	nm = (nb = (nc = (no = (nf = (nu = 0)))));
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		printCogMethod(cogMethod);
		switch ((cogMethod->cmType)) {
		case CMFree:
			nf += 1;
			break;
		case CMMethod:
			nm += 1;
			break;
		case CMMethodFlaggedForBecome:
			nb += 1;
			break;
		case CMClosedPIC:
			nc += 1;
			break;
		case CMOpenPIC:
			no += 1;
			break;
		default:
			nu += 1;
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	print("CMMethod ");
	printNum(nm);
	if (nb > 0) {
		print(" (flagged for become: ");
		printNum(nb);
		print(")");
	}
	print(" CMClosedPIC ");
	printNum(nc);
	print(" CMOpenPIC ");
	printNum(no);
	print(" CMFree ");
	printNum(nf);
	if (nu > 0) {
		print(" UNKNOWN ");
		printNum(nu);
	}
	print(" total ");
	printNum(((((nm + nc) + no) + nf) + nu) + nb);
	cr();
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogMethodsOfType: */
void
printCogMethodsOfType(sqInt cmType)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cmType) {
			printCogMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogMethodsWithMethod: */
void
printCogMethodsWithMethod(sqInt methodOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((!(((cogMethod->cmType)) == CMFree))
		 && (((cogMethod->methodObject)) == methodOop)) {
			printCogMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogMethodsWithPrimitive: */
void
printCogMethodsWithPrimitive(sqInt primIdx)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) >= CMMethod)
		 && (primIdx == (primitiveIndexOfMethodheader((cogMethod->methodObject), (cogMethod->methodHeader))))) {
			printCogMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogMethodsWithSelector: */
void
printCogMethodsWithSelector(sqInt selectorOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((!(((cogMethod->cmType)) == CMFree))
		 && (((cogMethod->selector)) == selectorOop)) {
			printCogMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printCogYoungReferrers */
void
printCogYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!((cogMethod->cmRefersToYoung))) {
			print("*");
		}
		if (((cogMethod->cmType)) == CMFree) {
			print("!");
		}
		if (!(((cogMethod->cmRefersToYoung))
			 && (!(((cogMethod->cmType)) == CMFree)))) {
			print(" ");
		}
		printCogMethod(cogMethod);
		pointer += BytesPerWord;
	}
}


/*	useful for debugging */

	/* CogMethodZone>>#printOpenPICList */
sqInt
printOpenPICList(void)
{
    sqInt n;
    CogMethod *openPIC;


	/* begin printOpenPICListSummarizing: */
	n = 0;
	openPIC = openPICList;
	while (!(openPIC == null)) {
		n += 1;
		printCogMethod(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
	return n;
}

	/* CogMethodZone>>#pruneYoungReferrers */
static sqInt
pruneYoungReferrers(void)
{
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && (((((CogMethod *) (longAt(next))))->cmRefersToYoung)))) break;
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		if (((((CogMethod *) (longAt(source))))->cmRefersToYoung)) {
			assert(source < (dest - BytesPerWord));
			if (!(next == null)) {
				/* convenient first-time flag */
				next = null;
				/* begin ensureWritableCodeZone */
#        if !DUAL_MAPPED_CODE_ZONE
#        endif

			}
			codeLongAtput((dest -= BytesPerWord), longAt(source));
		}
		source -= BytesPerWord;
	}
	youngReferrers = dest;
	assert(kosherYoungReferrers());
	return 0;
}

	/* CogMethodZone>>#relocateAndPruneYoungReferrers */
static sqInt
relocateAndPruneYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && ((!(isCMFree(((CogBlockMethod *) ((cogMethod = ((CogMethod *) (longAt(next)))))))))
		 && ((cogMethod->cmRefersToYoung))))) break;
		if (((cogMethod->objectHeader)) != 0) {
			codeLongAtput(next, (((sqInt)cogMethod)) + ((cogMethod->objectHeader)));
		}
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		cogMethod = ((CogMethod *) (longAt(source)));
		if ((!(((cogMethod->cmType)) == CMFree))
		 && ((cogMethod->cmRefersToYoung))) {
			assert(source < (dest - BytesPerWord));
			if (((cogMethod->objectHeader)) != 0) {
				cogMethod = ((CogMethod *) ((((sqInt)cogMethod)) + (((sqInt)((cogMethod->objectHeader))))));
			}
			codeLongAtput((dest -= BytesPerWord), ((sqInt)cogMethod));
		}
		source -= BytesPerWord;
	}
	/* this assert must be deferred until after compaction.  See the end of compactCogCompiledCode */
	/* self assert: self kosherYoungReferrers */
	youngReferrers = dest;
	return 0;
}


/*	All surviving methods have had the amount they are going to relocate by
	stored in their objectHeader fields. Relocate all relative calls so that
	after the compaction of both the method containing each call and the call
	target the calls invoke the same target. */

	/* CogMethodZone>>#relocateMethodsPreCompaction */
static sqInt
relocateMethodsPreCompaction(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (!(((cogMethod->cmType)) == CMFree)) {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				relocateCallsInClosedPIC(cogMethod);
			}
			else {
				relocateCallsAndSelfReferencesInMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpToMethodAlignment(backEnd(), (((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	relocateAndPruneYoungReferrers();
	return 1;
}

	/* CogMethodZone>>#removeFromOpenPICList: */
static NoDbgRegParms sqInt
removeFromOpenPICList(CogMethod *anOpenPIC)
{
    CogMethod *prevPIC;

	assert(isCMOpenPIC(((CogBlockMethod *) anOpenPIC)));
	if (!openPICList) {
		return null;
	}
	assert((isCMOpenPIC(((CogBlockMethod *) openPICList)))
	 && ((((openPICList->nextOpenPIC)) == null)
	 || (isCMOpenPIC(((CogBlockMethod *) (((CogMethod *) ((openPICList->nextOpenPIC)))))))));
	if (anOpenPIC == openPICList) {
		/* N.B. Use self rather than coInterpreter to avoid attempting to cast nil.
		   Conversion to CogMethod done in the nextOpenPIC accessor. */
		openPICList = ((CogMethod *) ((anOpenPIC->nextOpenPIC)));
		return null;
	}
	prevPIC = openPICList;
	do {
		assert((prevPIC != null)
		 && (isCMOpenPIC(((CogBlockMethod *) prevPIC))));
		if (((prevPIC->nextOpenPIC)) == (((usqInt)anOpenPIC))) {
			((((CogMethod *) ((((usqInt)prevPIC)) + codeToDataDelta)))->nextOpenPIC = (anOpenPIC->nextOpenPIC));
			return null;
		}
		prevPIC = ((CogMethod *) ((prevPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#restorePICUsageCount: */
static NoDbgRegParms void
restorePICUsageCount(CogMethod *cogMethod)
{
	if ((((cogMethod->cmType)) == CMClosedPIC)
	 && (((cogMethod->blockEntryOffset)) != 0)) {
		(cogMethod->cmUsageCount = (cogMethod->blockEntryOffset));
		(cogMethod->blockEntryOffset = 0);
	}
}


/*	Determine the default alignment for the start of a CogMethod, which in
	turn determines the size of the mask used to distinguish the checked and
	unchecked entry-points, used to distinguish normal and super sends on
	method unlinking.
	This is passed onto the backEnd to allow processors with coarse
	instructions (ARM) to increase the alignment if required. */

	/* CogMethodZone>>#roundUpLength: */
static NoDbgRegParms sqInt
roundUpLength(sqInt numBytes)
{
	return roundUpToMethodAlignment(backEnd(), numBytes);
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#savePICUsageCount: */
static NoDbgRegParms void
savePICUsageCount(CogMethod *cogMethod)
{
	if (((cogMethod->cmType)) == CMClosedPIC) {
		(cogMethod->blockEntryOffset = (cogMethod->cmUsageCount));
		(cogMethod->cmUsageCount = 0);
	}
}

	/* CogMethodZone>>#voidOpenPICList */
static void
voidOpenPICList(void)
{
	openPICList = null;
}

	/* CogMethodZone>>#voidUnpairedMethodList */
static void
voidUnpairedMethodList(void)
{
}

	/* CogMethodZone>>#voidYoungReferrersPostTenureAll */
static void
voidYoungReferrersPostTenureAll(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!(((cogMethod->cmType)) == CMFree)) {
			(cogMethod->cmRefersToYoung = 0);
		}
		pointer += BytesPerWord;
	}
	youngReferrers = limitAddress;
}

	/* CogMethodZone>>#whereIsMaybeCodeThing: */
char *
whereIsMaybeCodeThing(sqInt anOop)
{
	if (oopisGreaterThanOrEqualToandLessThan(anOop, codeBase, limitAddress)) {
		if (oopisLessThan(anOop, minCogMethodAddress())) {
			return " is in generated runtime";
		}
		if (oopisLessThan(anOop, mzFreeStart)) {
			return " is in generated methods";
		}
		if (oopisLessThan(anOop, youngReferrers)) {
			return " is in code zone";
		}
		return " is in young referrers";
	}
	return null;
}

	/* CogMethodZone>>#zoneAlignment */
static sqInt
zoneAlignment(void)
{
	return 8;
}

	/* CogObjectRepresentation>>#checkValidObjectReference: */
static NoDbgRegParms sqInt
checkValidObjectReference(sqInt anOop)
{
	return (!(isImmediate(anOop)))
	 && ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentation>>#genCmpClassFloatCompactIndexR: */
static NoDbgRegParms AbstractInstruction *
genCmpClassFloatCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, ClassFloatCompactIndex, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ClassFloatCompactIndex));
	}
	return anInstruction;
}

	/* CogObjectRepresentation>>#genCmpClassMethodContextCompactIndexR: */
static NoDbgRegParms AbstractInstruction *
genCmpClassMethodContextCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	return anInstruction;
}

	/* CogObjectRepresentation>>#genDoubleArithmetic:preOpCheck: */
static NoDbgRegParms int
genDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg))
{
    AbstractInstruction *doOp;
    AbstractInstruction *jumpFailAlloc;
    AbstractInstruction *jumpFailCheck;
    AbstractInstruction *jumpFailClass;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpNonInt;

	jumpFailCheck = ((AbstractInstruction *) 0);
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	jumpFailClass = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	doOp = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (!(preOpCheckOrNil == null)) {
		jumpFailCheck = preOpCheckOrNil(DPFPReg0, DPFPReg1);
	}
	genoperandoperand(arithmeticOperator, DPFPReg1, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, doOp);
	jumpNonInt = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(ClassReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, ClassReg, DPFPReg1);
	genoperand(Jump, ((sqInt)doOp));
	jmpTarget(jumpFailAlloc, jmpTarget(jumpFailClass, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jmpTarget(jumpNonInt, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	if (!(preOpCheckOrNil == null)) {
		jmpTarget(jumpFailCheck, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	}
	return 0;
}

	/* CogObjectRepresentation>>#genDoubleComparison:invert: */
static NoDbgRegParms int
genDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *compare;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpNonInt;
    sqInt quickConstant;


	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {
		/* May need to invert for NaNs */
		compare = genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		compare = genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}
	/* FP jumps are a little weird */
	jumpCond = jumpOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, 
	/* begin genMoveConstant:R: */
(shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject())
		: gMoveCqR(trueObject(), ReceiverResultReg)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, compare);
	jumpNonInt = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, Arg0Reg, DPFPReg1);
	genoperand(Jump, ((sqInt)compare));
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jmpTarget(jumpNonInt, ((AbstractInstruction *) (((jumpFail->operands))[0])));
	return CompletePrimitive;
}


/*	Get the method header (first word) of a CompiledMethod into headerReg.
	Deal with the method possibly being cogged. */

	/* CogObjectRepresentation>>#genGetMethodHeaderOf:into:scratch: */
static NoDbgRegParms sqInt
genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpNotCogged;
    sqInt offset;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, methodReg, headerReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	jumpNotCogged = genJumpSmallInteger(headerReg);
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodHeader);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, headerReg, headerReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	jmpTarget(jumpNotCogged, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Generate a compare and branch to test if aRegister and bRegister contains
	other than SmallIntegers,
	i.e. don't branch if both aRegister and bRegister contain SmallIntegers.
	Answer the jump. Destroy scratchRegister if required. */

	/* CogObjectRepresentation>>#genJumpNotSmallIntegersIn:and:scratch: */
static NoDbgRegParms AbstractInstruction *
genJumpNotSmallIntegersInandscratch(sqInt aRegister, sqInt bRegister, sqInt scratchRegister)
{

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, aRegister, scratchRegister);
	genoperandoperand(AndRR, bRegister, scratchRegister);
	return genJumpNotSmallIntegerInScratchReg(scratchRegister);
}


/*	TODO: Optimize this one avoiding the trampoline */

	/* CogObjectRepresentation>>#genLcByteSizeOf:to: */
static NoDbgRegParms void
genLcByteSizeOfto(sqInt oop, sqInt resultRegister)
{
    AbstractInstruction *abstractInstruction;

	if (oop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, oop, Arg0Reg);
	}
	abstractInstruction = genoperand(Call, ceByteSizeOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, resultRegister);
	ssPushNativeRegister(resultRegister);
}

	/* CogObjectRepresentation>>#genLcFloat32:toOop: */
static NoDbgRegParms void
genLcFloat32toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;


	/* begin ConvertRs:Rd: */
	genoperandoperand(ConvertRsRd, value, DPFPReg0);
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcFloat64:toOop: */
static NoDbgRegParms void
genLcFloat64toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;

	if (value != DPFPReg0) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value, DPFPReg0);
	}
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop: */
static NoDbgRegParms void
genLcInstantiateOop(sqInt classOop)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceInstantiateClassTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:constantIndexableSize: */
static NoDbgRegParms void
genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;

	if (classOop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	anInstruction = genoperandoperand(MoveCqR, indexableSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(indexableSize));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:indexableSize: */
static NoDbgRegParms void
genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != Arg0Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, TempReg);
		}
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	if (indexableSize != Arg1Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg1Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, Arg1Reg);
		}
	}
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInt64ToOop: */
static NoDbgRegParms void
genLcInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcInt64ToOop:highPart: */
static NoDbgRegParms void
genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOopToInt64: */
static NoDbgRegParms void
genLcOopToInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}


/*	Assume this is always correct */

	/* CogObjectRepresentation>>#genLcOopToPointer: */
static NoDbgRegParms void
genLcOopToPointer(sqInt object)
{
    AbstractInstruction *anInstruction;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, object, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	ssPushNativeRegister(object);
}

	/* CogObjectRepresentation>>#genLcOopToUInt64: */
static NoDbgRegParms void
genLcOopToUInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat32: */
static NoDbgRegParms void
genLcOoptoFloat32(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin ConvertRd:Rs: */
	genoperandoperand(ConvertRdRs, DPFPReg0, value);
	ssPushNativeRegisterSingleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat64: */
static NoDbgRegParms void
genLcOoptoFloat64(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (DPFPReg0 != value) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, DPFPReg0, value);
	}
	ssPushNativeRegisterDoubleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toInt64:highPart: */
static NoDbgRegParms void
genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcOop:toUInt64:highPart: */
static NoDbgRegParms void
genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcPointerToOop:class: */
static NoDbgRegParms void
genLcPointerToOopclass(sqInt pointer, sqInt pointerClass)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;


	/* begin PushR: */
	genoperand(PushR, pointer);
	annotateobjRef(checkLiteralforInstruction(pointerClass, genoperandoperand(MoveCwR, pointerClass, Arg0Reg)), pointerClass);
	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, BytesPerOop, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BytesPerOop));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin PopR: */
	genoperand(PopR, pointer);
	anInstruction1 = genoperandoperandoperand(MoveRMwr, pointer, BaseHeaderSize, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, pointer);
	ssPushRegister(pointer);
}

	/* CogObjectRepresentation>>#genLcUInt64ToOop: */
static NoDbgRegParms void
genLcUInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcUInt64ToOop:highPart: */
static NoDbgRegParms void
genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLoadSlot:sourceReg:destReg: */
static NoDbgRegParms sqInt
genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveAdd */
static int
genPrimitiveAdd(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, ReceiverResultReg, ClassReg);
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveAsFloat */
static int
genPrimitiveAsFloat(void)
{
    AbstractInstruction *jumpFailAlloc;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, TempReg, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFailAlloc, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveBitAnd */
static int
genPrimitiveBitAnd(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* Whether the SmallInteger tags are zero or non-zero, anding them together will preserve them. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitOr */
static int
genPrimitiveBitOr(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* Whether the SmallInteger tags are zero or non-zero, oring them together will preserve them. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	rTemp := rArg0
	rClass := tTemp
	rTemp := rTemp & 1
	jz nonInt
	rClass >>= 1
	cmp 0,rClass
	jge neg
	cmp 31,rClass // numSmallIntegerBits, jge for sign
	jge tooBig
	rTemp := rReceiver
	rTemp <<= rClass
	rTemp >>= rClass (arithmetic)
	cmp rTemp,rReceiver
	jnz ovfl
	rReceiver := rReceiver - 1
	rReceiver := rReceiver <<= rClass
	rReceiver := rReceiver + 1
	ret
	neg:
	rClass := 0 - rClass
	cmp 31,rClass // numSmallIntegerBits
	jge inRange
	rClass := 31
	inRange
	rReceiver := rReceiver >>= rClass.
	rReceiver := rReceiver | smallIntegerTags.
	ret
	ovfl
	tooBig
	nonInt:
	fail
 */

	/* CogObjectRepresentation>>#genPrimitiveBitShift */
static int
genPrimitiveBitShift(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpInRange;
    AbstractInstruction *jumpNegative;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;
    AbstractInstruction *jumpTooBig;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpNegative))) {
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	jumpNegative = genConditionalBranchoperand(JumpNegative, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant = numSmallIntegerBits();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpTooBig = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genoperandoperand(LogicalShiftLeftRR, ClassReg, TempReg);
	genoperandoperand(ArithmeticShiftRightRR, ClassReg, TempReg);
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, ReceiverResultReg);
	jumpOvfl = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
	/* begin LogicalShiftLeftR:R: */
	genoperandoperand(LogicalShiftLeftRR, ClassReg, ReceiverResultReg);
	genAddSmallIntegerTagsTo(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNegative, genoperand(NegateR, ClassReg));
	/* begin CmpCq:R: */
	quickConstant1 = numSmallIntegerBits();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpInRange = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	quickConstant2 = numSmallIntegerBits();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(MoveCqR, quickConstant2, ClassReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	jmpTarget(jumpInRange, genoperandoperand(ArithmeticShiftRightRR, ClassReg, ReceiverResultReg));
	genClearAndSetSmallIntegerTagsIn(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, jmpTarget(jumpTooBig, jmpTarget(jumpOvfl, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitXor */
static int
genPrimitiveBitXor(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* Clear one or the other tag so that xoring will preserve them. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveClass */
static int
genPrimitiveClass(void)
{
    sqInt reg;

	reg = ReceiverResultReg;
	if (methodOrBlockNumArgs > 0) {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		reg = Arg0Reg;
		/* begin genLoadArgAtDepth:into: */
		assert(0 < (numRegArgs()));
	}
	if ((genGetClassObjectOfintoscratchRegmayBeAForwarder(reg, ReceiverResultReg, TempReg, reg != ReceiverResultReg)) == BadRegisterSet) {
		genGetClassObjectOfintoscratchRegmayBeAForwarder(reg, ClassReg, TempReg, reg != ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDiv */
static int
genPrimitiveDiv(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* We must shift away the tags, not just subtract them, so that the
	   overflow case doesn't actually overflow the machine instruction. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* If arg and remainder signs are different we must round down. */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin CmpCq:R: */
		anInstruction2 = genoperandoperand(CmpCqR, 0, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
	}
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin SubCq:R: */
	anInstruction3 = genoperandoperand(SubCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	jmpTarget(jumpSameSign, (convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDivide */
static int
genPrimitiveDivide(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpInexact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOverflow;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* We must shift away the tags, not just subtract them, so that the
	   overflow case doesn't actually overflow the machine instruction. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* test for overflow; the only case is SmallInteger minVal / -1 */
	jumpInexact = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	jumpOverflow = genJumpNotSmallIntegerValuescratch(TempReg, Arg1Reg);
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOverflow, jmpTarget(jumpInexact, jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveEqual */
static int
genPrimitiveEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpZero, gJumpFPEqual, 0)
		: genSmallIntegerComparison(JumpZero));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatAdd */
static int
genPrimitiveFloatAdd(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(AddRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(AddRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatDivide */
static int
genPrimitiveFloatDivide(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(DivRdRd, genDoubleFailIfZeroArgRcvrarg)
		: genPureDoubleArithmeticpreOpCheck(DivRdRd, genDoubleFailIfZeroArgRcvrarg));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatEqual */
static int
genPrimitiveFloatEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatGreaterOrEqual */
static int
genPrimitiveFloatGreaterOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreaterOrEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPGreaterOrEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatGreaterThan */
static int
genPrimitiveFloatGreaterThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreater, 0)
		: genPureDoubleComparisoninvert(gJumpFPGreater, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatLessOrEqual */
static int
genPrimitiveFloatLessOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreaterOrEqual, 1)
		: genPureDoubleComparisoninvert(gJumpFPGreaterOrEqual, 1));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatLessThan */
static int
genPrimitiveFloatLessThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPGreater, 1)
		: genPureDoubleComparisoninvert(gJumpFPGreater, 1));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatMultiply */
static int
genPrimitiveFloatMultiply(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(MulRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(MulRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatNotEqual */
static int
genPrimitiveFloatNotEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleComparisoninvert(gJumpFPNotEqual, 0)
		: genPureDoubleComparisoninvert(gJumpFPNotEqual, 0));
}

	/* CogObjectRepresentation>>#genPrimitiveFloatSquareRoot */
static int
genPrimitiveFloatSquareRoot(void)
{
    AbstractInstruction *jumpFailAlloc;

	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin SqrtRd: */
	genoperand(SqrtRd, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFailAlloc, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveFloatSubtract */
static int
genPrimitiveFloatSubtract(void)
{
	return (primitiveDoMixedArithmetic()
		? genDoubleArithmeticpreOpCheck(SubRdRd, null)
		: genPureDoubleArithmeticpreOpCheck(SubRdRd, null));
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterOrEqual */
static int
genPrimitiveGreaterOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreaterOrEqual, gJumpFPGreaterOrEqual, 0)
		: genSmallIntegerComparison(JumpGreaterOrEqual));
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterThan */
static int
genPrimitiveGreaterThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreater, gJumpFPGreater, 0)
		: genSmallIntegerComparison(JumpGreater));
}


/*	Implementation notes: there are two reasons to use TempReg
	-1) if primitive fails, ReceiverResultReg must remain unchanged (we
	CompletePrimitive) -2) CLZ/BSR only work on 64bits for registers R0-R7 on
	Intel X64. But Win64 uses R9
	Normally, this should be backEnd dependent, but for now we have a single
	64bits target...
 */

	/* CogObjectRepresentation>>#genPrimitiveHighBit */
static int
genPrimitiveHighBit(void)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpNegativeReceiver;
    AbstractInstruction *jumpNegativeReceiver2;


	/* remove excess tag bits from the receiver oop */
	/* and use the abstract cogit facility for case of single tag-bit */
	/* begin genHighBitIn:ofSmallIntegerOopWithSingleTagBit: */
	backEnd();
	/* begin genHighBitClzIn:ofSmallIntegerOopWithSingleTagBit: */
	genoperandoperand(ClzRR, ReceiverResultReg, TempReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin CmpCq:R: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
	}
	/* Note the nice bit trick below:
	   highBit_1based_of_small_int_value = (BytesPerWord * 8) - leadingZeroCout_of_oop - 1 toAccountForTagBit.
	   This is like 2 complements (- reg - 1) on (BytesPerWord * 8) log2 bits, or exactly a bit invert operation... */
	jumpNegativeReceiver2 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin gen:literal:operand: */
	checkLiteralforInstruction((BytesPerWord * 8) - 1, genoperandoperand(XorCwR, (BytesPerWord * 8) - 1, TempReg));
	jumpNegativeReceiver = jumpNegativeReceiver2;
	if (jumpNegativeReceiver == 0) {
		return UnimplementedPrimitive;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNegativeReceiver, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveIdentical */
static sqInt
genPrimitiveIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(0);
}

	/* CogObjectRepresentation>>#genPrimitiveLessOrEqual */
static int
genPrimitiveLessOrEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpLessOrEqual, gJumpFPGreaterOrEqual, 1)
		: genSmallIntegerComparison(JumpLessOrEqual));
}

	/* CogObjectRepresentation>>#genPrimitiveLessThan */
static int
genPrimitiveLessThan(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpLess, gJumpFPGreater, 1)
		: genSmallIntegerComparison(JumpLess));
}

	/* CogObjectRepresentation>>#genPrimitiveMod */
static int
genPrimitiveMod(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, Arg1Reg);
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genRemoveSmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* If arg and remainder signs are different we must reflect around zero. */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin CmpCq:R: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
	}
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	genoperandoperand(AddRR, Arg1Reg, ClassReg);
	jmpTarget(jumpSameSign, jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveMultiply */
static int
genPrimitiveMultiply(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(processorHasMultiplyAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	genoperandoperand(MoveRR, ReceiverResultReg, Arg1Reg);
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	genRemoveSmallIntegerTagsInScratchReg(Arg1Reg);
	/* begin MulOverflowR:R: */
	genMulRR(backEnd, Arg1Reg, ClassReg);
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveNewMethod */
static int
genPrimitiveNewMethod(void)
{
	return UnimplementedPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveNotEqual */
static int
genPrimitiveNotEqual(void)
{
	return (primitiveDoMixedArithmetic()
		? genSmallIntegerComparisonorDoubleComparisoninvert(JumpNonZero, gJumpFPNotEqual, 0)
		: genSmallIntegerComparison(JumpNonZero));
}

	/* CogObjectRepresentation>>#genPrimitiveNotIdentical */
static sqInt
genPrimitiveNotIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(1);
}

	/* CogObjectRepresentation>>#genPrimitiveQuo */
static int
genPrimitiveQuo(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* We must shift away the tags, not just subtract them, so that the
	   overflow case doesn't actually overflow the machine instruction. */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
	}
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerInRegtoSmallIntegerInReg(TempReg, ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveSlotAt */
static int
genPrimitiveSlotAt(void)
{
	return UnimplementedPrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveSlotAtPut */
static int
genPrimitiveSlotAtPut(void)
{
	return UnimplementedPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveSubtract */
static int
genPrimitiveSubtract(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genoperandoperand(SubRR, Arg0Reg, TempReg);
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genAddSmallIntegerTagsTo(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveUninitializedNewWithArg */
static int
genPrimitiveUninitializedNewWithArg(void)
{
	return UnimplementedPrimitive;
}


/*	In the Pure version, mixed arithmetic with SmallInteger is forbidden */

	/* CogObjectRepresentation>>#genPureDoubleArithmetic:preOpCheck: */
static NoDbgRegParms int
genPureDoubleArithmeticpreOpCheck(sqInt arithmeticOperator, AbstractInstruction *(*preOpCheckOrNil)(int rcvrReg, int argReg))
{
    AbstractInstruction *doOp;
    AbstractInstruction *jumpFailAlloc;
    AbstractInstruction *jumpFailCheck;
    AbstractInstruction *jumpFailClass;
    AbstractInstruction *jumpImmediate;

	jumpFailCheck = ((AbstractInstruction *) 0);
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	jumpFailClass = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	doOp = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (!(preOpCheckOrNil == null)) {
		jumpFailCheck = preOpCheckOrNil(DPFPReg0, DPFPReg1);
	}
	genoperandoperand(arithmeticOperator, DPFPReg1, DPFPReg0);
	jumpFailAlloc = genAllocFloatValueintoscratchRegscratchReg(DPFPReg0, SendNumArgsReg, ClassReg, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, doOp);
	jmpTarget(jumpFailAlloc, jmpTarget(jumpFailClass, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	if (!(preOpCheckOrNil == null)) {
		jmpTarget(jumpFailCheck, ((AbstractInstruction *) (((jumpFailClass->operands))[0])));
	}
	return 0;
}


/*	In the Pure version, mixed arithmetic with SmallInteger is forbidden */

	/* CogObjectRepresentation>>#genPureDoubleComparison:invert: */
static NoDbgRegParms int
genPureDoubleComparisoninvert(AbstractInstruction * NoDbgRegParms (*jumpOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *compare;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpImmediate;
    sqInt quickConstant;


	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetDoubleValueOfinto(ReceiverResultReg, DPFPReg0);
	jumpImmediate = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {
		/* May need to invert for NaNs */
		compare = genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		compare = genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}
	/* FP jumps are a little weird */
	jumpCond = jumpOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, 
	/* begin genMoveConstant:R: */
(shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject())
		: gMoveCqR(trueObject(), ReceiverResultReg)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(Arg0Reg, TempReg, DPFPReg1, compare);
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genSmallIntegerComparison: */
static NoDbgRegParms int
genSmallIntegerComparison(sqInt jumpOpcode)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpTrue;
    sqInt quickConstant;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpFail = genJumpNotSmallInteger(Arg0Reg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	jumpTrue = genConditionalBranchoperand(jumpOpcode, 0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpTrue, 
	/* begin genMoveConstant:R: */
(shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject())
		: gMoveCqR(trueObject(), ReceiverResultReg)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Stack looks like
	return address */

	/* CogObjectRepresentation>>#genSmallIntegerComparison:orDoubleComparison:invert: */
static NoDbgRegParms int
genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpNonInt;
    sqInt quickConstant;
    int r;

	r = genSmallIntegerComparison(jumpOpcode);
	if (r < 0) {
		return r;
	}
#  if defined(DPFPReg0)
	/* Fall through on non-SmallInteger argument.  Argument may be a Float : let us check or fail */
	jumpNonInt = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* It was a Float, so convert the receiver to double and perform the operation */
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, ReceiverResultReg, DPFPReg0);
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {
		/* May need to invert for NaNs */
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}
	/* FP jumps are a little weird */
	jumpCond = jumpFPOpcodeGenerator(0);
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, 
	/* begin genMoveConstant:R: */
(shouldAnnotateObjectReference(trueObject())
		? annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject())
		: gMoveCqR(trueObject(), ReceiverResultReg)));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNonInt, jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
#  endif // defined(DPFPReg0)

	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#isUnannotatableConstant: */
static NoDbgRegParms sqInt
isUnannotatableConstant(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((isImmediate((simStackEntry->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry->constant)))));
}


/*	If the receiver supports immediate floats then generate a test for a
	smallFloat in oopReg,
	converting it to the float value in dpReg and jumping to targetInst.
	Otherwise do nothing. */

	/* CogObjectRepresentation>>#maybeGenConvertIfSmallFloatIn:scratchReg:into:andJumpTo: */
static NoDbgRegParms sqInt
maybeGenConvertIfSmallFloatInscratchRegintoandJumpTo(sqInt oopReg, sqInt scratch, sqInt dpReg, AbstractInstruction *targetInst)
{
	return 0;
}


/*	Character gets mapped to zero. See inlineCacheTagForInstance:. */

	/* CogObjectRepresentationFor32BitSpur>>#classForInlineCacheTag: */
static NoDbgRegParms sqInt
classForInlineCacheTag(sqInt inlineCacheTag)
{
	return classOrNilAtIndex((inlineCacheTag == 0
		? characterTag()
		: inlineCacheTag));
}

	/* CogObjectRepresentationFor32BitSpur>>#genAddSmallIntegerTagsTo: */
static NoDbgRegParms sqInt
genAddSmallIntegerTagsTo(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Set the SmallInteger tag bits when the tag bits may be filled with
	garbage. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genClearAndSetSmallIntegerTagsIn: */
static NoDbgRegParms sqInt
genClearAndSetSmallIntegerTagsIn(sqInt scratchReg)
{
	return genSetSmallIntegerTagsIn(scratchReg);
}


/*	Convert the Character in reg to a SmallInteger, assuming
	the Character's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertCharacterToSmallIntegerInReg: */
static NoDbgRegParms void
genConvertCharacterToSmallIntegerInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertIntegerInReg:toSmallIntegerInReg: */
static NoDbgRegParms sqInt
genConvertIntegerInRegtoSmallIntegerInReg(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	gLogicalShiftLeftCqRR(1, srcReg, destReg);
	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 1, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertIntegerToSmallIntegerInReg: */
static NoDbgRegParms sqInt
genConvertIntegerToSmallIntegerInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;


	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
	anInstruction = genoperandoperand(AddCqR, 1, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Convert the SmallInteger in reg to a Character, assuming
	the SmallInteger's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToCharacterInReg: */
static NoDbgRegParms void
genConvertSmallIntegerToCharacterInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToIntegerInReg: */
static NoDbgRegParms sqInt
genConvertSmallIntegerToIntegerInReg(sqInt reg)
{

	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, reg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#generateLowcodeObjectTrampolines */
static void
generateLowcodeObjectTrampolines(void)
{
	ceFloatObjectOfTrampoline = genTrampolineForcalledfloatArgresult(floatObjectOf, "ceFloatObjectOfTrampoline", DPFPReg0, TempReg);
	ceFloatValueOfTrampoline = genTrampolineForcalledargfloatResult(floatValueOf, "ceFloatValueOfTrampoline", ReceiverResultReg, DPFPReg0);
	ceInstantiateClassIndexableSizeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(instantiateClassindexableSize, "ceInstantiateClassIndexableSizeTrampoline", 2, Arg0Reg, Arg1Reg, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceInstantiateClassTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(instantiateClassindexableSize, "ceInstantiateClassTrampoline", 2, ReceiverResultReg, 0, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceByteSizeOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(byteSizeOf, "ceByteSizeOfTrampoline", 1, Arg0Reg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
		cePositive64BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive64BitIntegerFor, "cePositive64BitIntegerTrampoline", 2, ReceiverResultReg, Arg0Reg, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	cePositive64BitValueOfTrampoline = genTrampolineForcalledargresultresult(positive64BitValueOf, "cePositive64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	ceSigned64BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed64BitIntegerFor, "ceSigned64BitIntegerTrampoline", 2, ReceiverResultReg, Arg0Reg, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceSigned64BitValueOfTrampoline = genTrampolineForcalledargresultresult(signed64BitValueOf, "ceSigned64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	cePositive32BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive32BitIntegerFor, "cePositive32BitIntegerTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	cePositive32BitValueOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(positive32BitValueOf, "cePositive32BitValueOfTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceSigned32BitIntegerTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed32BitIntegerFor, "ceSigned32BitIntegerTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
	ceSigned32BitValueOfTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(signed32BitValueOf, "ceSigned32BitValueOfTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, TempReg, 0);
}


/*	The arguments are in an array in Arg1Reg. Its size is in sizeReg.
	Load Arg0Reg and Arg1Reg with the first two slots.
	Since objects always have at least one slot and are aligned to 64-bits
	it is safe to load both args without checking. */

	/* CogObjectRepresentationFor32BitSpur>>#genFetchRegArgsForPerformWithArguments: */
static NoDbgRegParms sqInt
genFetchRegArgsForPerformWithArguments(sqInt sizeReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, Arg1Reg, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveMw:r:R: */
	offset = BaseHeaderSize + BytesPerWord;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, Arg1Reg, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	return 0;
}


/*	Fetch the instance's identity hash into destReg, encoded as a
	SmallInteger. 
 */
/*	Get header word in scratchReg */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:asSmallIntegerInto: */
static NoDbgRegParms sqInt
genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(4));
	}
	/* begin AndCq:R: */
	quickConstant = identityHashHalfWordMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	genConvertIntegerToSmallIntegerInReg(destReg);
	return 0;
}


/*	Fetch the instance's identity hash into destReg, unencoded. */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:into: */
static NoDbgRegParms sqInt
genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(4));
	}
	/* begin AndCq:R: */
	quickConstant = identityHashHalfWordMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return 0;
}


/*	Extract the inline cache tag for the object in sourceReg into destReg. The
	inline cache tag for a given object is the value loaded in inline caches
	to distinguish
	objects of different classes. In Spur this is either the tags for
	immediates, (with
	1 & 3 collapsed to 1 for SmallIntegers, and 2 collapsed to 0 for
	Characters), or
	the receiver's classIndex.
	If forEntry is true answer the entry label at which control is to enter
	(cmEntryOffset). If forEntry is false, control enters at the start.
	If forEntry is true, generate something like this:
	Limm:
	andl $0x1, rDest
	j Lcmp
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jnz Limm
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	If forEntry is false, generate something like the following.
	At least on a 2.2GHz Intel Core i7 the following is slightly faster than
	the above,
	136m sends/sec vs 130m sends/sec for nfib in tinyBenchmarks
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jz LnotImm
	andl $1, rDest
	j Lcmp
	LnotImm:
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	But we expect most SmallInteger arithmetic to be performed in-line and so
	prefer the
	version that is faster for non-immediates (because it branches for
	immediates only). */

	/* CogObjectRepresentationFor32BitSpur>>#genGetInlineCacheClassTagFrom:into:forEntry: */
static NoDbgRegParms AbstractInstruction *
genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *entryLabel;
    AbstractInstruction *immLabel;
    AbstractInstruction *jumpCompare;
    AbstractInstruction *jumpNotImm;
    sqInt quickConstant;

	if (forEntry) {
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		immLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin AndCq:R: */
		anInstruction = genoperandoperand(AndCqR, 1, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		jumpCompare = genoperand(Jump, ((sqInt)0));
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		/* begin JumpNonZero: */
		genConditionalBranchoperand(JumpNonZero, ((sqInt)immLabel));
		flag("endianness");
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		/* begin AndCq:R: */
		quickConstant = classIndexMask();
		/* begin gen:quickConstant:operand: */
		anInstruction2 = genoperandoperand(AndCqR, quickConstant, destReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(quickConstant));
		}
		jmpTarget(jumpCompare, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	else {
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		jumpNotImm = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin AndCq:R: */
		anInstruction3 = genoperandoperand(AndCqR, 1, destReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* Get least significant half of header word in destReg */
		jumpCompare = genoperand(Jump, ((sqInt)0));
		flag("endianness");
		jmpTarget(jumpNotImm, gMoveMwrR(0, sourceReg, destReg));
		jmpTarget(jumpCompare, gAndCqR(classIndexMask(), destReg));
	}
	return entryLabel;
}


/*	Get the size in byte-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg.
	destReg <- numSlots << self shiftForWord - (fmt bitAnd: 3).
	Assumes the object in srcReg has a byte format, i.e. 16 to 23 or 24 to 31 */

	/* CogObjectRepresentationFor32BitSpur>>#genGetNumBytesOf:into: */
static NoDbgRegParms sqInt
genGetNumBytesOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt quickConstant;

	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin CmpCq:R: */
	quickConstant = numSlotsMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), destReg));
	genGetBitsofFormatByteOfinto(3, srcReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, destReg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genGetOverflowSlotsOf:into: */
static NoDbgRegParms sqInt
genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, -BaseHeaderSize, srcReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(-BaseHeaderSize));
	}
	return 0;
}


/*	Generate a test for aRegister containing an integer value in the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpIsSmallIntegerValue:scratch: */
static NoDbgRegParms AbstractInstruction *
genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	gLogicalShiftLeftCqRR(1, aRegister, scratchReg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, aRegister, scratchReg);
	return genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerInScratchReg: */
static NoDbgRegParms AbstractInstruction *
genJumpNotSmallIntegerInScratchReg(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin AndCq:R: */
	anInstruction = genoperandoperand(AndCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}


/*	Generate a test for aRegister containing an integer value outside the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerValue:scratch: */
static NoDbgRegParms AbstractInstruction *
genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	gArithmeticShiftRightCqRR(1, aRegister, scratchReg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, aRegister, scratchReg);
	return genConditionalBranchoperand(JumpLess, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallInteger: */
static NoDbgRegParms AbstractInstruction *
genJumpNotSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin TstCq:R: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpSmallInteger: */
static NoDbgRegParms AbstractInstruction *
genJumpSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin TstCq:R: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcInt32ToOop: */
static NoDbgRegParms void
genLcInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceSigned32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToInt32: */
static NoDbgRegParms void
genLcOopToInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, ceSigned32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToUInt32: */
static NoDbgRegParms void
genLcOopToUInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, cePositive32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcUInt32ToOop: */
static NoDbgRegParms void
genLcUInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	abstractInstruction = genoperand(Call, cePositive32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtPut */
static sqInt
genPrimitiveAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNonSmallIntegerValue;
    AbstractInstruction *jumpNotIndexableBits;
    AbstractInstruction *jumpNotIndexablePointers;
    AbstractInstruction *jumpNotPointers;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant10;
    sqInt quickConstant11;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;
    sqInt quickConstant8;
    sqInt quickConstant9;

	jumpImmutable = ((AbstractInstruction *) 0);
	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant11 = immutableBitMask();
	/* begin gen:quickConstant:operand: */
	anInstruction17 = genoperandoperand(TstCqR, quickConstant11, TempReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(quickConstant11));
	}
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY

	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin CmpCq:R: */
	quickConstant = weakArrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* optimistic store check; assume index in range (almost always is). */
	jumpNotPointers = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg1Reg, TempReg, 0);
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpNotIndexablePointers = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	jumpHasFixedFields = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(AddCqR, quickConstant2, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpHasFixedFields, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, formatReg);
	/* begin CmpCq:R: */
	anInstruction4 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* get # fixed fields in formatReg */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin AndCq:R: */
	quickConstant3 = fixedFieldsOfClassFormatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction5 = genoperandoperand(AndCqR, quickConstant3, formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant3));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	quickConstant4 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant4, formatReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant4));
	}
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg0Reg);
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotPointers, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpNonSmallIntegerValue = genJumpNotSmallInteger(Arg1Reg);
	/* begin CmpCq:R: */
	quickConstant5 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant5, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant5));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant6 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction8 = genoperandoperand(CmpCqR, quickConstant6, formatReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(quickConstant6));
	}
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant7 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction9 = genoperandoperand(CmpCqR, quickConstant7, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant7));
	}
	/* fall through to double words */
	jumpNotIndexableBits = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpLess))) {
		/* begin CmpCq:R: */
		anInstruction10 = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
	}
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant8 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant8, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant8));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, gCmpCqR((((usqInt)0xFF << 1) | 1), Arg1Reg));
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg);
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant9 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction12 = genoperandoperand(CmpCqR, quickConstant9, formatReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(quickConstant9));
	}
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	methodInBounds = genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddCq:R: */
	anInstruction13 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gCmpCqR((((usqInt)0xFFFF << 1) | 1), Arg1Reg));
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, nSlotsOrBytesReg);
	quickConstant10 = (BytesPerWord / 2) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction14 = genoperandoperand(AndCqR, quickConstant10, formatReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(quickConstant10));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	anInstruction15 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsCompiledMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpIsContext, jmpTarget(jumpNotIndexableBits, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexablePointers, jmpTarget(jumpNonSmallIntegerValue, jmpTarget(jumpFixedFieldsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))))))))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
#  endif

	/* begin AddCq:R: */
	anInstruction16 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Generate the code for primitives 61 & 165, at:put:/basicAt:put: &
	integerAt:put:. If signedVersion is true
	then generate signed accesses to the bits classes (a la 164 & 165). If
	signedVersion is false,
	generate unsigned accesses (a la 60, 61, 63 & 64). */
/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtPutSigned: */
static NoDbgRegParms sqInt
genPrimitiveAtPutSigned(sqInt signedVersion)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNonSmallIntegerValue;
    AbstractInstruction *jumpNotIndexableBits;
    AbstractInstruction *jumpNotIndexablePointers;
    AbstractInstruction *jumpNotPointers;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant10;
    sqInt quickConstant11;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;
    sqInt quickConstant8;
    sqInt quickConstant9;

	jumpImmutable = ((AbstractInstruction *) 0);
	jumpWordsOutOfRange = ((AbstractInstruction *) 0);
	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant11 = immutableBitMask();
	/* begin gen:quickConstant:operand: */
	anInstruction21 = genoperandoperand(TstCqR, quickConstant11, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral(quickConstant11));
	}
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY

	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin CmpCq:R: */
	quickConstant = weakArrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* optimistic store check; assume index in range (almost always is). */
	jumpNotPointers = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg1Reg, TempReg, 0);
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpNotIndexablePointers = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	jumpHasFixedFields = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(AddCqR, quickConstant2, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpHasFixedFields, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, formatReg);
	/* begin CmpCq:R: */
	anInstruction4 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* get # fixed fields in formatReg */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin AndCq:R: */
	quickConstant3 = fixedFieldsOfClassFormatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction5 = genoperandoperand(AndCqR, quickConstant3, formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant3));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	quickConstant4 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant4, formatReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant4));
	}
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg0Reg);
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotPointers, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpNonSmallIntegerValue = genJumpNotSmallInteger(Arg1Reg);
	/* begin CmpCq:R: */
	quickConstant5 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant5, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant5));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant6 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction8 = genoperandoperand(CmpCqR, quickConstant6, formatReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(quickConstant6));
	}
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant7 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction9 = genoperandoperand(CmpCqR, quickConstant7, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant7));
	}
	/* fall through to words */
	jumpNotIndexableBits = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	if (!signedVersion) {
		if (!(setsConditionCodesFor(lastOpcode(), JumpLess))) {
			/* begin CmpCq:R: */
			anInstruction10 = genoperandoperand(CmpCqR, 0, TempReg);
			if (usesOutOfLineLiteral(anInstruction10)) {
				(anInstruction10->dependent = locateLiteral(0));
			}
		}
		jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	}
	/* begin AddCq:R: */
	quickConstant8 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant8, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant8));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	if (signedVersion) {
		jmpTarget(jumpIsBytes, gArithmeticShiftRightCqRR(8, Arg1Reg, TempReg));
		/* begin AddCq:R: */
		anInstruction12 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(1));
		}
		/* begin CmpCq:R: */
		anInstruction13 = genoperandoperand(CmpCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(1));
		}
	}
	else {
		jmpTarget(jumpIsBytes, gCmpCqR((((usqInt)0xFF << 1) | 1), Arg1Reg));
	}
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg);
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant9 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction14 = genoperandoperand(CmpCqR, quickConstant9, formatReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(quickConstant9));
	}
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	methodInBounds = genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddCq:R: */
	anInstruction15 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	if (signedVersion) {
		jmpTarget(jumpIsShorts, gArithmeticShiftRightCqRR(16, Arg1Reg, TempReg));
		/* begin AddCq:R: */
		anInstruction16 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(1));
		}
		/* begin CmpCq:R: */
		anInstruction17 = genoperandoperand(CmpCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(1));
		}
	}
	else {
		jmpTarget(jumpIsShorts, gCmpCqR((((usqInt)0xFFFF << 1) | 1), Arg1Reg));
	}
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, nSlotsOrBytesReg);
	quickConstant10 = (BytesPerWord / 2) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction18 = genoperandoperand(AndCqR, quickConstant10, formatReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(quickConstant10));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	anInstruction19 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsCompiledMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpIsContext, jmpTarget(jumpNotIndexableBits, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexablePointers, jmpTarget(jumpNonSmallIntegerValue, jmpTarget(jumpFixedFieldsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))))))));
	if (!signedVersion) {
		jmpTarget(jumpWordsOutOfRange, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
	}
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
#  endif

	/* begin AddCq:R: */
	anInstruction20 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Generate the code for primitives 60 & 164, at:/basicAt: & integerAt:. If
	signedVersion is true
	then generate signed accesses to the bits classes (a la 164 & 165). If
	signedVersion is false,
	generate unsigned accesses (a la 60, 61, 63 & 64). */
/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtSigned: */
static NoDbgRegParms sqInt
genPrimitiveAtSigned(sqInt signedVersion)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *convertToIntAndReturn;
    AbstractInstruction *first;
    AbstractInstruction *first1;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpIsArray;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpIsWords;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;
    sqInt quickConstant8;
    sqInt quickConstant9;

	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpIsArray = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	jumpNotIndexable = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = weakArrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	jumpHasFixedFields = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant3, formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant3));
	}
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction5 = genoperandoperand(CmpCqR, quickConstant4, formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant4));
	}
	/* For now ignore 64-bit indexability. */
	jumpIsWords = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	jmpTarget(jumpNotIndexable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpNotIndexable = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsArray, 
		(		/* begin CmpR:R: */
			assert(!((Arg1Reg == SPReg))),
		genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg)));
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant5 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant5, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant5));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg));
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant6 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant6, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant6));
	}
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction8 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize));
	}
	methodInBounds = anInstruction8;
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (signedVersion) {
		/* begin SignExtend8R:R: */
		first = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, ReceiverResultReg);
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, ReceiverResultReg);
	}
	convertToIntAndReturn = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, nSlotsOrBytesReg));
	/* begin AndCq:R: */
	anInstruction9 = genoperandoperand(AndCqR, 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	anInstruction10 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(BaseHeaderSize));
	}
	if (signedVersion) {
		/* begin SignExtend16R:R: */
		first1 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, ReceiverResultReg);
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, ReceiverResultReg);
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpIsWords, 
		(		/* begin CmpR:R: */
			assert(!((Arg1Reg == SPReg))),
		genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg)));
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant7 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction11 = genoperandoperand(AddCqR, quickConstant7, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(quickConstant7));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotSmallIntegerUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpHasFixedFields, gAndCqR(classIndexMask(), TempReg));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, formatReg);
	anInstruction12 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin AndCq:R: */
	quickConstant8 = fixedFieldsOfClassFormatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction13 = genoperandoperand(AndCqR, quickConstant8, formatReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(quickConstant8));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* index is (formatReg (fixed fields) + Arg1Reg (0-rel index)) * wordSize + baseHeaderSize */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg1Reg);
	quickConstant9 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction14 = genoperandoperand(AddCqR, quickConstant9, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(quickConstant9));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpFixedFieldsOutOfBounds, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))))));
	return 0;
}


/*	Arguably we should fail for immediates, but so far no one has complained,
	so... 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveIdentityHash */
static sqInt
genPrimitiveIdentityHash(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *inst;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpNotSet;
    AbstractInstruction *jumpSI;
    AbstractInstruction *ret;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	genGetHashFieldNonImmOfasSmallIntegerInto(ReceiverResultReg, TempReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, ConstZero, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(ConstZero));
	}
	jumpNotSet = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		ret = genoperand(RetN, 0);
	}
	else {
		ret = genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSI = genJumpSmallInteger(ReceiverResultReg);
	jmpTarget(jumpSI, ret);
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)ret));
	jmpTarget(jumpNotSet, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!(primitiveIndex == 75)) {
		return 0;
	}
	backEnd();
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	abstractInstruction = genoperand(Call, ceNewHashTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin PopR: */
	genoperand(PopR, LinkReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	:Assume the receiuver is never a SmallInteger. One would use ^self for
	that. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveImmediateAsInteger */
static sqInt
genPrimitiveImmediateAsInteger(void)
{
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	Implement primitiveNew for convenient cases:
	- the receiver has a hash
	- the receiver is fixed size (excluding ephemerons to save instructions &
	miniscule time)
	- single word header/num slots < numSlotsMask
	- the result fits in eden (actually below scavengeThreshold)
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNew */
static int
genPrimitiveNew(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpUnhashed;
    AbstractInstruction *jumpVariableOrEphemeron;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    AbstractInstruction *skip;

	
	if (methodOrBlockNumArgs != 0) {
		return UnimplementedPrimitive;
	}
	/* inst spec will hold class's instance specification, then byte size and finally end of new object. */
	halfHeaderReg = (fillReg = SendNumArgsReg);
	/* get freeStart as early as possible so as not to wait later... */
	instSpecReg = (byteSizeReg = ClassReg);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), Arg1Reg));
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* get class's format inst var for both inst spec (format field) and num fixed fields */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	genoperandoperand(LogicalShiftRightCqR, fixedFieldsFieldWidth(), TempReg);
	quickConstant = formatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin AndCq:R: */
	quickConstant1 = fixedFieldsOfClassFormatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant1, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	/* begin CmpCq:R: */
	quickConstant2 = nonIndexablePointerFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant2));
	}
	jumpVariableOrEphemeron = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = numSlotsMask();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant3));
	}
	/* Add format to classIndex/format half header; other word contains numSlots */
	jumpTooBig = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, formatShift(), TempReg);
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	anInstruction4 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	anInstruction5 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction6 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BaseHeaderSize * 2));
	}
	/* round up to allocationUnit */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin AndCq:R: */
	anInstruction7 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	quickConstant4 = BaseHeaderSize / BytesPerWord;
	/* begin gen:quickConstant:operand: */
	anInstruction8 = genoperandoperand(AddCqR, quickConstant4, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(quickConstant4));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, genoperandoperand(LogicalShiftLeftCqR, numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	quickConstant5 = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction9 = genoperandoperand(CmpCqR, quickConstant5, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant5));
	}
	/* write back new freeStart; get result. byteSizeReg holds new freeStart, the limit of the object */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, byteSizeReg, freeStartAddress()));
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	anInstruction10 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(4));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	anInstruction11 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveCq:R: */
	quickConstant6 = nilObject();
	/* begin gen:quickConstant:operand: */
	anInstruction12 = genoperandoperand(MoveCqR, quickConstant6, fillReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(quickConstant6));
	}
	/* begin MoveR:Mw:r: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(0));
	}
	fillLoop = anInstruction13;
	/* begin MoveR:Mw:r: */
	anInstruction14 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(4));
	}
	/* begin AddCq:R: */
	anInstruction15 = genoperandoperand(AddCqR, 8, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(8));
	}
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpUnhashed, jmpTarget(jumpVariableOrEphemeron, jmpTarget(jumpTooBig, jmpTarget(jumpNoSpace, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return 0;
}


/*	Implement primitiveNewWithArg for convenient cases:
	- the receiver has a hash
	- the receiver is variable and not compiled method
	- single word header/num slots < numSlotsMask
	- the result fits in eden
	See superclass method for dynamic frequencies of formats.
	For the moment we implement only arrayFormat, firstByteFormat &
	firstLongFormat 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNewWithArg */
static int
genPrimitiveNewWithArg(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpArrayFormat;
    AbstractInstruction *jumpArrayTooBig;
    AbstractInstruction *jumpByteFormat;
    AbstractInstruction *jumpBytePrepDone;
    AbstractInstruction *jumpByteTooBig;
    AbstractInstruction *jumpFailCuzFixed;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpLongPrepDone;
    AbstractInstruction *jumpLongTooBig;
    AbstractInstruction *jumpNElementsNonInt;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpUnhashed;
    sqInt maxSlots;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    AbstractInstruction *skip;

	
	if (methodOrBlockNumArgs != 1) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* inst spec will hold class's instance specification and then byte size and finally numSlots half of header */
	halfHeaderReg = (fillReg = SendNumArgsReg);
	/* The max slots we'll allocate here are those for a single header */
	instSpecReg = (byteSizeReg = ClassReg);
	/* get freeStart as early as possible so as not to wait later... */
	maxSlots = (numSlotsMask()) - 1;
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), Arg1Reg));
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* get index and fail if not a +ve integer */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* get class's format inst var for inst spec (format field) */
	jumpNElementsNonInt = genJumpNotSmallInteger(Arg0Reg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, instSpecReg);
	quickConstant = (fixedFieldsFieldWidth()) + 1 /* begin numSmallIntegerTagBits */;
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, quickConstant, instSpecReg);
	quickConstant1 = formatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant1, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, TempReg);
	genoperandoperand(LogicalShiftLeftCqR, formatShift(), TempReg);
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	genoperandoperand(MoveRR, Arg0Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin CmpCq:R: */
	quickConstant2 = arrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant2, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant2));
	}
	jumpArrayFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant3, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant3));
	}
	jumpByteFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant4, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant4));
	}
	jumpFailCuzFixed = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction4 = genoperandoperand(CmpCqR, (((usqInt)maxSlots << 1) | 1), Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral((((usqInt)maxSlots << 1) | 1)));
	}
	/* save num elements/slot size to instSpecReg */
	jumpLongTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	anInstruction5 = genoperand(PushCq, 0);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	/* go allocate */
	jumpLongPrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpByteFormat, gCmpCqR((((usqInt)(maxSlots * BytesPerWord) << 1) | 1), Arg0Reg));
	/* save num elements to instSpecReg */
	jumpByteTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	anInstruction6 = genoperandoperand(MoveCqR, BytesPerWord, TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, instSpecReg, TempReg);
	anInstruction7 = genoperandoperand(AndCqR, BytesPerWord - 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, formatShift(), TempReg);
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	anInstruction8 = genoperandoperand(AddCqR, BytesPerWord - 1, instSpecReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, shiftForWord(), instSpecReg);
	anInstruction9 = genoperand(PushCq, 0);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(0));
	}
	/* go allocate */
	jumpBytePrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpArrayFormat, gCmpCqR((((usqInt)maxSlots << 1) | 1), Arg0Reg));
	/* save num elements/slot size to instSpecReg */
	jumpArrayTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	checkLiteralforInstruction(nilObject(), genoperand(PushCw, nilObject()));
	jmpTarget(jumpBytePrepDone, jmpTarget(jumpLongPrepDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	/* begin MoveR:Mw:r: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(0));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	anInstruction11 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction12 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(BaseHeaderSize * 2));
	}
	/* round up to allocationUnit */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin AndCq:R: */
	anInstruction13 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	quickConstant5 = BaseHeaderSize / BytesPerWord;
	/* begin gen:quickConstant:operand: */
	anInstruction14 = genoperandoperand(AddCqR, quickConstant5, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(quickConstant5));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, genoperandoperand(LogicalShiftLeftCqR, numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	quickConstant6 = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction15 = genoperandoperand(CmpCqR, quickConstant6, byteSizeReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(quickConstant6));
	}
	/* get result, increment freeStart and write it back. Arg1Reg holds new freeStart, the limit of the object */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, byteSizeReg, freeStartAddress()));
	anInstruction16 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(4));
	}
	/* begin PopR: */
	genoperand(PopR, fillReg);
	anInstruction17 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Mw:r: */
	anInstruction18 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(0));
	}
	fillLoop = anInstruction18;
	/* begin MoveR:Mw:r: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(4));
	}
	/* begin AddCq:R: */
	anInstruction20 = genoperandoperand(AddCqR, 8, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(8));
	}
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNoSpace, genoperand(PopR, TempReg));
	jmpTarget(jumpUnhashed, jmpTarget(jumpFailCuzFixed, jmpTarget(jumpArrayTooBig, jmpTarget(jumpByteTooBig, jmpTarget(jumpLongTooBig, jmpTarget(jumpNElementsNonInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return 0;
}


/*	Implement primitiveShallowCopy/primitiveClone for convenient cases:
	- the receiver is not a context
	- the receiver is not a compiled method
	- the result fits in eden (actually below scavengeThreshold) */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveShallowCopy */
static sqInt
genPrimitiveShallowCopy(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *continuance;
    AbstractInstruction *copyLoop;
    sqInt formatReg;
    AbstractInstruction *jumpEmpty;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpVariable;
    sqInt ptrReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt resultReg;
    sqInt slotsReg;

	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	resultReg = Arg0Reg;
	/* get freeStart as early as possible so as not to wait later... */
	slotsReg = Arg1Reg;
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), resultReg));
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (ptrReg = (formatReg = SendNumArgsReg)), NoReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = indexablePointersFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	jumpVariable = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	continuance = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genGetRawSlotSizeOfNonImminto(ReceiverResultReg, slotsReg);
	/* begin CmpCq:R: */
	quickConstant2 = numSlotsMask();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, slotsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant2));
	}
	jumpTooBig = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction3 = genoperandoperand(CmpCqR, 0, slotsReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	/* round up to allocationUnit */
	jumpEmpty = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, slotsReg, TempReg);
	anInstruction4 = genoperandoperand(AndCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(1));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, slotsReg);
	quickConstant3 = BaseHeaderSize / BytesPerWord;
	/* begin gen:quickConstant:operand: */
	anInstruction5 = genoperandoperand(AddCqR, quickConstant3, slotsReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant3));
	}
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), slotsReg);
	genoperandoperand(AddRR, resultReg, slotsReg);
	quickConstant4 = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction6 = genoperandoperand(CmpCqR, quickConstant4, slotsReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant4));
	}
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ptrReg);
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, slotsReg, freeStartAddress()));
	anInstruction7 = genoperandoperand(SubCqR, BytesPerWord * 2, slotsReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin MoveMw:r:R: */
	anInstruction8 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant5 = (((sqInt)((usqInt)((formatMask())) << (formatShift())))) + (classIndexMask());
	/* begin gen:quickConstant:operand: */
	anInstruction9 = genoperandoperand(AndCqR, quickConstant5, TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant5));
	}
	/* begin MoveR:Mw:r: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, TempReg, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(0));
	}
	/* begin MoveMw:r:R: */
	anInstruction11 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(BytesPerWord));
	}
	/* begin AndCq:R: */
	quickConstant6 = ((sqInt)((usqInt)((numSlotsMask())) << (numSlotsHalfShift())));
	/* begin gen:quickConstant:operand: */
	anInstruction12 = genoperandoperand(AndCqR, quickConstant6, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(quickConstant6));
	}
	/* begin MoveR:Mw:r: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, resultReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(BytesPerWord));
	}
	copyLoop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin AddCq:R: */
	anInstruction14 = genoperandoperand(AddCqR, BytesPerWord * 2, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin AddCq:R: */
	anInstruction15 = genoperandoperand(AddCqR, BytesPerWord * 2, ptrReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(BytesPerWord * 2));
	}
	/* begin MoveMw:r:R: */
	anInstruction16 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(0));
	}
	/* begin MoveR:Mw:r: */
	anInstruction17 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ptrReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(0));
	}
	/* begin MoveMw:r:R: */
	anInstruction18 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(BytesPerWord));
	}
	/* begin MoveR:Mw:r: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, ptrReg);
	if (usesOutOfLineLiteral(anInstruction19)) {
		(anInstruction19->dependent = locateLiteral(BytesPerWord));
	}
	/* begin CmpR:R: */
	assert(!((ptrReg == SPReg)));
	genoperandoperand(CmpRR, ptrReg, slotsReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)copyLoop));
	genoperandoperand(MoveRR, resultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpVariable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction20 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, ClassReg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)continuance));
	jmpTarget(jumpImmediate, jmpTarget(jumpNoSpace, jmpTarget(jumpIsMethod, jmpTarget(jumpTooBig, jmpTarget(jumpEmpty, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	return 0;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAt */
static sqInt
genPrimitiveStringAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *done;
    sqInt formatReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsDone;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;


	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	/* fall through to double words */
	jumpNotIndexable = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	quickConstant3 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction4 = genoperandoperand(AddCqR, quickConstant3, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant3));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotCharacterUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	jumpWordsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg));
	/* begin AndCq:R: */
	anInstruction5 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction6 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	jmpTarget(jumpWordsDone, (done = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerToCharacterInReg(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin AndCq:R: */
	quickConstant4 = (BytesPerWord / 1) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction7 = genoperandoperand(AndCqR, quickConstant4, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant4));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	assert(!((Arg1Reg == SPReg)));
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	anInstruction8 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)done));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAtPut */
static sqInt
genPrimitiveStringAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpBadArg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsCompiledMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotString;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;

	jumpImmutable = ((AbstractInstruction *) 0);
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	assert(0 < (numRegArgs()));
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	jumpBadArg = genJumpNotCharacterInScratchReg(TempReg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant6 = immutableBitMask();
	/* begin gen:quickConstant:operand: */
	anInstruction12 = genoperandoperand(TstCqR, quickConstant6, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(quickConstant6));
	}
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else // IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif // IMMUTABILITY

	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpNotString = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant2));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant3, formatReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant3));
	}
	/* fall through to double words */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction5 = genoperandoperand(CmpCqR, 0, Arg1Reg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddCq:R: */
	quickConstant4 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction6 = genoperandoperand(AddCqR, quickConstant4, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(quickConstant4));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gCmpCqR(characterObjectOf(0xFFFF), Arg1Reg));
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, ClassReg);
	quickConstant5 = (BytesPerWord / 2) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction7 = genoperandoperand(AndCqR, quickConstant5, formatReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(quickConstant5));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	anInstruction8 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, gCmpCqR(characterObjectOf(0xFF), Arg1Reg));
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg);
	anInstruction9 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	assert(!((Arg0Reg == SPReg)));
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddCq:R: */
	anInstruction10 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotString, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpNotString->operands))[0])));
#  endif

	/* begin AddCq:R: */
	anInstruction11 = genoperandoperand(AddCqR, 1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(1));
	}
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadArg, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentationFor32BitSpur>>#genRemoveSmallIntegerTagsInScratchReg: */
static NoDbgRegParms sqInt
genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin SubCq:R: */
	anInstruction = genoperandoperand(SubCqR, 1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genShiftAwaySmallIntegerTagsInScratchReg: */
static NoDbgRegParms sqInt
genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg)
{

	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, scratchReg);
	return 0;
}


/*	Get the literal count of a CompiledMethod into headerReg, plus one if
	requested. If inBytes is true, scale the count by the word size. Deal with
	the possibility of
	the method being cogged. */

	/* CogObjectRepresentationFor32BitSpur>>#getLiteralCountOf:plusOne:inBytes:into:scratch: */
static NoDbgRegParms sqInt
getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	genGetMethodHeaderOfintoscratch(methodReg, litCountReg, scratchReg);
	if (inBytes) {
		/* begin AndCq:R: */
		quickConstant = ((sqInt)((usqInt)((alternateHeaderNumLiteralsMask())) << 1));
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(AndCqR, quickConstant, litCountReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, 1, litCountReg);
	}
	else {
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, 1, litCountReg);
		quickConstant1 = alternateHeaderNumLiteralsMask();
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(AndCqR, quickConstant1, litCountReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant1));
		}
	}
	if (plusOne) {
		/* begin AddCq:R: */
		quickConstant2 = (inBytes
			? BytesPerWord
			: 1);
		/* begin gen:quickConstant:operand: */
		anInstruction2 = genoperandoperand(AddCqR, quickConstant2, litCountReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(quickConstant2));
		}
	}
	return 0;
}


/*	Answer the relevant inline cache tag for an instance.
	c.f. getInlineCacheClassTagFrom:into: & inlineCacheTagForClass: */

	/* CogObjectRepresentationFor32BitSpur>>#inlineCacheTagForInstance: */
static NoDbgRegParms sqInt
inlineCacheTagForInstance(sqInt oop)
{
	return (isImmediate(oop)
		? oop & 1
		: classIndexOf(oop));
}

	/* CogObjectRepresentationFor32BitSpur>>#jumpNotSmallIntegerUnsignedValueInRegister: */
static NoDbgRegParms AbstractInstruction *
jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0x3FFFFFFF, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0x3FFFFFFF));
	}
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in an inline cache preceding address in
	cogMethodOrNil. Answer if code was modified. */

	/* CogObjectRepresentationFor32BitSpur>>#markAndTraceCacheTagLiteral:in:atpc: */
static NoDbgRegParms sqInt
markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;
    AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	objOop = followForwarded(literal);
	/* begin setCodeModified */
#  if DUAL_MAPPED_CODE_ZONE
	codeModified = 1;
#  else
	codeModified = 1;
#  endif

	self_in_CogOutOfLineLiteralsARMCompiler = ((AbstractInstruction *) (backEnd()));
	/* begin rewriteInlineCacheTag:at: */
	longAtput(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, address - 8), objOop);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}

	/* CogObjectRepresentationFor32BitSpur>>#numSmallIntegerBits */
static sqInt
numSmallIntegerBits(void)
{
	return 0x1F;
}


/*	The two valid tag patterns are 0 (Character) and 1 (SmallInteger) */

	/* CogObjectRepresentationFor32BitSpur>>#validInlineCacheTag: */
static NoDbgRegParms sqInt
validInlineCacheTag(usqInt classIndexOrTagPattern)
{
	return (classIndexOrTagPattern <= 1)
	 || ((classAtIndex(classIndexOrTagPattern)) != null);
}

	/* CogObjectRepresentationForSpur>>#callStoreCheckTrampoline */
static void
callStoreCheckTrampoline(void)
{
    AbstractInstruction *abstractInstruction;


	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
}

	/* CogObjectRepresentationForSpur>>#checkValidDerivedObjectReference: */
static NoDbgRegParms int
checkValidDerivedObjectReference(sqInt bodyAddress)
{
	return (heapMapAtWord(pointerForOop(bodyAddress - BaseHeaderSize))) != 0;
}

	/* CogObjectRepresentationForSpur>>#checkValidOopReference: */
static NoDbgRegParms sqInt
checkValidOopReference(sqInt anOop)
{
	return (isImmediate(anOop))
	 || ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentationForSpur>>#couldBeDerivedObject: */
static NoDbgRegParms int
couldBeDerivedObject(sqInt bodyAddress)
{
	return oopisGreaterThanOrEqualTo(bodyAddress - BaseHeaderSize, startOfMemory());
}

	/* CogObjectRepresentationForSpur>>#couldBeObject: */
static NoDbgRegParms sqInt
couldBeObject(sqInt literal)
{
	return (isNonImmediate(literal))
	 && (oopisGreaterThanOrEqualTo(literal, startOfMemory()));
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genActiveContextTrampolineLarge:inBlock:called: */
static NoDbgRegParms usqInt
genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString)
{
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genGetActiveContextLargeinBlock(isLarge, isInBlock);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(aString, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}

	/* CogObjectRepresentationForSpur>>#genAllocFloatValue:into:scratchReg:scratchReg: */
static NoDbgRegParms AbstractInstruction *
genAllocFloatValueintoscratchRegscratchReg(sqInt dpreg, sqInt resultReg, sqInt scratch1, sqInt scratch2)
{
    usqIntptr_t allocSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *jumpFail;
    usqLong newFloatHeader;
    sqInt quickConstant;

	allocSize = BaseHeaderSize + (sizeof(double));
	newFloatHeader = headerForSlotsformatclassIndex((sizeof(double)) / BytesPerWord, firstLongFormat(), ClassFloatCompactIndex);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), resultReg));
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, allocSize, resultReg, scratch1);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(allocSize));
	}
	/* begin CmpCq:R: */
	quickConstant = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, scratch1);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpFail = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, scratch1, freeStartAddress()));
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) newFloatHeader), scratch1);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) newFloatHeader)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, scratch1, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction2 = genoperandoperand(MoveCqR, (newFloatHeader) >> 32, scratch1);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((newFloatHeader) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, scratch1, 4, resultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin MoveRd:M64:r: */
	anInstruction5 = genoperandoperandoperand(MoveRdM64r, dpreg, BaseHeaderSize, resultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	return jumpFail;
}


/*	Check the remembered bit of the object in objReg; answer the jump taken if
	the bit is already set.
	Only need to fetch the byte containing it, which reduces the size of the
	mask constant.
 */

	/* CogObjectRepresentationForSpur>>#genCheckRememberedBitOf:scratch: */
static NoDbgRegParms AbstractInstruction *
genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt mask;
    sqInt rememberedBitByteOffset;

	rememberedBitByteOffset = (rememberedBitShift()) / 8;
	mask = 1U << ((rememberedBitShift()) % 8);
	/* begin MoveMb:r:R: */
	anInstruction = genoperandoperandoperand(MoveMbrR, rememberedBitByteOffset, objReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(rememberedBitByteOffset));
	}
	/* begin TstCq:R: */
	anInstruction1 = genoperandoperand(TstCqR, mask, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(mask));
	}
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genConvertCharacterToCodeInReg: */
static NoDbgRegParms sqInt
genConvertCharacterToCodeInReg(sqInt reg)
{

	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, numTagBits(), reg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genConvertIntegerToCharacterInReg: */
static NoDbgRegParms sqInt
genConvertIntegerToCharacterInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;


	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, numTagBits(), reg);
	quickConstant = characterTag();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AddCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return 0;
}


/*	Create a full closure with the given values. */

	/* CogObjectRepresentationForSpur>>#genCreateFullClosure:numArgs:numCopied:ignoreContext:contextNumArgs:large:inBlock: */
static NoDbgRegParms sqInt
genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    usqInt byteSize;
    usqLong header;
    int numSlots;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultReg and thence in ClassReg. */
	if (ignoreContext) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(nilObject())) {
			annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), ClassReg)), nilObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant1 = nilObject();
			/* begin gen:quickConstant:operand: */
			anInstruction7 = genoperandoperand(MoveCqR, quickConstant1, ClassReg);
			if (usesOutOfLineLiteral(anInstruction7)) {
				(anInstruction7->dependent = locateLiteral(quickConstant1));
			}
		}
	}
	else {
		genGetActiveContextNumArgslargeinBlock(contextNumArgs, contextIsLarge, contextIsBlock);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	}
	numSlots = FullClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	assert(ClassFullBlockClosureCompactIndex != 0);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassFullBlockClosureCompactIndex);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), ReceiverResultReg));
	anInstruction8 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction21 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral((header) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction31)) {
		(anInstruction31->dependent = locateLiteral(4));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(byteSize));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, TempReg, freeStartAddress()));
	quickConstant = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin MoveR:Mw:r: */
	offset = (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction2 = genoperandoperandoperand(MoveRMwr, ClassReg, offset, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset));
	}
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(compiledBlock)) {
		annotateobjRef(checkLiteralforInstruction(compiledBlock, genoperandoperand(MoveCwR, compiledBlock, TempReg)), compiledBlock);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, compiledBlock, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(compiledBlock));
		}
	}
	/* begin MoveR:Mw:r: */
	offset1 = (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction4 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(offset1));
	}
	/* begin MoveCq:R: */
	anInstruction5 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral((((usqInt)numArgs << 1) | 1)));
	}
	/* begin MoveR:Mw:r: */
	offset2 = (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction6 = genoperandoperandoperand(MoveRMwr, TempReg, offset2, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(offset2));
	}
	return 0;
}


/*	Make sure that the object in reg is not forwarded. This routine assumes
	the object will
	never be forwarded to an immediate, as it is used to unforward literal
	variables (associations). 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */

	/* CogObjectRepresentationForSpur>>#genEnsureObjInRegNotForwarded:scratchReg: */
static NoDbgRegParms sqInt
genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *loop;
    AbstractInstruction *ok;
    sqInt quickConstant;

	assert(reg != scratch);
	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Make sure that the oop in reg is not forwarded. 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */
/*	maybe a fixup or an instruction */
/*	maybe a fixup or an instruction */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:ifForwarder:ifNotForwarder: */
static NoDbgRegParms sqInt
genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, void *fwdJumpTarget, void *nonFwdJumpTargetOrZero)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *finished;
    AbstractInstruction *imm;
    AbstractInstruction *ok;
    sqInt quickConstant;

	assert(reg != scratch);
	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)fwdJumpTarget));
	if ((((usqInt)nonFwdJumpTargetOrZero)) == 0) {
		finished = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		finished = nonFwdJumpTargetOrZero;
	}
	jmpTarget(imm, jmpTarget(ok, finished));
	return 0;
}


/*	Make sure that the oop in reg is not forwarded, updating the slot in
	objReg with the value.
 */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:updatingSlot:in: */
static NoDbgRegParms sqInt
genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *imm;
    AbstractInstruction *inst;
    AbstractInstruction *loop;
    sqInt offset;
    AbstractInstruction *ok;
    sqInt quickConstant;


	/* Open-code
	   self genEnsureOopInRegNotForwarded: reg
	   scratchReg: scratch
	   updatingMw: index * objectMemory wordSize + objectMemory baseHeaderSize
	   r: objReg.
	   to avoid calling the store check unless the receiver is forwarded. */
	assert((reg != scratch)
	 && (objReg != scratch));
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin MoveR:Mw:r: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction2 = genoperandoperandoperand(MoveRMwr, reg, offset, objReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset));
	}
	assert((reg == Arg0Reg)
	 && ((scratch == TempReg)
	 && (objReg == ReceiverResultReg)));
	if (needsFrame()) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckContextReceiverTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		backEnd();
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		abstractInstruction1 = genoperand(Call, ceStoreCheckContextReceiverTrampoline);
		(abstractInstruction1->annotation = IsRelativeCall);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, jmpTarget(imm, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Do the store check. Answer the argument for the benefit of the code
	generator; ReceiverResultReg may be caller-saved and hence smashed by this
	call. Answering
	it allows the code generator to reload ReceiverResultReg cheaply.
	In Spur the only thing we leave to the run-time is adding the receiver to
	the remembered set and setting its isRemembered bit. */

	/* CogObjectRepresentationForSpur>>#generateObjectRepresentationTrampolines */
static void
generateObjectRepresentationTrampolines(void)
{
    sqInt instVarIndex;
    AbstractInstruction *jumpSC;


#  if IMMUTABILITY
	for (instVarIndex = 0; instVarIndex < NumStoreTrampolines; instVarIndex += 1) {
		ceStoreTrampolines[instVarIndex] = (genStoreTrampolineCalledinstVarIndex(trampolineNamenumArgslimit("ceStoreTrampoline", instVarIndex, NumStoreTrampolines - 2), instVarIndex));
	}
#  endif // IMMUTABILITY

	ceNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceNewHash", 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, ReceiverResultReg, 0);
	ceInlineNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceInlineNewHash", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | ((1U << ReceiverResultReg))) - ((1U << ReceiverResultReg))), 1, ReceiverResultReg, 0);
	/* begin genStoreCheckTrampoline */
	if (CheckRememberedInTrampoline) {
		zeroOpcodeIndex();
		jumpSC = genCheckRememberedBitOfscratch(ReceiverResultReg, ABIResultReg);
		assert(((jumpSC->opcode)) == JumpNonZero);
		(jumpSC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpSC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	ceStoreCheckTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(remember, "ceStoreCheckTrampoline", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | ((1U << ReceiverResultReg))) - ((1U << ReceiverResultReg))), 1, 
	/* begin returnRegForStoreCheck */
(((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
		? ReceiverResultReg
		: ABIResultReg), CheckRememberedInTrampoline);
	ceStoreCheckContextReceiverTrampoline = genStoreCheckContextReceiverTrampoline();
	ceScheduleScavengeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceScheduleScavenge, "ceScheduleScavengeTrampoline", 0, null, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	ceSmallActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, 0, "ceSmallMethodContext");
	ceSmallActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InVanillaBlock, "ceSmallBlockContext");
	ceSmallActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InFullBlock, "ceSmallFullBlockContext");
	ceLargeActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, 0, "ceLargeMethodContext");
	ceLargeActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InVanillaBlock, "ceLargeBlockContext");
	ceLargeActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InFullBlock, "ceLargeFullBlockContext");
	generateLowcodeObjectTrampolines();
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextLarge:inBlock: */
static NoDbgRegParms sqInt
genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction210;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction32;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *continuation;
    AbstractInstruction *exit;
    usqLong header;
    AbstractInstruction *inst;
    AbstractInstruction *jumpNeedScavenge;
    AbstractInstruction *jumpSingle;
    AbstractInstruction *loopHead;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    int slotSize;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, FoxMethod, FPReg, ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(FoxMethod));
	}
	/* begin TstCq:R: */
	anInstruction1 = genoperandoperand(TstCqR, MFMethodFlagHasContextFlag, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(MFMethodFlagHasContextFlag));
	}
	/* jump if flag bit not set */
	jumpSingle = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	anInstruction2 = genoperandoperandoperand(MoveMwrR, FoxThisContext, FPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(FoxThisContext));
	}
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin OrCq:R: */
	anInstruction3 = genoperandoperand(OrCqR, MFMethodFlagHasContextFlag, ClassReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(MFMethodFlagHasContextFlag));
	}
	/* begin MoveR:Mw:r: */
	anInstruction4 = genoperandoperandoperand(MoveRMwr, ClassReg, FoxMethod, FPReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(FoxMethod));
	}
	switch (isInBlock) {
	case InFullBlock:
		/* begin SubCq:R: */
		anInstruction5 = genoperandoperand(SubCqR, 3, ClassReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(3));
		}
		break;
	case InVanillaBlock:
		/* begin SubCq:R: */
		anInstruction6 = genoperandoperand(SubCqR, 3, ClassReg);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(3));
		}
		/* begin MoveM16:r:R: */
		anInstruction7 = genoperandoperandoperand(MoveM16rR, 0, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(0));
		}
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, ClassReg);
		break;
	case 0:
		/* begin SubCq:R: */
		anInstruction8 = genoperandoperand(SubCqR, 1, ClassReg);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(1));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	slotSize = (isLarge
		? LargeContextSlots
		: SmallContextSlots);
	header = headerForSlotsformatclassIndex(slotSize, indexablePointersFormat(), ClassMethodContextCompactIndex);
	flag("endianness");
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), ReceiverResultReg));
	anInstruction33 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction33)) {
		(anInstruction33->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction110 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction110)) {
		(anInstruction110->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction210 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction210)) {
		(anInstruction210->dependent = locateLiteral((header) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction34 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction34)) {
		(anInstruction34->dependent = locateLiteral(4));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	offset = smallObjectBytesForSlots(slotSize);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction9 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(offset));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, TempReg, freeStartAddress()));
	quickConstant = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction10 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction10)) {
		(anInstruction10->dependent = locateLiteral(quickConstant));
	}
	/* Now initialize the fields of the context.  See CoInterpreter>>marryFrame:SP:copyTemps: */
	/* sender gets frame pointer as a SmallInteger */
	jumpNeedScavenge = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin genSetSmallIntegerTagsIn:into: */
	anInstruction36 = genoperandoperandoperand(LoadEffectiveAddressMwrR, 1, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction36)) {
		(anInstruction36->dependent = locateLiteral(1));
	}
	continuation = anInstruction36;
	/* begin MoveR:Mw:r: */
	offset1 = BaseHeaderSize + (SenderIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(offset1));
	}
	/* begin MoveMw:r:R: */
	anInstruction12 = genoperandoperandoperand(MoveMwrR, FoxSavedFP, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction12)) {
		(anInstruction12->dependent = locateLiteral(FoxSavedFP));
	}
	genSetSmallIntegerTagsIn(TempReg);
	/* begin MoveR:Mw:r: */
	offset2 = BaseHeaderSize + (InstructionPointerIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction13 = genoperandoperandoperand(MoveRMwr, TempReg, offset2, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction13)) {
		(anInstruction13->dependent = locateLiteral(offset2));
	}
	/* begin MoveMw:r:R: */
	offset3 = offsetof(CogMethod, methodObject);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction14 = genoperandoperandoperand(MoveMwrR, offset3, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(offset3));
	}
	/* begin MoveR:Mw:r: */
	offset4 = BaseHeaderSize + (MethodIndex * BytesPerWord);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction15 = genoperandoperandoperand(MoveRMwr, TempReg, offset4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(offset4));
	}
	/* begin MoveR:Mw:r: */
	anInstruction16 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, FoxThisContext, FPReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(FoxThisContext));
	}
	gSubRRR(SPReg, FPReg, TempReg);
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, 2 /* begin log2BytesPerWord */, TempReg);
	anInstruction17 = genoperandoperand(SubCqR, 3, TempReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(3));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, SendNumArgsReg, TempReg);
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin MoveR:Mw:r: */
	offset5 = BaseHeaderSize + (StackPointerIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction18 = genoperandoperandoperand(MoveRMwr, TempReg, offset5, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction18)) {
		(anInstruction18->dependent = locateLiteral(offset5));
	}
	if (isInBlock > 0) {
		/* begin LoadEffectiveAddressMw:r:R: */
		anInstruction19 = genoperandoperandoperand(LoadEffectiveAddressMwrR, 2, SendNumArgsReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(2));
		}
		/* begin MoveXwr:R:R: */
		genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	}
	else {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(nilObject())) {
			annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), TempReg)), nilObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant5 = nilObject();
			/* begin gen:quickConstant:operand: */
			anInstruction35 = genoperandoperand(MoveCqR, quickConstant5, TempReg);
			if (usesOutOfLineLiteral(anInstruction35)) {
				(anInstruction35->dependent = locateLiteral(quickConstant5));
			}
		}
	}
	/* begin MoveR:Mw:r: */
	offset6 = BaseHeaderSize + (ClosureIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction20 = genoperandoperandoperand(MoveRMwr, TempReg, offset6, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction20)) {
		(anInstruction20->dependent = locateLiteral(offset6));
	}
	/* begin MoveMw:r:R: */
	anInstruction21 = genoperandoperandoperand(MoveMwrR, FoxMFReceiver, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral(FoxMFReceiver));
	}
	/* begin MoveR:Mw:r: */
	offset7 = BaseHeaderSize + (ReceiverIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction22 = genoperandoperandoperand(MoveRMwr, TempReg, offset7, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction22)) {
		(anInstruction22->dependent = locateLiteral(offset7));
	}
	/* begin MoveCq:R: */
	anInstruction23 = genoperandoperand(MoveCqR, 1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction23)) {
		(anInstruction23->dependent = locateLiteral(1));
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	loopHead = genoperandoperand(CmpRR, SendNumArgsReg, ClassReg);
	exit = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, TempReg);
	genoperandoperand(SubRR, ClassReg, TempReg);
	anInstruction24 = genoperandoperand(AddCqR, 2, TempReg);
	if (usesOutOfLineLiteral(anInstruction24)) {
		(anInstruction24->dependent = locateLiteral(2));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	quickConstant1 = ReceiverIndex + (BaseHeaderSize / BytesPerWord);
	/* begin gen:quickConstant:operand: */
	anInstruction25 = genoperandoperand(AddCqR, quickConstant1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction25)) {
		(anInstruction25->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, ClassReg, ReceiverResultReg);
	quickConstant2 = (ReceiverIndex + (BaseHeaderSize / BytesPerWord)) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction26 = genoperandoperand(SubCqR, quickConstant2, ClassReg);
	if (usesOutOfLineLiteral(anInstruction26)) {
		(anInstruction26->dependent = locateLiteral(quickConstant2));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
	quickConstant3 = nilObject();
	/* begin gen:quickConstant:operand: */
	anInstruction27 = genoperandoperand(MoveCqR, quickConstant3, TempReg);
	if (usesOutOfLineLiteral(anInstruction27)) {
		(anInstruction27->dependent = locateLiteral(quickConstant3));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	anInstruction28 = genoperandoperandoperand(LoadEffectiveAddressMwrR, FoxMFReceiver, FPReg, ClassReg);
	if (usesOutOfLineLiteral(anInstruction28)) {
		(anInstruction28->dependent = locateLiteral(FoxMFReceiver));
	}
	/* begin AddCq:R: */
	quickConstant4 = (ReceiverIndex + 1) + (BaseHeaderSize / BytesPerWord);
	/* begin gen:quickConstant:operand: */
	anInstruction29 = genoperandoperand(AddCqR, quickConstant4, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction29)) {
		(anInstruction29->dependent = locateLiteral(quickConstant4));
	}
	/* begin SubCq:R: */
	anInstruction30 = genoperandoperand(SubCqR, BytesPerWord, ClassReg);
	if (usesOutOfLineLiteral(anInstruction30)) {
		(anInstruction30->dependent = locateLiteral(BytesPerWord));
	}
	loopHead = anInstruction30;
	/* begin CmpR:R: */
	assert(!((ClassReg == SPReg)));
	genoperandoperand(CmpRR, ClassReg, SPReg);
	exit = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, SendNumArgsReg, ReceiverResultReg);
	anInstruction32 = genoperandoperand(AddCqR, 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction32)) {
		(anInstruction32->dependent = locateLiteral(1));
	}
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpNeedScavenge, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	backEnd();
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	CallRTregistersToBeSavedMask(ceScheduleScavengeTrampoline, ((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg));
	/* begin PopR: */
	genoperand(PopR, LinkReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)continuation));
	return 0;
}


/*	Get the active context into ReceiverResultReg, creating it if necessary. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextNumArgs:large:inBlock: */
static NoDbgRegParms sqInt
genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    sqInt routine;

	if (isLargeContext) {
		switch (isInBlock) {
		case 0:
						routine = ceLargeActiveContextInMethodTrampoline;
			break;

		case InVanillaBlock:
						routine = ceLargeActiveContextInBlockTrampoline;
			break;

		case InFullBlock:
						routine = ceLargeActiveContextInFullBlockTrampoline;
			break;

		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	else {
		switch (isInBlock) {
		case 0:
						routine = ceSmallActiveContextInMethodTrampoline;
			break;

		case InVanillaBlock:
						routine = ceSmallActiveContextInBlockTrampoline;
			break;

		case InFullBlock:
						routine = ceSmallActiveContextInFullBlockTrampoline;
			break;

		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(numArgs));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, routine);
	(abstractInstruction->annotation = IsRelativeCall);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetBits:ofFormatByteOf:into: */
static NoDbgRegParms sqInt
genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	flag("endianness");
	/* begin MoveMb:r:R: */
	anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(3));
	}
	/* begin AndCq:R: */
	anInstruction1 = genoperandoperand(AndCqR, mask, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(mask));
	}
	return 0;
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetClassIndexOfNonImm:into: */
static NoDbgRegParms sqInt
genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant = classIndexMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return 0;
}


/*	Fetch the class object whose index is in instReg into destReg.
	It is non-obvious, but the Cogit assumes loading a class does not involve
	a runtime call, so do not call classAtIndex: */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOfClassIndex:into:scratchReg: */
static NoDbgRegParms sqInt
genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt offset;
    sqInt quickConstant1;
    sqInt quickConstant2;

	assert(instReg != destReg);
	assert(instReg != scratchReg);
	assert(destReg != scratchReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	genoperandoperand(LogicalShiftRightCqR, classTableMajorIndexShift(), scratchReg);
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), scratchReg);
	assert(!(shouldAnnotateObjectReference(classTableRootObj())));
		/* begin MoveMw:r:R: */
	offset = (classTableRootObj()) + BaseHeaderSize;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, scratchReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	quickConstant1 = classTableMinorIndexMask();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(AndCqR, quickConstant1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant1));
	}
	/* begin AddCq:R: */
	quickConstant2 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction4 = genoperandoperand(AddCqR, quickConstant2, scratchReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant2));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, scratchReg, destReg, destReg);
	return 0;
}


/*	Fetch the instance's class into destReg. If the instance is not the
	receiver and is forwarded, follow forwarding. */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOf:into:scratchReg:mayBeAForwarder: */
static NoDbgRegParms sqInt
genGetClassObjectOfintoscratchRegmayBeAForwarder(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt mayBeForwarder)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpIsImm;
    AbstractInstruction *jumpNotForwarded;
    AbstractInstruction *loop;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	if ((instReg == destReg)
	 || ((instReg == scratchReg)
	 || (destReg == scratchReg))) {
		return BadRegisterSet;
	}
	loop = genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpIsImm = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	flag("endianness");
	/* begin MoveMw:r:R: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, instReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	/* begin AndCq:R: */
	quickConstant1 = classIndexMask();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	if (mayBeForwarder) {
		/* if it is forwarded... */
		/* begin CmpCq:R: */
		quickConstant2 = isForwardedObjectClassIndexPun();
		/* begin gen:quickConstant:operand: */
		anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, scratchReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(quickConstant2));
		}
		/* ...follow the forwarding pointer and loop to fetch its classIndex */
		jumpNotForwarded = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveMw:r:R: */
		anInstruction4 = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, instReg, instReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(BaseHeaderSize));
		}
		/* begin Jump: */
		genoperand(Jump, ((sqInt)loop));
		jmpTarget(jumpNotForwarded, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	jmpTarget(jumpIsImm, genoperandoperand(MoveRR, scratchReg, destReg));
	if (scratchReg == TempReg) {
		/* begin PushR: */
		genoperand(PushR, instReg);
		genGetClassObjectOfClassIndexintoscratchReg(destReg, instReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, instReg, destReg);
		genoperand(PopR, instReg);
	}
	else {
		genGetClassObjectOfClassIndexintoscratchReg(destReg, scratchReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, scratchReg, destReg);
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetClassTagOf:into:scratchReg: */
static NoDbgRegParms AbstractInstruction *
genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
	return genGetInlineCacheClassTagFromintoforEntry(instReg, destReg, 1);
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetCompactClassIndexNonImmOf:into: */
static NoDbgRegParms sqInt
genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg)
{
	return genGetClassIndexOfNonImminto(instReg, destReg);
}

	/* CogObjectRepresentationForSpur>>#genGetDoubleValueOf:into: */
static NoDbgRegParms sqInt
genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveM64:r:Rd: */
	anInstruction = genoperandoperandoperand(MoveM64rRd, BaseHeaderSize, srcReg, destFPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(BaseHeaderSize));
	}
	return 0;
}


/*	Get the format field of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into: */
static NoDbgRegParms sqInt
genGetFormatOfinto(sqInt srcReg, sqInt destReg)
{
	return genGetBitsofFormatByteOfinto(formatMask(), srcReg, destReg);
}


/*	Get the format of the object in sourceReg into destReg. If
	scratchRegOrNone is not NoReg, load at least the least significant 32-bits
	(64-bits in 64-bits) of the
	header word, which contains the format, into scratchRegOrNone. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into:leastSignificantHalfOfBaseHeaderIntoScratch: */
static NoDbgRegParms sqInt
genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt quickConstant;

	if (scratchRegOrNone == NoReg) {
		flag("endianness");
		/* begin MoveMb:r:R: */
		anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(3));
		}
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchRegOrNone);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		gLogicalShiftRightCqRR(formatShift(), scratchRegOrNone, destReg);
	}
	/* begin AndCq:R: */
	quickConstant = formatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	return 0;
}


/*	Get the size in word-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetNumSlotsOf:into: */
static NoDbgRegParms sqInt
genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt quickConstant;

	assert(srcReg != destReg);
	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin CmpCq:R: */
	quickConstant = numSlotsMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	The raw numSlots field is the most significant byte of the 64-bit header
	word. MoveMbrR zero-extends. */

	/* CogObjectRepresentationForSpur>>#genGetRawSlotSizeOfNonImm:into: */
static NoDbgRegParms sqInt
genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveMb:r:R: */
	anInstruction = genoperandoperandoperand(MoveMbrR, 7, sourceReg, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(7));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genJumpImmediate: */
static NoDbgRegParms AbstractInstruction *
genJumpImmediate(sqInt aRegister)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin TstCq:R: */
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(TstCqR, quickConstant, aRegister);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genJumpImmutable:scratchReg: */
#if IMMUTABILITY
static NoDbgRegParms AbstractInstruction *
genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant = immutableBitMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(TstCqR, quickConstant, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpMutable:scratchReg: */
#if IMMUTABILITY
static NoDbgRegParms AbstractInstruction *
genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveMw:r:R: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin genJumpBaseHeaderMutable: */
	quickConstant = immutableBitMask();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(TstCqR, quickConstant, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpNotCharacterInScratchReg: */
static NoDbgRegParms AbstractInstruction *
genJumpNotCharacterInScratchReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;
    sqInt quickConstant1;

	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin CmpCq:R: */
	quickConstant1 = characterTag();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genLcFirstFieldPointer: */
static NoDbgRegParms void
genLcFirstFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	ssPushNativeRegister(objectReg);
}


/*	TODO: Retrieve the number of fixed fields. */

	/* CogObjectRepresentationForSpur>>#genLcFirstIndexableFieldPointer: */
static NoDbgRegParms void
genLcFirstIndexableFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	ssPushNativeRegister(objectReg);
}


/*	Check for integer */

	/* CogObjectRepresentationForSpur>>#genLcIsBytes:to: */
static NoDbgRegParms void
genLcIsBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isCompiledMethod;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotBytes;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* Get the format */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin CmpCq:R: */
	quickConstant1 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	isNotBytes = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant2));
	}
	/* True result */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	/* False result */
	cont = genoperand(Jump, ((sqInt)0));
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBytes, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin MoveCq:R: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsFloatObject:to: */
static NoDbgRegParms void
genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsIndexable:to: */
static NoDbgRegParms void
genLcIsIndexableto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	ssPushNativeRegister(valueReg);
}


/*	Check for the immediate case */

	/* CogObjectRepresentationForSpur>>#genLcIsIntegerObject:to: */
static NoDbgRegParms void
genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *cont;
    AbstractInstruction *falseResult;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isLargeNegativeInteger;
    AbstractInstruction *isLargePositiveInteger;
    sqInt quickConstant;
    AbstractInstruction *trueResult;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	quickConstant = smallIntegerTag();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* Check the non-immediate case */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetClassIndexOfNonImminto(objectReg, TempReg);
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, ClassLargePositiveInteger, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(ClassLargePositiveInteger));
	}
	isLargePositiveInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargeNegativeInteger, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(ClassLargeNegativeInteger));
	}
	isLargeNegativeInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, valueReg, valueReg);
	/* True result */
	falseResult = genoperand(Jump, ((sqInt)0));
	trueResult = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isLargePositiveInteger, trueResult);
	jmpTarget(isLargeNegativeInteger, trueResult);
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	cont = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(falseResult, cont);
	jmpTarget(isImmediate, cont);
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsPointers:to: */
static NoDbgRegParms void
genLcIsPointersto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotPointers;
    sqInt quickConstant;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* Get the format */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(9));
	}
	/* True result */
	isNotPointers = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction2 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(1));
	}
	/* False result */
	cont = genoperand(Jump, ((sqInt)0));
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotPointers, falseTarget);
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWordsOrBytes:to: */
static NoDbgRegParms void
genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isCompiledMethod;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotBits;
    sqInt quickConstant;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* Get the format */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(9));
	}
	isNotBits = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction2 = genoperandoperand(CmpCqR, 24, valueReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(24));
	}
	/* True result */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(1));
	}
	/* False result */
	cont = genoperand(Jump, ((sqInt)0));
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBits, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin MoveCq:R: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWords:to: */
static NoDbgRegParms void
genLcIsWordsto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *cont;
    AbstractInstruction *falseTarget;
    AbstractInstruction *isImmediate;
    AbstractInstruction *isNotWords;
    sqInt quickConstant;
    sqInt quickConstant3;

	isNotWords = ((AbstractInstruction *) 0);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	quickConstant = tagMask();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* Get the format */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
		/* begin CmpCq:R: */
	quickConstant3 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, valueReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant3));
	}
	isNotWords = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction4 = genoperandoperand(MoveCqR, 1, valueReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(1));
	}
	/* False result */
	cont = genoperand(Jump, ((sqInt)0));
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotWords, falseTarget);
	/* begin MoveCq:R: */
	anInstruction5 = genoperandoperand(MoveCqR, 0, valueReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(0));
	}
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:at: */
static NoDbgRegParms void
genLcLoadObjectat(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, fieldIndex, object, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:field: */
static NoDbgRegParms void
genLcLoadObjectfield(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = BaseHeaderSize + (BytesPerOop * fieldIndex);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, object, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:at: */
static NoDbgRegParms void
genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(8));
	}
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, value, fieldIndex, object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:field: */
static NoDbgRegParms void
genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveR:Mw:r: */
	offset = BaseHeaderSize + (fieldIndex * BytesPerOop);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction = genoperandoperandoperand(MoveRMwr, value, offset, object);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
}


/*	Generate a call to code that allocates a new Array of size.
	The Array should be initialized with nils iff initialize is true.
	The size arg is passed in SendNumArgsReg, the result
	must come back in ReceiverResultReg. */

	/* CogObjectRepresentationForSpur>>#genNewArrayOfSize:initialized: */
static NoDbgRegParms sqInt
genNewArrayOfSizeinitialized(sqInt size, sqInt initialize)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    usqLong header;
    sqInt i;
    sqInt offset;
    sqInt offset1;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;

	assert(size < (numSlotsMask()));
	header = headerForSlotsformatclassIndex(size, arrayFormat(), ClassArrayCompactIndex);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), ReceiverResultReg));
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction21 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral((header) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction31)) {
		(anInstruction31->dependent = locateLiteral(4));
	}
	if (initialize
	 && (size > 0)) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(nilObject())) {
			annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), TempReg)), nilObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant = nilObject();
			/* begin gen:quickConstant:operand: */
			anInstruction = genoperandoperand(MoveCqR, quickConstant, TempReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(quickConstant));
			}
		}
		for (i = 0; i < size; i += 1) {
			/* begin MoveR:Mw:r: */
			offset = (i * BytesPerWord) + BaseHeaderSize;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction1 = genoperandoperandoperand(MoveRMwr, TempReg, offset, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(offset));
			}
		}
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	offset1 = smallObjectBytesForSlots(size);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction2 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset1, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset1));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, TempReg, freeStartAddress()));
	quickConstant1 = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant1));
	}
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Create a closure with the given startpc, numArgs and numCopied
	within a context with ctxtNumArgs, large if isLargeCtxt that is in a
	block if isInBlock. Do /not/ initialize the copied values. */

	/* CogObjectRepresentationForSpur>>#genNoPopCreateClosureAt:numArgs:numCopied:contextNumArgs:large:inBlock: */
static NoDbgRegParms sqInt
genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    usqInt byteSize;
    usqLong header;
    int numSlots;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt quickConstant;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultRega and thence in ClassReg. */
	genGetActiveContextNumArgslargeinBlock(ctxtNumArgs, isLargeCtxt, isInBlock);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	numSlots = ClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassBlockClosureCompactIndex);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), ReceiverResultReg));
	anInstruction7 = genoperandoperand(MoveCqR, ((usqInt) header), TempReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(((usqInt) header)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction21 = genoperandoperand(MoveCqR, (header) >> 32, TempReg);
	if (usesOutOfLineLiteral(anInstruction21)) {
		(anInstruction21->dependent = locateLiteral((header) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction31)) {
		(anInstruction31->dependent = locateLiteral(4));
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(byteSize));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, TempReg, freeStartAddress()));
	quickConstant = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin MoveR:Mw:r: */
	offset = (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction2 = genoperandoperandoperand(MoveRMwr, ClassReg, offset, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset));
	}
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, (((usqInt)bcpc << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral((((usqInt)bcpc << 1) | 1)));
	}
	/* begin MoveR:Mw:r: */
	offset1 = (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction4 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(offset1));
	}
	/* begin MoveCq:R: */
	anInstruction5 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral((((usqInt)numArgs << 1) | 1)));
	}
	/* begin MoveR:Mw:r: */
	offset2 = (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction6 = genoperandoperandoperand(MoveRMwr, TempReg, offset2, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(offset2));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveAsCharacter */
static int
genPrimitiveAsCharacter(void)
{
    AbstractInstruction *jumpNotInt;
    AbstractInstruction *jumpOutOfRange;
    sqInt reg;

	jumpNotInt = ((AbstractInstruction *) 0);
	if (methodOrBlockNumArgs == 0) {
		reg = ReceiverResultReg;
	}
	else {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		reg = Arg0Reg;
		/* begin genLoadArgAtDepth:into: */
		assert(0 < (numRegArgs()));
		jumpNotInt = genJumpNotSmallInteger(reg);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	jumpOutOfRange = jumpNotCharacterUnsignedValueInRegister(TempReg);
	genConvertSmallIntegerToCharacterInReg(reg);
	if (reg != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, reg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOutOfRange, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (reg != ReceiverResultReg) {
		jmpTarget(jumpNotInt, ((AbstractInstruction *) (((jumpOutOfRange->operands))[0])));
	}
	return CompletePrimitive;
}


/*	Generate primitive 60, at: with unsigned access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveAt */
static sqInt
genPrimitiveAt(void)
{
	return genPrimitiveAtSigned(0);
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveIdenticalOrNotIf: */
static NoDbgRegParms sqInt
genPrimitiveIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *comp;
    AbstractInstruction *jumpCmp;
    sqInt quickConstant;
    sqInt quickConstant1;


	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin CmpR:R: */
	assert(!((Arg0Reg == SPReg)));
	comp = genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	if (orNot) {
		jumpCmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	else {
		jumpCmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(trueObject())) {
		annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = trueObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!orNot) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant1 = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(MoveCqR, quickConstant1, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant1));
		}
	}
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	Generate primitive 164, at: with signed access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveIntegerAt */
static sqInt
genPrimitiveIntegerAt(void)
{
	return genPrimitiveAtSigned(1);
}


/*	Generate primitive 165, at:put: with signed access for pure bits classes. */

	/* CogObjectRepresentationForSpur>>#genPrimitiveIntegerAtPut */
static sqInt
genPrimitiveIntegerAtPut(void)
{
	return genPrimitiveAtPutSigned(1);
}


/*	<returnTypeC: #'AbstractInstruction *'> */

	/* CogObjectRepresentationForSpur>>#genPrimitiveMakePoint */
static sqInt
genPrimitiveMakePoint(void)
{
    sqInt allocSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *jumpFail;
    usqLong newPointHeader;
    sqInt offset;
    sqInt quickConstant;
    sqInt resultReg;
    sqInt scratchReg;

	resultReg = ClassReg;
	/* <var: #jumpFail type: #'AbstractInstruction *'> */
	scratchReg = SendNumArgsReg;
	allocSize = BaseHeaderSize + (BytesPerWord * 2);
	newPointHeader = headerForSlotsformatclassIndex(2, nonIndexablePointerFormat(), ClassPointCompactIndex);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveAwR, freeStartAddress(), resultReg));
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, allocSize, resultReg, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(allocSize));
	}
	/* begin CmpCq:R: */
	quickConstant = getScavengeThreshold();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, scratchReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpFail = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(freeStartAddress(), genoperandoperand(MoveRAw, scratchReg, freeStartAddress()));
	anInstruction4 = genoperandoperand(MoveCqR, ((usqInt) newPointHeader), scratchReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(((usqInt) newPointHeader)));
	}
	/* begin MoveR:Mw:r: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, scratchReg, 0, resultReg);
	if (usesOutOfLineLiteral(anInstruction11)) {
		(anInstruction11->dependent = locateLiteral(0));
	}
	/* begin MoveCq:R: */
	anInstruction2 = genoperandoperand(MoveCqR, (newPointHeader) >> 32, scratchReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral((newPointHeader) >> 32));
	}
	/* begin MoveR:Mw:r: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, scratchReg, 4, resultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(4));
	}
	/* begin MoveR:Mw:r: */
	anInstruction5 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, BaseHeaderSize, resultReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin MoveR:Mw:r: */
	offset = BaseHeaderSize + BytesPerWord;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction6 = genoperandoperandoperand(MoveRMwr, Arg0Reg, offset, resultReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(offset));
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveObjectAt */
static sqInt
genPrimitiveObjectAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt headerReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBounds;
    AbstractInstruction *jumpNotHeaderIndex;
    sqInt quickConstant;
    sqInt quickConstant1;


	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genGetMethodHeaderOfintoscratch(ReceiverResultReg, (headerReg = Arg1Reg), TempReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)1 << 1) | 1), Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)1 << 1) | 1)));
	}
	jumpNotHeaderIndex = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, headerReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotHeaderIndex, gAndCqR((((usqInt)(alternateHeaderNumLiteralsMask()) << 1) | 1), headerReg));
	/* begin SubCq:R: */
	quickConstant = ((((usqInt)1 << 1) | 1)) - (smallIntegerTag());
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(SubCqR, quickConstant, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	/* begin CmpR:R: */
	assert(!((headerReg == SPReg)));
	genoperandoperand(CmpRR, headerReg, Arg0Reg);
	jumpBounds = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin AddCq:R: */
	quickConstant1 = ((usqInt)(BaseHeaderSize)) >> (shiftForWord());
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant1, Arg0Reg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg0Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpBounds, gAddCqR(((((usqInt)1 << 1) | 1)) - (smallIntegerTag()), Arg0Reg));
	jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: lengthOf:baseHeader:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveSize */
static sqInt
genPrimitiveSize(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *jump32BitLongsDone;
    AbstractInstruction *jump64BitLongsDone;
    AbstractInstruction *jumpArrayDone;
    AbstractInstruction *jumpBytesDone;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpIs64BitLongs;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsContext1;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpNotIndexable1;
    AbstractInstruction *jumpShortsDone;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	/* begin genGetSizeOf:into:formatReg:scratchReg:abortJumpsInto: */
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, SendNumArgsReg, TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	jumpArrayDone = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	jumpNotIndexable1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = weakArrayFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant2));
	}
	jumpHasFixedFields = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant3));
	}
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstLongFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant4, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(quickConstant4));
	}
	jump32BitLongsDone = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant5 = sixtyFourBitIndexableFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction5 = genoperandoperand(CmpCqR, quickConstant5, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(quickConstant5));
	}
	/* For now ignore 64-bit indexability. */
	jumpIs64BitLongs = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	jmpTarget(jumpNotIndexable1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpNotIndexable1 = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg));
	/* begin AndCq:R: */
	anInstruction6 = genoperandoperand(AndCqR, BytesPerWord - 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord - 1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	jumpBytesDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin AndCq:R: */
	anInstruction7 = genoperandoperand(AndCqR, 1, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(1));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	jumpShortsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIs64BitLongs, genoperandoperand(LogicalShiftRightCqR, 1, ClassReg));
	/* formatReg contains fmt, now up for grabs.
	   destReg contains numSlots, precious.
	   sourceReg must be preserved */
	jump64BitLongsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasFixedFields, gAndCqR(classIndexMask(), TempReg));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, SendNumArgsReg);
	anInstruction8 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(ClassMethodContextCompactIndex));
	}
	jumpIsContext1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, ClassReg);
	genGetClassObjectOfClassIndexintoscratchReg(SendNumArgsReg, ClassReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ClassReg, SendNumArgsReg);
	genConvertSmallIntegerToIntegerInReg(SendNumArgsReg);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	quickConstant6 = fixedFieldsOfClassFormatMask();
	/* begin gen:quickConstant:operand: */
	anInstruction9 = genoperandoperand(AndCqR, quickConstant6, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction9)) {
		(anInstruction9->dependent = locateLiteral(quickConstant6));
	}
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	jmpTarget(jumpArrayDone, jmpTarget(jump64BitLongsDone, jmpTarget(jump32BitLongsDone, jmpTarget(jumpShortsDone, jmpTarget(jumpBytesDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	jumpNotIndexable = jumpNotIndexable1;
	jumpIsContext = jumpIsContext1;
	genConvertIntegerInRegtoSmallIntegerInReg(ClassReg, ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}


/*	primitiveCompareWith: */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringCompareWith */
static sqInt
genPrimitiveStringCompareWith(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *instr;
    AbstractInstruction *jump;
    AbstractInstruction *jumpAbove;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpMidFailure;
    AbstractInstruction *jumpSuccess;
    sqInt minSizeReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt string1CharOrByteSizeReg;
    sqInt string1Reg;
    sqInt string2CharOrByteSizeReg;
    sqInt string2Reg;


	/* I redefine those name to ease program comprehension */
	string1Reg = ReceiverResultReg;
	string2Reg = Arg0Reg;
	string1CharOrByteSizeReg = Arg1Reg;
	string2CharOrByteSizeReg = ClassReg;
	/* Load arguments in reg */
	minSizeReg = SendNumArgsReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetFormatOfinto(string1Reg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant1));
	}
	jumpIncorrectFormat2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string1Reg, string1CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string1CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string1CharOrByteSizeReg);
	genGetFormatOfinto(string2Reg, TempReg);
	/* begin CmpCq:R: */
	quickConstant2 = firstByteFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant2));
	}
	jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(quickConstant3));
	}
	jumpIncorrectFormat4 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string2Reg, string2CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string2CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string2CharOrByteSizeReg);
	assert(!((string1CharOrByteSizeReg == SPReg)));
	genoperandoperand(CmpRR, string1CharOrByteSizeReg, string2CharOrByteSizeReg);
	jumpAbove = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, string1CharOrByteSizeReg, minSizeReg);
	jump = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpAbove, genoperandoperand(MoveRR, string2CharOrByteSizeReg, minSizeReg));
	jmpTarget(jump, gCmpCqR(0, minSizeReg));
	/* if one of the string is empty, no need to go through the comparing loop */
	/* Compare the bytes */
	jumpSuccess = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction4 = genoperandoperand(MoveCqR, BaseHeaderSize, TempReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(BaseHeaderSize));
	}
	/* begin AddCq:R: */
	anInstruction5 = genoperandoperand(AddCqR, BaseHeaderSize, minSizeReg);
	if (usesOutOfLineLiteral(anInstruction5)) {
		(anInstruction5->dependent = locateLiteral(BaseHeaderSize));
	}
	instr = genoperandoperandoperand(MoveXbrRR, TempReg, string1Reg, string1CharOrByteSizeReg);
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, TempReg, string2Reg, string2CharOrByteSizeReg);
	genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg);
	/* the 2 compared characters are different, exit the loop */
	jumpMidFailure = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	anInstruction6 = genoperandoperand(AddCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(1));
	}
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, minSizeReg);
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)instr));
	genGetNumBytesOfinto(string1Reg, string1CharOrByteSizeReg);
	genGetNumBytesOfinto(string2Reg, string2CharOrByteSizeReg);
	jmpTarget(jumpSuccess, genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg));
	jmpTarget(jumpMidFailure, genoperandoperand(MoveRR, string1CharOrByteSizeReg, ReceiverResultReg));
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin genPrimReturn */
	if (methodOrBlockNumArgs <= (numRegArgs())) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}


/*	replaceFrom: start to: stop with: replacement startingAt: repStart. 
	
	The primitive in the JIT tries to deal with two pathological cases, copy
	of arrays and byteStrings,
	which often copies only a dozen of fields and where switching to the C
	runtime cost a lot.
	
	Based on heuristics on the method class, I generate a quick array path
	(typically for Array),
	a quick byteString path (typically for ByteString, ByteArray and
	LargeInteger) or no quick 
	path at all (Typically for Bitmap).
	
	The many tests to ensure that the primitive won't fail are not super
	optimised (multiple reloading
	or stack arguments in registers) but this is still good enough and worth
	it since we're avoiding 
	the Smalltalk to C stack switch. The tight copying loops are optimised. 
	
	It is possible to build a bigger version with the 2 different paths but I
	(Clement) believe this 
	is too big machine code wise to be worth it.
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringReplace */
static sqInt
genPrimitiveStringReplace(void)
{
    sqInt adjust;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt arrayReg;
    AbstractInstruction *inst;
    AbstractInstruction *instr;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jumpEmpty;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpNotSmi1;
    AbstractInstruction *jumpNotSmi2;
    AbstractInstruction *jumpNotSmi3;
    AbstractInstruction *jumpOutOfBounds1;
    AbstractInstruction *jumpOutOfBounds2;
    AbstractInstruction *jumpOutOfBounds3;
    AbstractInstruction *jumpOutOfBounds4;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt offset9;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt replReg;
    sqInt repStartReg;
    sqInt result;
    sqInt startReg;
    sqInt stopReg;


	/* Can I generate a quick path for this method ? */
	jumpImmutable = ((AbstractInstruction *) 0);
	jumpOutOfBounds3 = ((AbstractInstruction *) 0);
	jumpOutOfBounds4 = ((AbstractInstruction *) 0);
	if (!((maybeMethodClassOfseemsToBeInstantiating(methodObj, arrayFormat()))
		 || (maybeMethodClassOfseemsToBeInstantiating(methodObj, firstByteFormat())))) {
		return UnimplementedPrimitive;
	}
	arrayReg = ReceiverResultReg;
	startReg = Arg0Reg;
	stopReg = Arg1Reg;
	replReg = ClassReg;
	/* Load arguments in reg */
	repStartReg = SendNumArgsReg;
	/* begin genStackArgAt:into: */
	offset = (0) * BytesPerWord;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction14 = genoperandoperandoperand(MoveMwrR, offset, SPReg, repStartReg);
	if (usesOutOfLineLiteral(anInstruction14)) {
		(anInstruction14->dependent = locateLiteral(offset));
	}
	/* begin genStackArgAt:into: */
	offset1 = (1) * BytesPerWord;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction15 = genoperandoperandoperand(MoveMwrR, offset1, SPReg, replReg);
	if (usesOutOfLineLiteral(anInstruction15)) {
		(anInstruction15->dependent = locateLiteral(offset1));
	}
	/* begin genStackArgAt:into: */
	offset2 = (2) * BytesPerWord;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction16 = genoperandoperandoperand(MoveMwrR, offset2, SPReg, stopReg);
	if (usesOutOfLineLiteral(anInstruction16)) {
		(anInstruction16->dependent = locateLiteral(offset2));
	}
	/* begin genStackArgAt:into: */
	offset3 = (3) * BytesPerWord;
	/* begin gen:quickConstant:operand:operand: */
	anInstruction17 = genoperandoperandoperand(MoveMwrR, offset3, SPReg, startReg);
	if (usesOutOfLineLiteral(anInstruction17)) {
		(anInstruction17->dependent = locateLiteral(offset3));
	}
	jumpNotSmi1 = genJumpNotSmallInteger(repStartReg);
	jumpNotSmi2 = genJumpNotSmallInteger(stopReg);
	/* repl non immediate or fail the primitive */
	jumpNotSmi3 = genJumpNotSmallInteger(startReg);
	/* if start>stop primitive success */
	jumpImm = genJumpImmediate(replReg);
	/* begin CmpR:R: */
	assert(!((startReg == SPReg)));
	genoperandoperand(CmpRR, startReg, stopReg);
	/* If receiver immutable fail the primitive */
	jumpEmpty = genConditionalBranchoperand(JumpLess, ((sqInt)0));
#  if IMMUTABILITY
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);
#  endif

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), startReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)0 << 1) | 1)));
	}
	/* 0 >= replStart, fail */
	jumpOutOfBounds1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), repStartReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral((((usqInt)0 << 1) | 1)));
	}
	/* --- Pointer object version --- */
	jumpOutOfBounds2 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	if (maybeMethodClassOfseemsToBeInstantiating(methodObj, arrayFormat())) {
		/* Are they both array format ? */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, startReg);
		/* begin CmpCq:R: */
		quickConstant = arrayFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction2 = genoperandoperand(CmpCqR, quickConstant, startReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(quickConstant));
		}
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant1 = arrayFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction3 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(quickConstant1));
		}
		/* Both objects are arrays, */
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, TempReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* rep size < repStart - start + stop */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		genGetNumSlotsOfinto(replReg, TempReg);
		/* begin genStackArgAt:into: */
		offset4 = (3) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction18 = genoperandoperandoperand(MoveMwrR, offset4, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(offset4));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		genoperandoperand(AddRR, repStartReg, stopReg);
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* Everything in bounds */
		/* PossibleRemembered object */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(storeCheckBoundary(), genoperandoperand(MoveCwR, storeCheckBoundary(), TempReg));
		assert(!((TempReg == SPReg)));
		genoperandoperand(CmpRR, TempReg, arrayReg);
		jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(arrayReg, TempReg);
		backEnd();
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		callStoreCheckTrampoline();
		/* begin PopR: */
		genoperand(PopR, LinkReg);
		jmpTarget(jmpDestYoung, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		jmpTarget(jmpAlreadyRemembered, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin genStackArgAt:into: */
		offset5 = (2) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction19 = genoperandoperandoperand(MoveMwrR, offset5, SPReg, stopReg);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(offset5));
		}
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), repStartReg);
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = (((usqInt)(BaseHeaderSize)) >> (shiftForWord())) - 1;
		if (adjust != 0) {
			/* begin AddCq:R: */
			anInstruction4 = genoperandoperand(AddCqR, adjust, startReg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(adjust));
			}
			/* begin AddCq:R: */
			anInstruction5 = genoperandoperand(AddCqR, adjust, stopReg);
			if (usesOutOfLineLiteral(anInstruction5)) {
				(anInstruction5->dependent = locateLiteral(adjust));
			}
		}
		instr = genoperandoperandoperand(MoveXwrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xwr:R: */
		genoperandoperandoperand(MoveRXwrR, TempReg, startReg, arrayReg);
		anInstruction6 = genoperandoperand(AddCqR, 1, startReg);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(1));
		}
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, 
		/* begin genPrimReturn */
(methodOrBlockNumArgs <= (numRegArgs())
			? genoperand(RetN, 0)
			: genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord)));
		jmpTarget(jumpIncorrectFormat1, jmpTarget(jumpIncorrectFormat2, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	if (maybeMethodClassOfseemsToBeInstantiating(methodObj, firstByteFormat())) {
		/* Are they both byte array format ? CompiledMethod excluded */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, repStartReg);
		/* begin CmpCq:R: */
		quickConstant2 = firstByteFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction7 = genoperandoperand(CmpCqR, quickConstant2, repStartReg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(quickConstant2));
		}
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant3 = firstCompiledMethodFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction8 = genoperandoperand(CmpCqR, quickConstant3, repStartReg);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(quickConstant3));
		}
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant4 = firstByteFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction9 = genoperandoperand(CmpCqR, quickConstant4, TempReg);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(quickConstant4));
		}
		jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant5 = firstCompiledMethodFormat();
		/* begin gen:quickConstant:operand: */
		anInstruction10 = genoperandoperand(CmpCqR, quickConstant5, TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(quickConstant5));
		}
		/* Both objects are byte arrays */
		jumpIncorrectFormat4 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* rep size < repStart - start + stop */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, repStartReg, TempReg);
		offset6 = (0) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction20 = genoperandoperandoperand(MoveMwrR, offset6, SPReg, repStartReg);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(offset6));
		}
		/* begin genStackArgAt:into: */
		offset7 = (3) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction21 = genoperandoperandoperand(MoveMwrR, offset7, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction21)) {
			(anInstruction21->dependent = locateLiteral(offset7));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		genoperandoperand(AddRR, repStartReg, stopReg);
		genGetNumSlotsOfinto(replReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* Everything in bounds */
		/* Copy the bytes */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin genStackArgAt:into: */
		offset8 = (3) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction22 = genoperandoperandoperand(MoveMwrR, offset8, SPReg, startReg);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(offset8));
		}
		genConvertSmallIntegerToIntegerInReg(startReg);
		/* begin genStackArgAt:into: */
		offset9 = (2) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction23 = genoperandoperandoperand(MoveMwrR, offset9, SPReg, stopReg);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(offset9));
		}
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = BaseHeaderSize - 1;
		if (adjust != 0) {
			/* begin AddCq:R: */
			anInstruction11 = genoperandoperand(AddCqR, adjust, startReg);
			if (usesOutOfLineLiteral(anInstruction11)) {
				(anInstruction11->dependent = locateLiteral(adjust));
			}
			/* begin AddCq:R: */
			anInstruction12 = genoperandoperand(AddCqR, adjust, stopReg);
			if (usesOutOfLineLiteral(anInstruction12)) {
				(anInstruction12->dependent = locateLiteral(adjust));
			}
		}
		instr = genoperandoperandoperand(MoveXbrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xbr:R: */
		genoperandoperandoperand(MoveRXbrR, TempReg, startReg, arrayReg);
		anInstruction13 = genoperandoperand(AddCqR, 1, startReg);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(1));
		}
		/* begin CmpR:R: */
		assert(!((startReg == SPReg)));
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, 
		/* begin genPrimReturn */
(methodOrBlockNumArgs <= (numRegArgs())
			? genoperand(RetN, 0)
			: genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord)));
		jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	}
	if (((result = compileInterpreterPrimitive())) < 0) {
		return result;
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotSmi1, jmpTarget(jumpNotSmi2, jmpTarget(jumpNotSmi3, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	jmpTarget(jumpOutOfBounds1, jmpTarget(jumpOutOfBounds2, jmpTarget(jumpOutOfBounds3, jmpTarget(jumpOutOfBounds4, ((AbstractInstruction *) (((jumpImm->operands))[0]))))));
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpImm->operands))[0])));
#  endif

	return CompletePrimitive;
}

	/* CogObjectRepresentationForSpur>>#genSetSmallIntegerTagsIn: */
static NoDbgRegParms sqInt
genSetSmallIntegerTagsIn(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin OrCq:R: */
	anInstruction = genoperandoperand(OrCqR, 1, scratchReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	return 0;
}


/*	Create a trampoline to store-check the update of the receiver in a
	closure's outerContext in compileBlockFrameBuild:. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckContextReceiverTrampoline */
static usqInt
genStoreCheckContextReceiverTrampoline(void)
{
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg0Reg, TempReg, 0);
	/* begin RetN: */
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceStoreCheckContextReceiver", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate the code for a store check of valueReg into destReg. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckReceiverReg:valueReg:scratchReg:inFrame: */
static NoDbgRegParms sqInt
genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *inst;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;


	/* Is value stored an immediate?  If so we're done */
	jmpAlreadyRemembered = ((AbstractInstruction *) 0);
	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(valueReg);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(storeCheckBoundary(), genoperandoperand(MoveCwR, storeCheckBoundary(), scratchReg));
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* Is value stored old?  If so we're done. */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, valueReg);
	/* value is young and target is old.
	   Need to remember this only if the remembered bit is not already set. */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	assert(destReg == ReceiverResultReg);
	/* begin evaluateTrampolineCallBlock:protectLinkRegIfNot: */
	if (inFrame) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		abstractInstruction1 = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction1->annotation = IsRelativeCall);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:destReg:scratchReg:inFrame:needsStoreCheck: */
static NoDbgRegParms sqInt
genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    sqInt offset;


	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin MoveR:Mw:r: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, offset, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	if (needsStoreCheck) {
		return genStoreCheckReceiverRegvalueRegscratchReginFrame(destReg, sourceReg, scratchReg, inFrame);
	}
	return 0;
}


/*	This method is used for unchecked stores in objects after their creation
	(typically, inlined creation of Array, closures and some temp vectors). 
	Currently there is no need to do the immutability check here
 */

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:intoNewObjectInDestReg: */
static NoDbgRegParms sqInt
genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveR:Mw:r: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, offset, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	return 0;
}


/*	Convention:
	- RcvrResultReg holds the object mutated.
	If immutability failure:
	- TempReg holds the instance variable index mutated 
	if instVarIndex > numDedicatedStoreTrampoline
	- ClassReg holds the value to store
	Registers are not lived across this trampoline as the 
	immutability failure may need new stack frames. */

	/* CogObjectRepresentationForSpur>>#genStoreTrampolineCalled:instVarIndex: */
#if IMMUTABILITY
static NoDbgRegParms usqInt
genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex)
{
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpImmutable1;
    AbstractInstruction *jumpRC;
    sqInt pushLinkReg;
    usqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	if (CheckRememberedInTrampoline) {
		/* begin genStoreTrampolineCheckingRememberedCalled:instVarIndex: */
		/* Store check */
		/* If on 64-bits and doing the remembered bit test here, we can combine the tests to fetch the header once. */
		jumpImmutable1 = genJumpImmutablescratchReg(ReceiverResultReg, SendNumArgsReg);
				jumpRC = genCheckRememberedBitOfscratch(ReceiverResultReg, SendNumArgsReg);
		assert(((jumpRC->opcode)) == JumpNonZero);
		(jumpRC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpRC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(remember, 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, 
		/* begin returnRegForStoreCheck */
(((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
			? ReceiverResultReg
			: ABIResultReg));
		jmpTarget(jumpImmutable1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceCannotAssignTowithIndexvalueToAssign, 3, ReceiverResultReg, (instVarIndex < (NumStoreTrampolines - 1)
			? (				/* begin trampolineArgConstant: */
					assert(instVarIndex >= 0),
				-2 - instVarIndex)
			: TempReg), ClassReg, null, 0 /* begin emptyRegisterMask */, 1, NoReg);
	}
	else {
		/* begin genStoreTrampolineNotCheckingRememberedCalled:instVarIndex: */
		genSmalltalkToCStackSwitch((pushLinkReg = 1 /* begin hasLinkRegister */));
		/* Store check */
		jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, SendNumArgsReg);
		compileCallFornumArgsargargargargresultRegregsToSave(remember, 1, ReceiverResultReg, null, null, null, 
		/* begin returnRegForStoreCheck */
(((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)
			? ReceiverResultReg
			: ABIResultReg), 0 /* begin emptyRegisterMask */);
		genLoadStackPointers(backEnd());
		genTrampolineReturn(pushLinkReg);
		jmpTarget(jumpImmutable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileCallFornumArgsargargargargresultRegregsToSave(ceCannotAssignTowithIndexvalueToAssign, 3, ReceiverResultReg, (instVarIndex < (NumStoreTrampolines - 1)
			? (				/* begin trampolineArgConstant: */
					assert(instVarIndex >= 0),
				-2 - instVarIndex)
			: TempReg), ClassReg, null, NoReg, 0 /* begin emptyRegisterMask */);
		genLoadStackPointers(backEnd());
		genTrampolineReturn(pushLinkReg);
	}
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}
#endif /* IMMUTABILITY */


/*	Store check code is duplicated to use a single trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityAndStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static NoDbgRegParms sqInt
genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *immutableJump;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;
    sqInt offset;

	jmpAlreadyRemembered = ((AbstractInstruction *) 0);
	immutableJump = genJumpImmutablescratchReg(destReg, scratchReg);
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin MoveR:Mw:r: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, offset, destReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(sourceReg);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(storeCheckBoundary(), genoperandoperand(MoveCwR, storeCheckBoundary(), scratchReg));
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* Is value stored old?  If so we're done. */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	assert(!((scratchReg == SPReg)));
	genoperandoperand(CmpRR, scratchReg, sourceReg);
	/* value is young and target is old.
	   Need to remember this only if the remembered bit is not already set. */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	jmpTarget(immutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, index, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(index));
		}
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin annotateBytecode: */
	(abstractInstruction2->annotation = HasBytecodePC);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Gen an immutability check with no store check (e.g. assigning an immediate
	literal) 
 */
/*	imm check has its own trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityButNoStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static NoDbgRegParms sqInt
genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *immutabilityFailure;
    AbstractInstruction *mutableJump;
    sqInt offset;

	mutableJump = genJumpMutablescratchReg(destReg, scratchReg);
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, index, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(index));
		}
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin annotateBytecode: */
	(abstractInstruction2->annotation = HasBytecodePC);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	immutabilityFailure = genoperand(Jump, ((sqInt)0));
	jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin MoveR:Mw:r: */
	offset = (index * BytesPerWord) + BaseHeaderSize;
	/* begin gen:operand:quickConstant:operand: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, sourceReg, offset, destReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}
#endif /* IMMUTABILITY */


/*	We know there is a frame as immutability check requires a frame */
/*	needRestoreRcvr has to be true to keep RcvrResultReg live with the
	receiver in it across the trampoline
 */
/*	Trampoline convention... */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityCheckSourceReg:slotIndex:destReg:scratchReg:needsStoreCheck:needRestoreRcvr: */
#if IMMUTABILITY
static NoDbgRegParms sqInt
genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr)
{
	assert(destReg == ReceiverResultReg);
	assert(scratchReg == TempReg);
	assert(sourceReg == ClassReg);
	if (needsStoreCheck) {
		genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	else {
		genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Make sure SendNumArgsReg and ClassReg are available in addition to
	ReceiverResultReg and TempReg in
	genGetActiveContextNumArgs:large:inBlock:. 
 */

	/* CogObjectRepresentationForSpur>>#getActiveContextAllocatesInMachineCode */
static sqInt
getActiveContextAllocatesInMachineCode(void)
{
	return 1;
}


/*	Since all cache tags in Spur are class indices none of
	them are young or have to be updated in a scavenge. */

	/* CogObjectRepresentationForSpur>>#inlineCacheTagIsYoung: */
static NoDbgRegParms sqInt
inlineCacheTagIsYoung(sqInt cacheTag)
{
	return 0;
}

	/* CogObjectRepresentationForSpur>>#jumpNotCharacterUnsignedValueInRegister: */
static NoDbgRegParms AbstractInstruction *
jumpNotCharacterUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin CmpCq:R: */
	quickConstant = (1U << (numCharacterBits())) - 1;
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in a machine code instruction preceding address
	in cogMethodOrNil.
	Answer if code was modified. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:atpc: */
static NoDbgRegParms sqInt
markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	/* begin setCodeModified */
#  if DUAL_MAPPED_CODE_ZONE
	codeModified = 1;
#  else
	codeModified = 1;
#  endif

	objOop = followForwarded(literal);
	storeLiteralbeforeFollowingAddress(backEnd(), objOop, address);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}


/*	Mark and trace a literal in a sqInt variable of cogMethod. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:at: */
static NoDbgRegParms void
markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return;
	}
	objOop = followForwarded(literal);
	address[0] = objOop;
	markAndTraceUpdatedLiteralin(objOop, cogMethod);
}


/*	Common code to mark a literal in cogMethod and add
	the cogMethod to youngReferrers if the literal is young. */

	/* CogObjectRepresentationForSpur>>#markAndTraceUpdatedLiteral:in: */
static NoDbgRegParms void
markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil)
{
	if (isNonImmediate(objOop)) {
		if ((cogMethodOrNil != null)
		 && (isYoungObject(objOop))) {
			ensureInYoungReferrers(cogMethodOrNil);
		}
		markAndTrace(objOop);
	}
}


/*	If primIndex has an accessorDepth and fails, or it is external and fails
	with PrimErrNoMemory,
	call ceCheckAndMaybeRetryPrimitive if so If ceCheck.... answers true,
	retry the primitive. */

	/* CogObjectRepresentationForSpur>>#maybeCompileRetryOf:onPrimitiveFail:flags: */
static NoDbgRegParms sqInt
maybeCompileRetryOfonPrimitiveFailflags(void (*primitiveRoutine)(void), sqInt primIndex, sqInt flags)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmp;

	if ((accessorDepthForPrimitiveIndex(primIndex)) >= 0) {
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
		anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		jmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	}
	else {
		if (PrimNumberExternalCall != primIndex) {
			return 0;
		}
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
		anInstruction1 = genoperandoperand(CmpCqR, PrimErrNoMemory, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(PrimErrNoMemory));
		}
		jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	if (!(((flags & PrimCallNeedsNewMethod) != 0))) {
		genLoadNewMethod();
	}
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperandoperand(MoveCwR, ((sqInt)primitiveRoutine), TempReg));
	checkLiteralforInstruction(primitiveFunctionPointerAddress(), genoperandoperand(MoveRAw, TempReg, primitiveFunctionPointerAddress()));
	compileCallFornumArgsargargargargresultRegregsToSave(
		ceCheckAndMaybeRetryPrimitive,
		1,
		(		/* begin trampolineArgConstant: */
			assert(primIndex >= 0),
		-2 - primIndex),
		null,
		null,
		null,
		TempReg,
		0 /* begin emptyRegisterMask */);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Generate a shift of the register containing the class tag in a method
	cache probe.
	c.f. SpurMemoryManager>>methodCacheHashOf:with: */

	/* CogObjectRepresentationForSpur>>#maybeShiftClassTagRegisterForMethodCacheProbe: */
static NoDbgRegParms sqInt
maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg)
{

	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 2, classTagReg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#numCharacterBits */
static sqInt
numCharacterBits(void)
{
	return 30;
}

	/* CogObjectRepresentationForSpur>>#remapObject: */
static NoDbgRegParms sqInt
remapObject(sqInt objOop)
{
	assert(addressCouldBeObj(objOop));
	return (shouldRemapObj(objOop)
		? remapObj(objOop)
		: objOop);
}

	/* CogObjectRepresentationForSpur>>#remapOop: */
static NoDbgRegParms sqInt
remapOop(sqInt objOop)
{
	return (shouldRemapOop(objOop)
		? remapObj(objOop)
		: objOop);
}


/*	Objects in newSpace or oldSpace except nil, true, false &
	classTableRootObj need to be annotated.
 */

	/* CogObjectRepresentationForSpur>>#shouldAnnotateObjectReference: */
static NoDbgRegParms sqInt
shouldAnnotateObjectReference(sqInt anOop)
{
	return (isNonImmediate(anOop))
	 && ((oopisGreaterThan(anOop, classTableRootObj()))
	 || (oopisLessThan(anOop, nilObject())));
}

	/* CogObjectRepresentationForSpur>>#slotOffsetOfInstVarIndex: */
static NoDbgRegParms sqInt
slotOffsetOfInstVarIndex(sqInt index)
{
	return (index * BytesPerWord) + BaseHeaderSize;
}

	/* CogOutOfLineLiteralsARMCompiler>>#callFullInstructionByteSize */
static NoDbgRegParms sqInt
callFullInstructionByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 8;
}

	/* CogOutOfLineLiteralsARMCompiler>>#cmpC32RTempByteSize */
static NoDbgRegParms sqInt
cmpC32RTempByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 8;
}


/*	Generate an out-of-line literal. Copy the value and any annotation from
	the stand-in in the literals manager. */

	/* CogOutOfLineLiteralsARMCompiler>>#concretizeLiteral */
static NoDbgRegParms sqInt
concretizeLiteral(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
    usqInt literal;
    AbstractInstruction *literalAsInstruction;

	literalAsInstruction = ((AbstractInstruction *) (((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]));
	literal = (	/* begin isAnInstruction: */
		(addressIsInInstructions(literalAsInstruction))
	 || (literalAsInstruction == (methodLabel()))
		? (literalAsInstruction->address)
		: ((usqInt)literalAsInstruction));
	assert((((self_in_CogOutOfLineLiteralsARMCompiler->dependent)) != null)
	 && (((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->opcode)) == Literal));
	if (!(((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->annotation)) == null)) {
		assert(((self_in_CogOutOfLineLiteralsARMCompiler->annotation)) == null);
		(self_in_CogOutOfLineLiteralsARMCompiler->annotation) = (((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->annotation);
	}
	if (!(((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->address)) == null)) {
		assert(((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->address)) == ((self_in_CogOutOfLineLiteralsARMCompiler->address)));
	}
	(((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->address = (self_in_CogOutOfLineLiteralsARMCompiler->address));
	/* begin machineCodeAt:put: */
	((self_in_CogOutOfLineLiteralsARMCompiler->machineCode))[0 / 4] = literal;
	return 4;
}

	/* CogOutOfLineLiteralsARMCompiler>>#inlineCacheTagAt: */
static NoDbgRegParms sqInt
inlineCacheTagAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt callSiteReturnAddress)
{
	return longAt(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, ((usqInt)(callSiteReturnAddress - 8))));
}


/*	Answer if the receiver is a pc-dependent instruction. With out-of-line
	literals any instruction
	that refers to a literal depends on the address of the literal, so add
	them in addition to the jumps. */

	/* CogOutOfLineLiteralsARMCompiler>>#isPCDependent */
static NoDbgRegParms sqInt
isPCDependent(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return (isJump(self_in_CogOutOfLineLiteralsARMCompiler))
	 || ((((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == AlignmentNops)
	 || ((((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) != Literal)
	 && ((((self_in_CogOutOfLineLiteralsARMCompiler->dependent)) != null)
	 && (((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->opcode)) == Literal))));
}


/*	Return the literal referenced by the instruction immediately preceding
	followingAddress. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#literalBeforeFollowingAddress: */
static NoDbgRegParms sqInt
literalBeforeFollowingAddress(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt followingAddress)
{
	return longAt(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, (instructionIsLDR(self_in_CogOutOfLineLiteralsARMCompiler, longAt(followingAddress - 4))
		? followingAddress - 4
		: (followingAddress - 4) - 4)));
}


/*	Answer the size of a literal load instruction (which does not include the
	size of the literal).
	With out-of-line literals this is always a single LDR instruction that
	refers to the literal.
 */

	/* CogOutOfLineLiteralsARMCompiler>>#literalLoadInstructionBytes */
static NoDbgRegParms sqInt
literalLoadInstructionBytes(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 4;
}


/*	Answer the byte size of a MoveCwR opcode's corresponding machine code. On
	ARM this is a single instruction pc-relative register load - unless we
	have made a mistake and not turned on the out of line literals manager
 */

	/* CogOutOfLineLiteralsARMCompiler>>#loadLiteralByteSize */
static NoDbgRegParms sqInt
loadLiteralByteSize(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 4;
}


/*	Answer the maximum number of bytes of machine code generated for any
	abstract instruction.
 */

	/* CogOutOfLineLiteralsARMCompiler>>#machineCodeBytes */
static NoDbgRegParms sqInt
machineCodeBytes(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 8;
}


/*	Answer the NSSendCache for the return address of a Newspeak
	self, super, outer, or implicit receiver send. */

	/* CogOutOfLineLiteralsARMCompiler>>#nsSendCacheAt: */
static NoDbgRegParms sqInt
nsSendCacheAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt callSiteReturnAddress)
{
	return longAt(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, ((usqInt)(callSiteReturnAddress - 8))));
}


/*	The maximum offset in a LDR is (1<<12)-1, or (1<<10)-1 instructions.
	Be conservative. The issue is that one abstract instruction can emit
	multiple hardware instructions so we assume a 2 to 1 worst case of
	hardware instructions to abstract opcodes.. */

	/* CogOutOfLineLiteralsARMCompiler>>#outOfLineLiteralOpcodeLimit */
static NoDbgRegParms sqInt
outOfLineLiteralOpcodeLimit(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
	return 0x1FF;
}


/*	Extract the address of the ldr rX, [pc, #NNN] instruction at address */

	/* CogOutOfLineLiteralsARMCompiler>>#pcRelativeAddressAt: */
static NoDbgRegParms sqInt
pcRelativeAddressAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt instrAddress)
{
    sqInt inst;
    sqInt offset;

	inst = longAt(instrAddress);
	assert((inst & 0xFF5F0000U) == (ldrrnplusimm(self_in_CogOutOfLineLiteralsARMCompiler, 0, PC, 0, 0)));
	offset = inst & 0xFFF;
	return (instrAddress + 8) + ((((inst & (0x800000)) != 0)
	? offset
	: -offset));
}


/*	If possible we generate the method address using pc-relative addressing.
	If so we don't need to relocate it in code. So check if pc-relative code
	was generated, and if not, adjust a load literal. There are two cases, a
	push or a register load. If a push, then there is a register load, but in
	the instruction
	before. */

	/* CogOutOfLineLiteralsARMCompiler>>#relocateMethodReferenceBeforeAddress:by: */
static NoDbgRegParms AbstractInstruction *
relocateMethodReferenceBeforeAddressby(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt pc, sqInt delta)
{
    sqInt litAddr;
    sqInt pcPrecedingLoad;
    sqInt reference;


	/* If the load is not done via pc-relative addressing we have to relocate. */
	pcPrecedingLoad = (instructionIsPush(self_in_CogOutOfLineLiteralsARMCompiler, longAt(pc - 4))
		? pc - 4
		: pc);
	if (!(isPCRelativeValueLoad(self_in_CogOutOfLineLiteralsARMCompiler, longAt(pcPrecedingLoad - 4)))) {
		litAddr = pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, pcPrecedingLoad);
		reference = longAt(litAddr);
		longAtput(litAddr, reference + delta);
	}
	return self_in_CogOutOfLineLiteralsARMCompiler;
}


/*	Rewrite a CallFull or JumpFull instruction to transfer to a different
	target. This variant is used to rewrite cached primitive calls where we
	load the target address into ip
	and use the 'bx ip' or 'blx ip' instruction for the actual jump or call.
	Answer the extent
	of the code change which is used to compute the range of the icache to
	flush. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteFullTransferAt:target:expectedInstruction: */
static NoDbgRegParms sqInt
rewriteFullTransferAttargetexpectedInstruction(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, usqInt callSiteReturnAddress, usqInt callTargetAddress, sqInt expectedInstruction)
{
	assert((instructionBeforeAddress(self_in_CogOutOfLineLiteralsARMCompiler, callSiteReturnAddress)) == expectedInstruction);
	longAtput(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, callSiteReturnAddress - 8), callTargetAddress);
	return 0;
}


/*	Rewrite an inline cache to call a different target for a new tag. This
	variant is used
	to link unlinked sends in ceSend:to:numArgs: et al. Answer the extent of
	the code
	change which is used to compute the range of the icache to flush. */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteInlineCacheAt:tag:target: */
static NoDbgRegParms sqInt
rewriteInlineCacheAttagtarget(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress)
{
    sqInt call;
    usqInt callDistance;


	/* pc offset */
	/* return offset */
	callDistance = ((usqInt) (callTargetAddress - ((callSiteReturnAddress + 8) - 4)));
	assert(isInImmediateJumpRange(self_in_CogOutOfLineLiteralsARMCompiler, callDistance));
	call = bl(self_in_CogOutOfLineLiteralsARMCompiler, callDistance);
	longAtput(callSiteReturnAddress - 4, call);
	longAtput(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, callSiteReturnAddress - 8), cacheTag);
	assert((inlineCacheTagAt(self_in_CogOutOfLineLiteralsARMCompiler, callSiteReturnAddress)) == cacheTag);
	return 4;
}


/*	Rewrite an inline cache with a new tag. This variant is used
	by the garbage collector. */

	/* CogOutOfLineLiteralsARMCompiler>>#rewriteInlineCacheTag:at: */
static NoDbgRegParms AbstractInstruction *
rewriteInlineCacheTagat(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt cacheTag, sqInt callSiteReturnAddress)
{
	longAtput(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, callSiteReturnAddress - 8), cacheTag);
	return self_in_CogOutOfLineLiteralsARMCompiler;
}


/*	Size a jump and set its address. The target may be another instruction
	or an absolute address. On entry the address inst var holds our virtual
	address. On exit address is set to eventualAbsoluteAddress, which is
	where this instruction will be output. The span of a jump to a following
	instruction is therefore between that instruction's address and this
	instruction's address ((which are both still their virtual addresses), but
	the span of a jump to a preceding instruction or to an absolute address is
	between that instruction's address (which by now is its eventual absolute
	address) or absolute address and eventualAbsoluteAddress.
	
	ARM is simple; the 26-bit call/jump range means no short jumps. This
	routine only has to determine the targets of jumps, not determine sizes.
	
	This version also deals with out-of-line literals. If this is the real
	literal, update the stand-in in literalsManager with the address (because
	instructions referring to the literal are referring to the stand-in). If
	this is annotated with
	IsObjectReference transfer the annotation to the stand-in, whence it will
	be transferred to the real literal, simplifying update of literals. */

	/* CogOutOfLineLiteralsARMCompiler>>#sizePCDependentInstructionAt: */
static NoDbgRegParms unsigned char
sizePCDependentInstructionAt(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt eventualAbsoluteAddress)
{
    usqInt alignment;

	if (((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == AlignmentNops) {
		(self_in_CogOutOfLineLiteralsARMCompiler->address) = eventualAbsoluteAddress;
		alignment = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		return ((self_in_CogOutOfLineLiteralsARMCompiler->machineCodeSize) = ((eventualAbsoluteAddress + (alignment - 1)) & (-alignment)) - eventualAbsoluteAddress);
	}
	assert((isJump(self_in_CogOutOfLineLiteralsARMCompiler))
	 || ((((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == Call)
	 || ((((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == CallFull)
	 || ((((self_in_CogOutOfLineLiteralsARMCompiler->dependent)) != null)
	 && (((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->opcode)) == Literal)))));
	if (isJump(self_in_CogOutOfLineLiteralsARMCompiler)) {
		resolveJumpTarget(self_in_CogOutOfLineLiteralsARMCompiler);
	}
	(self_in_CogOutOfLineLiteralsARMCompiler->address) = eventualAbsoluteAddress;
	if ((((self_in_CogOutOfLineLiteralsARMCompiler->dependent)) != null)
	 && (((((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->opcode)) == Literal)) {
		if (((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == Literal) {
			(((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->address = (self_in_CogOutOfLineLiteralsARMCompiler->address));
		}
		if (((self_in_CogOutOfLineLiteralsARMCompiler->annotation)) == (getIsObjectReference())) {
			(((self_in_CogOutOfLineLiteralsARMCompiler->dependent))->annotation = (self_in_CogOutOfLineLiteralsARMCompiler->annotation));
			(self_in_CogOutOfLineLiteralsARMCompiler->annotation) = null;
		}
	}
	return ((self_in_CogOutOfLineLiteralsARMCompiler->machineCodeSize) = (self_in_CogOutOfLineLiteralsARMCompiler->maxSize));
}


/*	Rewrite the literal in the instruction immediately preceding
	followingAddress. 
 */

	/* CogOutOfLineLiteralsARMCompiler>>#storeLiteral:beforeFollowingAddress: */
static NoDbgRegParms AbstractInstruction *
storeLiteralbeforeFollowingAddress(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, sqInt literal, sqInt followingAddress)
{
	longAtput(pcRelativeAddressAt(self_in_CogOutOfLineLiteralsARMCompiler, (instructionIsLDR(self_in_CogOutOfLineLiteralsARMCompiler, longAt(followingAddress - 4))
		? followingAddress - 4
		: (followingAddress - 4) - 4)), literal);
	return self_in_CogOutOfLineLiteralsARMCompiler;
}


/*	Update an instruction that depends on a label outside
	of generated code (e.g. a method or block header). */

	/* CogOutOfLineLiteralsARMCompiler>>#updateLabel: */
static NoDbgRegParms AbstractInstruction *
updateLabel(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler, AbstractInstruction *labelInstruction)
{
	if (((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) != Literal) {
		assert((((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == MoveCwR)
		 || (((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) == PushCw));
		((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0] = (((labelInstruction->address)) + (((labelInstruction->operands))[1]));
	}
	return self_in_CogOutOfLineLiteralsARMCompiler;
}


/*	Answer if the receiver uses an out-of-line literal. Needs only
	to work for the opcodes created with gen:literal:operand: et al. */

	/* CogOutOfLineLiteralsARMCompiler>>#usesOutOfLineLiteral */
static NoDbgRegParms sqInt
usesOutOfLineLiteral(AbstractInstruction *self_in_CogOutOfLineLiteralsARMCompiler)
{
    sqInt constant;
    sqInt constant1;
    sqInt constant2;
    sqInt constant3;
    sqInt constant4;
    sqInt constant5;
    sqInt i1;
    sqInt i10;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    unsigned int i5;
    unsigned int i6;
    unsigned int i7;
    unsigned int i8;
    sqInt i9;
    int n1;
    int n2;
    int n3;
    int n4;
    int n5;
    int n6;
    sqInt r1;
    sqInt r2;
    sqInt r3;
    sqInt r4;
    sqInt value;
    unsigned int value1;
    unsigned int value2;

	switch ((self_in_CogOutOfLineLiteralsARMCompiler->opcode)) {
	case CallFull:
	case JumpFull:
	case AddCwR:
	case AndCwR:
	case CmpCwR:
	case OrCwR:
	case SubCwR:
	case XorCwR:
		return 1;

	case AddCqR:
	case AddCqRR:
	case CmpCqR:
	case SubCqR:
		constant = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		/* begin rotateable8bitSignedImmediate:ifTrue:ifFalse: */
		value = constant;
		while (1) {
			if ((value & 0xFF) == value) {
				return ((n1 = constant != value),
					0);
			}
			for (i1 = 2; i1 <= 30; i1 += 2) {
				if ((value & (((0xFFU << i1) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i1)))) == value) {
					return ((r1 = 32 - i1),
						(i5 = (((usqInt)(value)) >> i1) | ((((sqInt)((usqInt)(value) << (32 - i1)))) & 0xFFFFFFFFU)),
						(n2 = constant != value),
						0);
				}
			}
			if (!((value == constant)
			 && (constant != 0))) break;
			value = -constant;
		}
		return 1;

	case AndCqR:
	case AndCqRR:
	case OrCqRR:
		constant1 = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value1 = constant1;
		while (1) {
			if ((value1 & 0xFF) == value1) {
				return ((n3 = constant1 != value1),
					0);
			}
			for (i2 = 2; i2 <= 30; i2 += 2) {
				if ((value1 & (((0xFFU << i2) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i2)))) == value1) {
					return ((r2 = 32 - i2),
						(i6 = ((value1) >> i2) | ((value1 << (32 - i2)) & 0xFFFFFFFFU)),
						(n4 = constant1 != value1),
						0);
				}
			}
			if (!(value1 == constant1)) break;
			value1 = (constant1 < 0
				? -1 - constant1
				: (unsigned int)~constant1);
		}
		return (1U << (highBit(((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]))) != ((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]) + 1);

	case OrCqR:
	case TstCqR:
	case LoadEffectiveAddressMwrR:
	case MoveCqR:
	case MoveM16rR:
	case PushCq:
		constant2 = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		/* begin rotateable8bitImmediate:ifTrue:ifFalse: */
		if ((constant2 & 0xFF) == constant2) {
			return 0;
		}
		for (i3 = 2; i3 <= 30; i3 += 2) {
			if ((constant2 & (((0xFFU << i3) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i3)))) == constant2) {
				return ((r3 = 32 - i3),
					(i7 = (((usqInt)(constant2)) >> i3) | ((((sqInt)((usqInt)(constant2) << (32 - i3)))) & 0xFFFFFFFFU)),
					0);
			}
		}
		return 1;

	case XorCqR:
		constant3 = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		/* begin rotateable8bitBitwiseImmediate:ifTrue:ifFalse: */
		value2 = constant3;
		while (1) {
			if ((value2 & 0xFF) == value2) {
				return ((n5 = constant3 != value2),
					0);
			}
			for (i4 = 2; i4 <= 30; i4 += 2) {
				if ((value2 & (((0xFFU << i4) & 0xFFFFFFFFU) | (((usqInt)(0xFF)) >> (32 - i4)))) == value2) {
					return ((r4 = 32 - i4),
						(i8 = ((value2) >> i4) | ((value2 << (32 - i4)) & 0xFFFFFFFFU)),
						(n6 = constant3 != value2),
						0);
				}
			}
			if (!(value2 == constant3)) break;
			value2 = (constant3 < 0
				? -1 - constant3
				: (unsigned int)~constant3);
		}
		return 1;

	case MoveCwR:
	case PushCw:
		return !(		/* begin inCurrentCompilation: */
			((addressIsInInstructions(((AbstractInstruction *) (((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]))))
		 || ((((AbstractInstruction *) (((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]))) == (methodLabel())))
		 || (((((usqInt)(((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]))) >= ((methodLabel->address)))
		 && ((((usqInt)(((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]))) < ((((youngReferrers()) < (((methodLabel->address)) + MaxMethodSize)) ? (youngReferrers()) : (((methodLabel->address)) + MaxMethodSize))))));

	case MoveAwR:
	case MoveAbR:
	case PrefetchAw:
		return (		/* begin isAddressRelativeToVarBase: */
			((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]) != null)
		 && (((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]) >= (varBaseAddress()))
		 && (((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0]) - (varBaseAddress())) < (0x1000)))
			? 0
			: 1);

	case MoveRAw:
	case MoveRAb:
		return (		/* begin isAddressRelativeToVarBase: */
			((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[1]) != null)
		 && (((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[1]) >= (varBaseAddress()))
		 && (((((self_in_CogOutOfLineLiteralsARMCompiler->operands))[1]) - (varBaseAddress())) < (0x1000)))
			? 0
			: 1);

	case MoveRMwr:
	case MoveRdM64r:
	case MoveRMbr:
	case MoveRM16r:
		constant4 = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[1];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(constant4)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (constant4 >= 0) {
				return 0;
			}
			else {
				return ((i9 = SQABS(constant4)),
					0);
			}
		}
		else {
			return 1;
		}

	case MoveMbrR:
	case MoveM64rRd:
	case MoveMwrR:
		constant5 = ((self_in_CogOutOfLineLiteralsARMCompiler->operands))[0];
		/* begin is12BitValue:ifTrue:ifFalse: */
		if ((SQABS(constant5)) <= 0xFFF) {
			/* (2 raisedTo: 12)-1 */
			if (constant5 >= 0) {
				return 0;
			}
			else {
				return ((i10 = SQABS(constant5)),
					0);
			}
		}
		else {
			return 1;
		}

	default:
		assert(0);
	}
	return 0;
}

	/* CogSimStackEntry>>#ensureSpilledAt:from: */
static NoDbgRegParms SimStackEntry *
ensureSpilledAtfrom(SimStackEntry *self_in_CogSimStackEntry, sqInt baseOffset, sqInt baseRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt baseReg;
    AbstractInstruction *inst;
    sqInt offset;
    sqInt wordConstant;

	if ((self_in_CogSimStackEntry->spilled)) {
		if (((self_in_CogSimStackEntry->type)) == SSSpill) {
			assert(((((self_in_CogSimStackEntry->offset)) == baseOffset)
			 && (((self_in_CogSimStackEntry->registerr)) == baseRegister))
			 || (violatesEnsureSpilledSpillAssert()));
			return self_in_CogSimStackEntry;
		}
	}
	assert(((self_in_CogSimStackEntry->type)) != SSSpill);
	traceSpill(self_in_CogSimStackEntry);
	if (((self_in_CogSimStackEntry->type)) == SSConstant) {
		/* begin genPushConstant: */
		if (shouldAnnotateObjectReference((self_in_CogSimStackEntry->constant))) {
			inst = annotateobjRef(checkLiteralforInstruction((self_in_CogSimStackEntry->constant), genoperand(PushCw, (self_in_CogSimStackEntry->constant))), (self_in_CogSimStackEntry->constant));
		}
		else {
			/* begin PushCq: */
			wordConstant = (self_in_CogSimStackEntry->constant);
			/* begin gen:quickConstant: */
			anInstruction = genoperand(PushCq, wordConstant);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(wordConstant));
			}
			inst = anInstruction;
		}
	}
	else {
		if (((self_in_CogSimStackEntry->type)) == SSBaseOffset) {
			/* begin MoveMw:r:R: */
			offset = (self_in_CogSimStackEntry->offset);
			baseReg = (self_in_CogSimStackEntry->registerr);
			/* begin gen:quickConstant:operand:operand: */
			anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, baseReg, TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(offset));
			}
			inst = genoperand(PushR, TempReg);
		}
		else {
			assert(((self_in_CogSimStackEntry->type)) == SSRegister);
			inst = genoperand(PushR, (self_in_CogSimStackEntry->registerr));
		}
		(self_in_CogSimStackEntry->type) = SSSpill;
		(self_in_CogSimStackEntry->offset) = baseOffset;
		(self_in_CogSimStackEntry->registerr) = baseRegister;
	}
	(self_in_CogSimStackEntry->spilled) = 1;
	return self_in_CogSimStackEntry;
}

	/* CogSimStackEntry>>#floatRegisterMask */
static NoDbgRegParms sqInt
floatRegisterMask(SimStackEntry *self_in_CogSimStackEntry)
{
	return 0;
}

	/* CogSimStackEntry>>#isSameEntryAs: */
static NoDbgRegParms sqInt
isSameEntryAs(SimStackEntry *self_in_CogSimStackEntry, CogSimStackEntry *ssEntry)
{
	return (((self_in_CogSimStackEntry->type)) == ((ssEntry->type)))
	 && ((((((self_in_CogSimStackEntry->type)) == SSBaseOffset)
	 || (((self_in_CogSimStackEntry->type)) == SSSpill))
	 && ((((self_in_CogSimStackEntry->offset)) == ((ssEntry->offset)))
	 && (((self_in_CogSimStackEntry->registerr)) == ((ssEntry->registerr)))))
	 || (((((self_in_CogSimStackEntry->type)) == SSRegister)
	 && (((self_in_CogSimStackEntry->registerr)) == ((ssEntry->registerr))))
	 || ((((self_in_CogSimStackEntry->type)) == SSConstant)
	 && (((self_in_CogSimStackEntry->constant)) == ((ssEntry->constant))))));
}


/*	Receiver is not a forwarder, except in blocks with no inst var access.
	For now we optimize only the case where receiver is accessed in a method. */

	/* CogSimStackEntry>>#mayBeAForwarder */
static NoDbgRegParms sqInt
mayBeAForwarder(SimStackEntry *self_in_CogSimStackEntry)
{
	if ((((self_in_CogSimStackEntry->type)) == SSRegister)
	 && (isNonForwarderReceiver((self_in_CogSimStackEntry->registerr)))) {
		return 0;
	}
	return ((self_in_CogSimStackEntry->type)) != SSConstant;
}

	/* CogSimStackEntry>>#popToReg: */
static NoDbgRegParms SimStackEntry *
popToReg(SimStackEntry *self_in_CogSimStackEntry, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt baseReg;
    sqInt offset;
    sqInt quickConstant;

	if ((self_in_CogSimStackEntry->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
	}
	else {
		switch ((self_in_CogSimStackEntry->type)) {
		case SSBaseOffset:
			/* begin MoveMw:r:R: */
			offset = (self_in_CogSimStackEntry->offset);
			baseReg = (self_in_CogSimStackEntry->registerr);
			/* begin gen:quickConstant:operand:operand: */
			anInstruction = genoperandoperandoperand(MoveMwrR, offset, baseReg, reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(offset));
			}
			break;
		case SSConstant:
			/* begin genMoveConstant:R: */
			if (shouldAnnotateObjectReference((self_in_CogSimStackEntry->constant))) {
				annotateobjRef(checkLiteralforInstruction((self_in_CogSimStackEntry->constant), genoperandoperand(MoveCwR, (self_in_CogSimStackEntry->constant), reg)), (self_in_CogSimStackEntry->constant));
			}
			else {
				/* begin MoveCq:R: */
				quickConstant = (self_in_CogSimStackEntry->constant);
				/* begin gen:quickConstant:operand: */
				anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(quickConstant));
				}
			}
			break;
		case SSRegister:
			if (reg != ((self_in_CogSimStackEntry->registerr))) {
				/* begin MoveR:R: */
				genoperandoperand(MoveRR, (self_in_CogSimStackEntry->registerr), reg);
			}
			else {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_CogSimStackEntry;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackEntry>>#registerMask */
static NoDbgRegParms sqInt
registerMask(SimStackEntry *self_in_CogSimStackEntry)
{
	return ((((self_in_CogSimStackEntry->type)) == SSBaseOffset)
	 || (((self_in_CogSimStackEntry->type)) == SSRegister)
		? ((((self_in_CogSimStackEntry->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackEntry->registerr)))) : (1U << ((self_in_CogSimStackEntry->registerr))))
		: 0);
}

	/* CogSimStackEntry>>#registerMaskOrNone */
static NoDbgRegParms sqInt
registerMaskOrNone(SimStackEntry *self_in_CogSimStackEntry)
{
	return (((self_in_CogSimStackEntry->type)) == SSRegister
		? ((((self_in_CogSimStackEntry->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackEntry->registerr)))) : (1U << ((self_in_CogSimStackEntry->registerr))))
		: 0);
}

	/* CogSimStackEntry>>#registerOrNone */
static NoDbgRegParms sqInt
registerOrNone(SimStackEntry *self_in_CogSimStackEntry)
{
	return (((self_in_CogSimStackEntry->type)) == SSRegister
		? (self_in_CogSimStackEntry->registerr)
		: NoReg);
}

	/* CogSimStackEntry>>#storeToReg: */
static NoDbgRegParms SimStackEntry *
storeToReg(SimStackEntry *self_in_CogSimStackEntry, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt baseReg;
    sqInt offset;
    sqInt quickConstant;

	switch ((self_in_CogSimStackEntry->type)) {
	case SSBaseOffset:
	case SSSpill:
		/* begin MoveMw:r:R: */
		offset = (self_in_CogSimStackEntry->offset);
		baseReg = (self_in_CogSimStackEntry->registerr);
		/* begin gen:quickConstant:operand:operand: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, baseReg, reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
		break;
	case SSConstant:
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference((self_in_CogSimStackEntry->constant))) {
			annotateobjRef(checkLiteralforInstruction((self_in_CogSimStackEntry->constant), genoperandoperand(MoveCwR, (self_in_CogSimStackEntry->constant), reg)), (self_in_CogSimStackEntry->constant));
		}
		else {
			/* begin MoveCq:R: */
			quickConstant = (self_in_CogSimStackEntry->constant);
			/* begin gen:quickConstant:operand: */
			anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(quickConstant));
			}
		}
		break;
	case SSRegister:
		if (reg != ((self_in_CogSimStackEntry->registerr))) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, (self_in_CogSimStackEntry->registerr), reg);
		}
		else {
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_CogSimStackEntry;
}

	/* CogSimStackNativeEntry>>#ensureIsMarkedAsSpilled */
static NoDbgRegParms CogSimStackNativeEntry *
ensureIsMarkedAsSpilled(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	if (!((self_in_CogSimStackNativeEntry->spilled))) {
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSNativeRegister:
		case SSConstantInt32:
		case SSConstantNativePointer:
			(self_in_CogSimStackNativeEntry->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
		case SSConstantFloat32:
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
		case SSConstantFloat64:
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat64;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_CogSimStackNativeEntry->spilled) = 1;
	return self_in_CogSimStackNativeEntry;
}

	/* CogSimStackNativeEntry>>#ensureSpilledSP:scratchRegister: */
static NoDbgRegParms CogSimStackNativeEntry *
ensureSpilledSPscratchRegister(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt spRegister, sqInt scratchRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt quickConstant;
    sqInt sourceDPReg;
    sqInt sourceDPReg1;
    sqInt sourceReg;
    sqInt wordConstant;
    sqInt wordConstant1;

	if (!((self_in_CogSimStackNativeEntry->spilled))) {
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSNativeRegister:
			/* begin MoveR:Mw:r: */
			sourceReg = (self_in_CogSimStackNativeEntry->registerr);
			offset = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, offset, spRegister);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(offset));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
			/* begin MoveRs:M32:r: */
			sourceDPReg = (self_in_CogSimStackNativeEntry->registerr);
			offset1 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction1 = genoperandoperandoperand(MoveRsM32r, sourceDPReg, offset1, spRegister);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(offset1));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
			/* begin MoveRd:M64:r: */
			sourceDPReg1 = (self_in_CogSimStackNativeEntry->registerr);
			offset2 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction2 = genoperandoperandoperand(MoveRdM64r, sourceDPReg1, offset2, spRegister);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(offset2));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat64;
			break;
		case SSConstantFloat32:
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(asIEEE32BitWord((self_in_CogSimStackNativeEntry->constantFloat32)), genoperandoperand(MoveCwR, asIEEE32BitWord((self_in_CogSimStackNativeEntry->constantFloat32)), scratchRegister));
			offset3 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction3 = genoperandoperandoperand(MoveRM32r, scratchRegister, offset3, spRegister);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(offset3));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat32;
			break;
		case SSConstantFloat64:
			if (BytesPerWord == 4) {
				/* begin MoveCw:R: */
				wordConstant = (asIEEE64BitWord((self_in_CogSimStackNativeEntry->constantFloat64))) & 0xFFFFFFFFU;
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(wordConstant, genoperandoperand(MoveCwR, wordConstant, scratchRegister));
				offset4 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
				/* begin gen:operand:quickConstant:operand: */
				anInstruction4 = genoperandoperandoperand(MoveRM32r, scratchRegister, offset4, spRegister);
				if (usesOutOfLineLiteral(anInstruction4)) {
					(anInstruction4->dependent = locateLiteral(offset4));
				}
				/* begin MoveCw:R: */
				wordConstant1 = (((((sqLong) -32)) < 0) ? (((usqInt)((asIEEE64BitWord((self_in_CogSimStackNativeEntry->constantFloat64))))) >> (-(((sqLong) -32)))) : (((sqInt)((usqInt)((asIEEE64BitWord((self_in_CogSimStackNativeEntry->constantFloat64)))) << (((sqLong) -32))))));
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(wordConstant1, genoperandoperand(MoveCwR, wordConstant1, scratchRegister));
				offset5 = ((-((self_in_CogSimStackNativeEntry->offset))) - 1) + 4;
				/* begin gen:operand:quickConstant:operand: */
				anInstruction5 = genoperandoperandoperand(MoveRM32r, scratchRegister, offset5, spRegister);
				if (usesOutOfLineLiteral(anInstruction5)) {
					(anInstruction5->dependent = locateLiteral(offset5));
				}
			}
			else {
				/* begin gen:literal:operand: */
				checkLiteralforInstruction(asIEEE64BitWord((self_in_CogSimStackNativeEntry->constantFloat32)), genoperandoperand(MoveCwR, asIEEE64BitWord((self_in_CogSimStackNativeEntry->constantFloat32)), scratchRegister));
				offset6 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
				/* begin gen:operand:quickConstant:operand: */
				anInstruction6 = genoperandoperandoperand(MoveRMwr, scratchRegister, offset6, spRegister);
				if (usesOutOfLineLiteral(anInstruction6)) {
					(anInstruction6->dependent = locateLiteral(offset6));
				}
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillFloat64;
			break;
		case SSConstantInt32:
			/* begin MoveCq:R: */
			quickConstant = (self_in_CogSimStackNativeEntry->constantInt32);
			/* begin gen:quickConstant:operand: */
			anInstruction7 = genoperandoperand(MoveCqR, quickConstant, scratchRegister);
			if (usesOutOfLineLiteral(anInstruction7)) {
				(anInstruction7->dependent = locateLiteral(quickConstant));
			}
			/* begin MoveR:Mw:r: */
			offset7 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction8 = genoperandoperandoperand(MoveRMwr, scratchRegister, offset7, spRegister);
			if (usesOutOfLineLiteral(anInstruction8)) {
				(anInstruction8->dependent = locateLiteral(offset7));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillNative;
			break;
		case SSConstantNativePointer:
			/* begin gen:literal:operand: */
			checkLiteralforInstruction((self_in_CogSimStackNativeEntry->constantNativePointer), genoperandoperand(MoveCwR, (self_in_CogSimStackNativeEntry->constantNativePointer), scratchRegister));
			offset8 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:operand:quickConstant:operand: */
			anInstruction9 = genoperandoperandoperand(MoveRMwr, scratchRegister, offset8, spRegister);
			if (usesOutOfLineLiteral(anInstruction9)) {
				(anInstruction9->dependent = locateLiteral(offset8));
			}
			(self_in_CogSimStackNativeEntry->type) = SSSpillNative;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_CogSimStackNativeEntry->spilled) = 1;
	return self_in_CogSimStackNativeEntry;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeFloatRegisterMask */
static NoDbgRegParms sqInt
nativeFloatRegisterMask(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	return ((((self_in_CogSimStackNativeEntry->type)) == SSRegisterSingleFloat)
	 || (((self_in_CogSimStackNativeEntry->type)) == SSRegisterDoubleFloat)
		? ((((self_in_CogSimStackNativeEntry->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackNativeEntry->registerr)))) : (1U << ((self_in_CogSimStackNativeEntry->registerr))))
		: 0);
}

	/* CogSimStackNativeEntry>>#nativeFloatRegisterOrNone */
static NoDbgRegParms sqInt
nativeFloatRegisterOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	return ((((self_in_CogSimStackNativeEntry->type)) == SSRegisterSingleFloat)
	 || (((self_in_CogSimStackNativeEntry->type)) == SSRegisterDoubleFloat)
		? (self_in_CogSimStackNativeEntry->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativePopToReg: */
static NoDbgRegParms CogSimStackNativeEntry *
nativePopToReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt quickConstant;

	if ((self_in_CogSimStackNativeEntry->spilled)) {
		loadNativeFramePointerInto(TempReg);
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSSpillNative:
			/* begin MoveMw:r:R: */
			offset = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:quickConstant:operand:operand: */
			anInstruction = genoperandoperandoperand(MoveMwrR, offset, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(offset));
			}
			break;
		case SSSpillInt64:
			assert(BytesPerWord == 8);
			/* begin MoveMw:r:R: */
			offset1 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:quickConstant:operand:operand: */
			anInstruction1 = genoperandoperandoperand(MoveMwrR, offset1, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(offset1));
			}
			break;
		case SSSpillFloat32:
			/* begin MoveM32:r:Rs: */
			offset2 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:quickConstant:operand:operand: */
			anInstruction2 = genoperandoperandoperand(MoveM32rRs, offset2, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(offset2));
			}
			break;
		case SSSpillFloat64:
			/* begin MoveM64:r:Rd: */
			offset3 = (-((self_in_CogSimStackNativeEntry->offset))) - 1;
			/* begin gen:quickConstant:operand:operand: */
			anInstruction3 = genoperandoperandoperand(MoveM64rRd, offset3, TempReg, reg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(offset3));
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	else {
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSNativeRegister:
			if (reg != ((self_in_CogSimStackNativeEntry->registerr))) {
				/* begin MoveR:R: */
				genoperandoperand(MoveRR, (self_in_CogSimStackNativeEntry->registerr), reg);
			}
			break;
		case SSRegisterSingleFloat:
			if (reg != ((self_in_CogSimStackNativeEntry->registerr))) {
				/* begin MoveRs:Rs: */
				genoperandoperand(MoveRsRs, (self_in_CogSimStackNativeEntry->registerr), reg);
			}
			break;
		case SSRegisterDoubleFloat:
			if (reg != ((self_in_CogSimStackNativeEntry->registerr))) {
				/* begin MoveRd:Rd: */
				genoperandoperand(MoveRdRd, (self_in_CogSimStackNativeEntry->registerr), reg);
			}
			break;
		case SSConstantInt32:
			/* begin MoveCq:R: */
			quickConstant = (self_in_CogSimStackNativeEntry->constantInt32);
			/* begin gen:quickConstant:operand: */
			anInstruction4 = genoperandoperand(MoveCqR, quickConstant, reg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(quickConstant));
			}
			break;
		case SSConstantNativePointer:
			/* begin gen:literal:operand: */
			checkLiteralforInstruction((self_in_CogSimStackNativeEntry->constantNativePointer), genoperandoperand(MoveCwR, (self_in_CogSimStackNativeEntry->constantNativePointer), reg));
			break;
		case SSConstantFloat32:
			/* begin MoveCf32:Rs: */
			genMoveCf32Rs(backEnd, (self_in_CogSimStackNativeEntry->constantFloat32), reg);
			break;
		case SSConstantFloat64:
			/* begin MoveCf64:Rd: */
			genMoveCf64Rd(backEnd, (self_in_CogSimStackNativeEntry->constantFloat64), reg);
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_CogSimStackNativeEntry;
}

	/* CogSimStackNativeEntry>>#nativePopToReg:secondReg: */
static NoDbgRegParms CogSimStackNativeEntry *
nativePopToRegsecondReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;
    sqInt quickConstant1;

	assert(BytesPerWord == 4);
	if ((self_in_CogSimStackNativeEntry->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
		genoperand(PopR, secondReg);
	}
	else {
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSConstantInt64:
			/* begin MoveCq:R: */
			quickConstant = ((sqInt) (((self_in_CogSimStackNativeEntry->constantInt64)) & 0xFFFFFFFFU));
			/* begin gen:quickConstant:operand: */
			anInstruction = genoperandoperand(MoveCqR, quickConstant, reg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(quickConstant));
			}
			/* begin MoveCq:R: */
			quickConstant1 = ((sqInt) ((((usqLong)(((self_in_CogSimStackNativeEntry->constantInt64)))) >> 32) & 0xFFFFFFFFU));
			/* begin gen:quickConstant:operand: */
			anInstruction1 = genoperandoperand(MoveCqR, quickConstant1, secondReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(quickConstant1));
			}
			break;
		case SSRegisterPair:
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			if (reg != ((self_in_CogSimStackNativeEntry->registerr))) {
				if (((self_in_CogSimStackNativeEntry->registerSecond)) == reg) {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, (self_in_CogSimStackNativeEntry->registerSecond), TempReg);
				}
				genoperandoperand(MoveRR, (self_in_CogSimStackNativeEntry->registerr), reg);
			}
			if (((self_in_CogSimStackNativeEntry->registerSecond)) != secondReg) {
				if (((self_in_CogSimStackNativeEntry->registerSecond)) == reg) {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, TempReg, secondReg);
				}
				else {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, (self_in_CogSimStackNativeEntry->registerSecond), secondReg);
				}
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_CogSimStackNativeEntry;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeRegisterMask */
static NoDbgRegParms sqInt
nativeRegisterMask(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	return ((((((self_in_CogSimStackNativeEntry->type)) == SSBaseOffset)
	 || (((self_in_CogSimStackNativeEntry->type)) == SSNativeRegister))
	 || (((self_in_CogSimStackNativeEntry->type)) == SSRegisterSingleFloat))
	 || (((self_in_CogSimStackNativeEntry->type)) == SSRegisterDoubleFloat)
		? ((((self_in_CogSimStackNativeEntry->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackNativeEntry->registerr)))) : (1U << ((self_in_CogSimStackNativeEntry->registerr))))
		: (((self_in_CogSimStackNativeEntry->type)) == SSRegisterPair
				? (((((self_in_CogSimStackNativeEntry->registerr)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackNativeEntry->registerr)))) : (1U << ((self_in_CogSimStackNativeEntry->registerr))))) | (((((self_in_CogSimStackNativeEntry->registerSecond)) < 0) ? (((usqInt)(1)) >> (-((self_in_CogSimStackNativeEntry->registerSecond)))) : (1U << ((self_in_CogSimStackNativeEntry->registerSecond)))))
				: 0));
}

	/* CogSimStackNativeEntry>>#nativeRegisterOrNone */
static NoDbgRegParms sqInt
nativeRegisterOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	return ((((self_in_CogSimStackNativeEntry->type)) == SSNativeRegister)
	 || (((self_in_CogSimStackNativeEntry->type)) == SSRegisterPair)
		? (self_in_CogSimStackNativeEntry->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeRegisterSecondOrNone */
static NoDbgRegParms sqInt
nativeRegisterSecondOrNone(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	return (((self_in_CogSimStackNativeEntry->type)) == SSRegisterPair
		? (self_in_CogSimStackNativeEntry->registerSecond)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg: */
static NoDbgRegParms CogSimStackNativeEntry *
nativeStackPopToReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;

	assert((self_in_CogSimStackNativeEntry->spilled));
	switch ((self_in_CogSimStackNativeEntry->type)) {
	case SSSpillNative:
		/* begin MoveMw:r:R: */
		offset = -((self_in_CogSimStackNativeEntry->offset));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
		break;
	case SSSpillInt64:
		assert(BytesPerWord == 8);
		/* begin MoveMw:r:R: */
		offset1 = -((self_in_CogSimStackNativeEntry->offset));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, offset1, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset1));
		}
		break;
	case SSSpillFloat32:
		/* begin MoveM32:r:Rs: */
		offset2 = -((self_in_CogSimStackNativeEntry->offset));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction2 = genoperandoperandoperand(MoveM32rRs, offset2, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(offset2));
		}
		break;
	case SSSpillFloat64:
		/* begin MoveM64:r:Rd: */
		offset3 = -((self_in_CogSimStackNativeEntry->offset));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction3 = genoperandoperandoperand(MoveM64rRd, offset3, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(offset3));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_CogSimStackNativeEntry;
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg:secondReg: */
static NoDbgRegParms CogSimStackNativeEntry *
nativeStackPopToRegsecondReg(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;
    sqInt offset1;

	assert((self_in_CogSimStackNativeEntry->spilled));
	switch ((self_in_CogSimStackNativeEntry->type)) {
	case SSSpillInt64:
		/* begin MoveMw:r:R: */
		offset = (-((self_in_CogSimStackNativeEntry->offset))) + 4;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
		/* begin MoveMw:r:R: */
		offset1 = -((self_in_CogSimStackNativeEntry->offset));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, offset1, FPReg, secondReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset1));
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_CogSimStackNativeEntry;
}

	/* CogSimStackNativeEntry>>#spillingNeedsScratchRegister */
static NoDbgRegParms sqInt
spillingNeedsScratchRegister(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	if (!((self_in_CogSimStackNativeEntry->spilled))) {
		switch ((self_in_CogSimStackNativeEntry->type)) {
		case SSConstantInt32:
		case SSConstantInt64:
		case SSConstantFloat32:
		case SSConstantFloat64:
		case SSConstantNativePointer:
			return 1;

		default:
			return 0;
		}
	}
	return 0;
}

	/* CogSimStackNativeEntry>>#stackSpillSize */
static NoDbgRegParms sqInt
stackSpillSize(CogSimStackNativeEntry *self_in_CogSimStackNativeEntry)
{
	switch ((self_in_CogSimStackNativeEntry->type)) {
	case SSConstantInt64:
	case SSConstantFloat64:
	case SSRegisterDoubleFloat:
	case SSRegisterPair:
	case SSSpillFloat64:
	case SSSpillInt64:
		return 8;

	default:
		return BytesPerOop;
	}
	return 0;
}

	/* CogSSBytecodeFixup>>#isMergeFixup */
static NoDbgRegParms int
isMergeFixup(BytecodeFixup *self_in_CogSSBytecodeFixup)
{
	return (((usqInt)((self_in_CogSSBytecodeFixup->targetInstruction)))) == NeedsMergeFixupFlag;
}


/*	Allocate an unsharable Literal instruction for the literal and answer it. */

	/* OutOfLineLiteralsManager>>#allocateLiteral: */
static NoDbgRegParms AbstractInstruction *
allocateLiteral(sqInt aLiteral)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;

	if (nextLiteralIndex >= literalsSize) {
		initialNumLiterals = literalsSize + 8;
		/* begin allocateLiterals: */
		if (initialNumLiterals > literalsSize) {
			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i = 0; i < nextLiteralIndex; i += 1) {
					existingInst = literalInstructionAt(i);
					newInst = (&(newLiterals[i]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i = 0, iLimiT = (opcodeIndex - 1); i <= iLimiT; i += 1) {
					existingInst = abstractInstructionAt(i);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeUniqueLiteral(litInst, aLiteral);
	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	return litInst;
}

	/* OutOfLineLiteralsManager>>#checkLiteral:forInstruction: */
static NoDbgRegParms AbstractInstruction *
checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction)
{
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(literal));
	}
	return anInstruction;
}


/*	Output all pending literal instructions, making the originals dependents
	on the generated ones
	so that a later pass will copy the address of each generated literal inst
	to its original in literals,
	and hence allow the instruction using the literal to compute the correct
	address.. 
 */

	/* OutOfLineLiteralsManager>>#dumpLiterals: */
static NoDbgRegParms sqInt
dumpLiterals(sqInt generateBranchAround)
{
    sqInt i;
    AbstractInstruction *jump;
    AbstractInstruction *litInst;

	jump = ((AbstractInstruction *) 0);
	if (generateBranchAround) {
		jump = genoperand(Jump, ((sqInt)0));
	}
	for (i = lastDumpedLiteralIndex; i < nextLiteralIndex; i += 1) {
		litInst = literalInstructionAt(i);
		((genoperand(Literal, ((litInst->operands))[0]))->dependent = litInst);
		/* begin setLiteralOpcodeIndex: */
		assert(((litInst->opcode)) == Literal);
		((litInst->operands))[2] = opcodeIndex;
	}
	if (generateBranchAround) {
		jmpTarget(jump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	firstOpcodeIndex = opcodeIndex;
	lastDumpedLiteralIndex = nextLiteralIndex;
	return 0;
}


/*	A literal is in range if its opcode index is within
	outOfLineLiteralOpcodeLimit, or if its index has yet to be assigned. */

	/* OutOfLineLiteralsManager>>#literalInstructionInRange: */
static NoDbgRegParms sqInt
literalInstructionInRange(AbstractInstruction *litInst)
{
    sqInt opcodeIdx;

	
/* begin literalOpcodeIndex */
	assert(((litInst->opcode)) == Literal);
	opcodeIdx = ((sqInt)(((litInst->operands))[2]));
	return ((((sqInt)opcodeIdx)) < 0)
	 || ((assert((getOpcodeIndex()) >= opcodeIdx),
	(opcodeIndex - opcodeIdx) < (outOfLineLiteralOpcodeLimit(backEnd()))));
}


/*	Search for a Literal instruction that is in-range and answer it. Otherwise
	allocate a new sharable Literal instruction for the literal and answer it. */

	/* OutOfLineLiteralsManager>>#locateLiteral: */
static NoDbgRegParms AbstractInstruction *
locateLiteral(sqInt aLiteral)
{
    AbstractInstruction *existingInst;
    sqInt i;
    sqInt i1;
    sqInt iLimiT;
    sqInt initialNumLiterals;
    AbstractInstruction *litInst;
    AbstractInstruction *newInst;
    AbstractInstruction *newLiterals;

	for (i = 0; i < nextLiteralIndex; i += 1) {
		litInst = literalInstructionAt(i);
		if (((((litInst->operands))[0]) == aLiteral)
		 && (((		/* begin isSharable */
			assert(((litInst->opcode)) == Literal),
		(((((litInst->operands))[1]) & 1) != 0)))
		 && (literalInstructionInRange(litInst)))) {
			return litInst;
		}
	}
	if (nextLiteralIndex >= literalsSize) {
		initialNumLiterals = literalsSize + 8;
		/* begin allocateLiterals: */
		if (initialNumLiterals > literalsSize) {
			/* Must copy across state (not using realloc, cuz...) and
			   must also update existing instructions to refer to the new ones...
			   It's either this or modify all generation routines to be able to retry
			   with more literals after running out of literals. */
			newLiterals = calloc(initialNumLiterals, sizeof(CogAbstractInstruction));
			if (!(literals == null)) {
				for (i1 = 0; i1 < nextLiteralIndex; i1 += 1) {
					existingInst = literalInstructionAt(i1);
					newInst = (&(newLiterals[i1]));
					cloneLiteralFrom(newInst, existingInst);
					assert(((existingInst->dependent)) == null);
					(existingInst->dependent = newInst);
				}
				for (i1 = 0, iLimiT = (opcodeIndex - 1); i1 <= iLimiT; i1 += 1) {
					existingInst = abstractInstructionAt(i1);
					if ((((existingInst->dependent)) != null)
					 && (((((existingInst->dependent))->opcode)) == Literal)) {
						(existingInst->dependent = (((existingInst->dependent))->dependent));
					}
				}
			}
			free(literals);
			literals = newLiterals;
			literalsSize = initialNumLiterals;
		}
	}
	litInst = literalInstructionAt(nextLiteralIndex);
	initializeSharableLiteral(litInst, aLiteral);
	/* Record the opcodeIndex of the first dependent instruction (the first instruction that references an out-of-line literal) */
	nextLiteralIndex += 1;
	if (firstOpcodeIndex > opcodeIndex) {
		firstOpcodeIndex = opcodeIndex - 1;
	}
	return litInst;
}

	/* SimpleStackBasedCogit>>#cogMethodHasExternalPrim: */
sqInt
cogMethodHasExternalPrim(CogMethod *aCogMethod)
{
    sqInt primIndex;

	primIndex = primitiveIndexOfMethodheader((aCogMethod->methodObject), (aCogMethod->methodHeader));
	return (primIndex == PrimNumberExternalCall)
	 || (primIndex == PrimNumberFFICall);
}

	/* SimpleStackBasedCogit>>#cogMethodHasMachineCodePrim: */
sqInt
cogMethodHasMachineCodePrim(CogMethod *aCogMethod)
{
    sqInt primIndex;

	primIndex = primitiveIndexOfMethodheader((aCogMethod->methodObject), (aCogMethod->methodHeader));
	return (((primIndex >= 1) && (primIndex <= MaxCompiledPrimitiveIndex)))
	 && ((((primitiveGeneratorTable[primIndex]).primitiveGenerator)) != null);
}


/*	Compile the jump instruction(s) at the end of the method that dispatch to
	each block body.
 */

	/* SimpleStackBasedCogit>>#compileBlockDispatch */
static sqInt
compileBlockDispatch(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpSkip;

	assert(blockCount > 0);
	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	blockEntryNoContextSwitch = anInstruction;
	/* Set OK to context switch flag to non-zero. */
	jumpSkip = genoperand(Jump, ((sqInt)0));
	blockEntryLabel = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpSkip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (blockCount > 1) {
		genLoadSlotsourceRegdestReg(ClosureStartPCIndex, ReceiverResultReg, TempReg);
	}
	compileBlockDispatchFromto(0, blockCount - 1);
	return 0;
}


/*	After pushing the temporaries but before the stack limit check a primitive
	method needs to fetch the error code, if any. If the primitive has failed,
	call the trampoline
	that will assign it to the last temp. */

	/* SimpleStackBasedCogit>>#compileGetErrorCode */
static void
compileGetErrorCode(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmpNoError;


	/* begin gen:literal:operand: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	jmpNoError = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), ClassReg))));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceReapAndResetErrorCodeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(jmpNoError, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive */
static sqInt
compileInterpreterPrimitive(void)
{
    sqInt flags;
    void (*primitiveRoutine)(void);

	flags = 0;
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, (&flags));
	if (((flags & PrimCallOnSmalltalkStack) != 0)) {
		return compileOnStackExternalPrimitiveflags(primitiveRoutine, flags);
	}
	return compileInterpreterPrimitiveflags(primitiveRoutine, flags);
}


/*	Compile a call to an interpreter primitive. Call the C routine with the
	usual stack-switching dance, test the primFailCode and then either
	return on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive:flags: */
static NoDbgRegParms sqInt
compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *continueAfterProfileSample;
    AbstractInstruction *jmp;
    sqInt offset;

	assert(!((registerisInMask(VarBaseReg, ABICallerSavedRegisterMask))));
	genExternalizePointersForPrimitiveCall();
	/* begin genLoadCStackPointersForPrimCall */
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	if (recordPrimTraceForMethod(methodObj)) {
		genFastPrimTraceUsingand(ClassReg, SendNumArgsReg);
	}
	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveRAw, TempReg, primFailCodeAddress()));
	if (methodOrBlockNumArgs != 0) {
		/* begin AddCq:R: */
		anInstruction1 = genoperandoperand(AddCqR, methodOrBlockNumArgs, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(methodOrBlockNumArgs));
		}
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(argumentCountAddress(), genoperandoperand(MoveRAw, TempReg, argumentCountAddress()));
	if (((flags & PrimCallNeedsNewMethod) != 0)) {
		genLoadNewMethod();
	}
	/* begin gen:literal: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperand(PrefetchAw, primFailCodeAddress()));
	if (((flags & PrimCallMayEndureCodeCompaction) != 0)) {
		/* The ceActivateFailingPrimitiveMethod: machinery can't handle framelessness. */
		needsFrame = 1;
		/* begin genMarshallNArgs:arg:arg:arg:arg: */
		checkLiteralforInstruction((((flags & PrimCallCollectsProfileSamples) != 0)
			? cePrimReturnEnterCogCodeProfiling
			: cePrimReturnEnterCogCode), genoperandoperand(MoveCwR, (((flags & PrimCallCollectsProfileSamples) != 0)
			? cePrimReturnEnterCogCodeProfiling
			: cePrimReturnEnterCogCode), LR));
		/* begin gen:literal: */
		checkLiteralforInstruction(((sqInt)(((sqInt)primitiveRoutine))), genoperand(JumpFull, ((sqInt)(((sqInt)primitiveRoutine)))));
		return 0;
	}
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperand(CallFull, ((sqInt)primitiveRoutine)));
	assert(0 <= 4);
	maybeCompileRetryOfonPrimitiveFailflags(primitiveRoutine, primitiveIndex, flags);
	genLoadStackPointersForPrimCall(backEnd, ClassReg);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), LinkReg));
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin CmpCq:R: */
	anInstruction6 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(0));
	}
	/* placing the test here attributes the tick to the primitive plus any checkForAndFollowForwardedPrimitiveState
	   scanning, but attributes all of a failing primitive to the current method (in ceStackOverflow: on frame build). */
	jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	anInstruction7 = genoperandoperandoperand(MoveMwrR, 0, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction7)) {
		(anInstruction7->dependent = locateLiteral(0));
	}
	continueAfterProfileSample = anInstruction7;
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin MoveMw:r:R: */
	offset = BytesPerWord * (methodOrBlockNumArgs + (0));
	/* begin gen:quickConstant:operand:operand: */
	anInstruction8 = genoperandoperandoperand(MoveMwrR, offset, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction8)) {
		(anInstruction8->dependent = locateLiteral(offset));
	}
	return 0;
}


/*	Compile a fast call of a C primitive using the current stack page,
	avoiding the stack switch except on failure.
	This convention still uses stackPointer and argumentCount to access
	operands. Push all operands to the stack,
	assign stackPointer, argumentCount, and zero primFailCode. Make the call
	(saving a LinkReg if required).
	Test for failure and return. On failure on Spur, if there is an accessor
	depth, assign framePointer and newMethod,
	do the stack switch, call checkForAndFollowForwardedPrimitiveState, and
	loop back if forwarders are found.
	Fall through to frame build. */

	/* SimpleStackBasedCogit>>#compileOnStackExternalPrimitive:flags: */
static NoDbgRegParms sqInt
compileOnStackExternalPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    int calleeSavedRegisterMask;
    AbstractInstruction *continueAfterProfileSample;
    AbstractInstruction *jmpFail;
    sqInt linkRegSaveRegister;
    sqInt offset;
    AbstractInstruction *retry;
    AbstractInstruction *skip;
    sqInt spRegSaveRegister;

	assert(((flags & PrimCallOnSmalltalkStack) != 0));
	assert(!((registerisInMask(VarBaseReg, ABICallerSavedRegisterMask))));
	if (recordFastCCallPrimTraceForMethod(methodObj)) {
		genFastPrimTraceUsingand(ClassReg, SendNumArgsReg);
	}
	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveRAw, TempReg, primFailCodeAddress()));
	if (methodOrBlockNumArgs != 0) {
		/* begin AddCq:R: */
		anInstruction1 = genoperandoperand(AddCqR, methodOrBlockNumArgs, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(methodOrBlockNumArgs));
		}
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(argumentCountAddress(), genoperandoperand(MoveRAw, TempReg, argumentCountAddress()));
	genExternalizeStackPointerForFastPrimitiveCall();
	calleeSavedRegisterMask = ((ABICalleeSavedRegisterMask | ((1U << ClassReg))) - ((1U << ClassReg)));
	linkRegSaveRegister = availableRegisterOrNoneIn(calleeSavedRegisterMask);
	assert(!((linkRegSaveRegister == NoReg)));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, LinkReg, linkRegSaveRegister);
	calleeSavedRegisterMask = ((calleeSavedRegisterMask | (((linkRegSaveRegister < 0) ? (((usqInt)(1)) >> (-linkRegSaveRegister)) : (1U << linkRegSaveRegister)))) - (((linkRegSaveRegister < 0) ? (((usqInt)(1)) >> (-linkRegSaveRegister)) : (1U << linkRegSaveRegister))));
	spRegSaveRegister = NoReg;
	retry = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (((flags & PrimCallOnSmalltalkStackAlign2x) != 0)) {
		gAndCqRR((-1 - (((BytesPerWord * 2) - 1))), SPReg, NativeSPReg);
	}
	else {
	}
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	if (((!(flags & PrimCallIsExternalCall)))
	 && (isWithinCallRange(backEnd, ((sqInt)primitiveRoutine)))) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ((sqInt)primitiveRoutine));
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin gen:literal: */
		checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperand(CallFull, ((sqInt)primitiveRoutine)));
	}
	assert(0 <= 4);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
	if (spRegSaveRegister != NoReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, spRegSaveRegister, SPReg);
	}
	anInstruction2 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(0));
	}
	/* Remember to restore the native stack pointer to point to the C stack,
	   otherwise the Smalltalk frames will get overwritten on an interrupt. */
	jmpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* get result and restore retpc */
	continueAfterProfileSample = checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveAwR, stackPointerAddress(), TempReg));
	/* begin MoveMw:r:R: */
	anInstruction3 = genoperandoperandoperand(MoveMwrR, 0, TempReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(0));
	}
	gAddCqRR(BytesPerWord, TempReg, SPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, linkRegSaveRegister, LinkReg);
	genoperand(RetN, 0);
	jmpTarget(jmpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if ((accessorDepthForPrimitiveMethod(methodObj)) >= 0) {
		/* Given that following primitive state to the accessor depth is recursive, we're asking for
		   trouble if we run the fixup on the Smalltalk stack page.  Run it on the full C stack instead.
		   This won't be a performance issue since primitive failure should be very rare. */
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(framePointerAddress(), genoperandoperand(MoveRAw, FPReg, framePointerAddress()));
		checkLiteralforInstruction(((sqInt)primitiveRoutine), genoperandoperand(MoveCwR, ((sqInt)primitiveRoutine), TempReg));
		checkLiteralforInstruction(primitiveFunctionPointerAddress(), genoperandoperand(MoveRAw, TempReg, primitiveFunctionPointerAddress()));
		genLoadNewMethod();
		/* begin genLoadCStackPointersForPrimCall */
		if (cFramePointerInUse) {
			genLoadCStackPointers(backEnd);
		}
		else {
			genLoadCStackPointer(backEnd);
		}
		/* begin genMarshallNArgs:arg:arg:arg:arg: */
		if (isWithinCallRange(backEnd, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState))) {
			/* begin CallRT: */
			abstractInstruction1 = genoperand(Call, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState));
			(abstractInstruction1->annotation = IsRelativeCall);
		}
		else {
			/* begin gen:literal: */
			checkLiteralforInstruction(((usqIntptr_t)checkForAndFollowForwardedPrimitiveState), genoperand(CallFull, ((usqIntptr_t)checkForAndFollowForwardedPrimitiveState)));
		}
		genLoadStackPointersForPrimCall(backEnd, ClassReg);
		/* begin CmpCq:R: */
		anInstruction4 = genoperandoperand(CmpCqR, 0, ABIResultReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(0));
		}
		skip = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction5 = genoperandoperand(MoveCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(0));
		}
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveRAw, TempReg, primFailCodeAddress()));
		genoperand(Jump, ((sqInt)retry));
		jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	else {
		/* must reload SPReg to undo any alignment change, */
		if (((flags & PrimCallOnSmalltalkStackAlign2x) != 0)) {
			/* begin gen:literal:operand: */
			checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveAwR, stackPointerAddress(), SPReg));
		}
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, linkRegSaveRegister, LinkReg);
	if (((ABICallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)) {
		/* begin MoveMw:r:R: */
		offset = (methodOrBlockNumArgs + (0)) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction6 = genoperandoperandoperand(MoveMwrR, offset, SPReg, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(offset));
		}
	}
	return 0;
}


/*	Compile one method cache probe in an OpenPIC's lookup of selector.
	Answer the jump taken if the selector probe fails.
	The class tag of the receiver must be in SendNumArgsReg. ClassReg and
	TempReg are used as scratch registers.
	On a hit, the offset of the entry is in ClassReg. */

	/* SimpleStackBasedCogit>>#compileOpenPICMethodCacheProbeFor:withShift:baseRegOrNone: */
static NoDbgRegParms AbstractInstruction *
compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	annotateobjRef(checkLiteralforInstruction(selector, genoperandoperand(XorCwR, selector, ClassReg)), selector);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	anInstruction = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(((int)((usqInt)(MethodCacheMask) << (shiftForWord())))));
	}
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset));
		}
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		anInstruction2 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(((int)((usqInt)(MethodCacheSelector) << (shiftForWord())))));
		}
	}
	annotateobjRef(checkLiteralforInstruction(selector, genoperandoperand(CmpCwR, selector, TempReg)), selector);
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(offset1));
		}
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction4 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(((int)((usqInt)(MethodCacheClass) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile the code for an open PIC. Perform a probe of the first-level
	method lookup cache followed by a call of ceSendFromInLineCacheMiss: if
	the probe fails. */

	/* SimpleStackBasedCogit>>#compileOpenPIC:numArgs: */
static NoDbgRegParms void
compileOpenPICnumArgs(sqInt selector, sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;


	/* begin setLabelOffset: */
	((methodLabel->operands))[1] = 0;
	compilePICAbort(numArgs);
	entry = genGetClassTagOfintoscratchReg(ReceiverResultReg, SendNumArgsReg, TempReg);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 0, cacheBaseReg);
	/* Fetch the method.  The interpret trampoline requires the bytecoded method in SendNumArgsReg */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (methodCacheAddress()) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	itsAHit = anInstruction;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	jmpTarget(jumpBCMethod, picInterpretAbort);
	/* begin AddCq:R: */
	anInstruction1 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(cmNoCheckEntryOffset));
	}
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genSmalltalkToCStackSwitch(1);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), SendNumArgsReg))));
	compileCallFornumArgsargargargargresultRegregsToSave(ceSendFromInLineCacheMiss, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* begin emptyRegisterMask */);
}


/*	Compile one method cache probe in a perform: primitive's lookup of
	selector. Answer the jump taken if the selector probe fails. */

	/* SimpleStackBasedCogit>>#compilePerformMethodCacheProbeFor:withShift:baseRegOrNone: */
static NoDbgRegParms AbstractInstruction *
compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;


	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, selectorReg, ClassReg);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	anInstruction = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(((int)((usqInt)(MethodCacheMask) << (shiftForWord())))));
	}
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(offset));
		}
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		anInstruction2 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(((int)((usqInt)(MethodCacheSelector) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((selectorReg == SPReg)));
	genoperandoperand(CmpRR, selectorReg, TempReg);
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (methodCacheAddress()) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin gen:quickConstant:operand:operand: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(offset1));
		}
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction4 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(((int)((usqInt)(MethodCacheClass) << (shiftForWord())))));
		}
	}
	/* begin CmpR:R: */
	assert(!((SendNumArgsReg == SPReg)));
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile a primitive. If possible, performance-critical primitives will
	be generated by their own routines (primitiveGenerator). Otherwise,
	if there is a primitive at all, we call the C routine with the usual
	stack-switching dance, test the primFailCode and then either return
	on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compilePrimitive */
static sqInt
compilePrimitive(void)
{
    sqInt code;
    sqInt flags;
    sqInt opcodeIndexAtPrimitive;
    PrimitiveDescriptor *primitiveDescriptor;
    void (*primitiveRoutine)(void);

	flags = 0;
	if (primitiveIndex == 0) {
		return 0;
	}
	if ((((primitiveDescriptor = primitiveGeneratorOrNil())) != null)
	 && ((((primitiveDescriptor->primitiveGenerator)) != null)
	 && ((((primitiveDescriptor->primNumArgs)) < 0)
	 || (((primitiveDescriptor->primNumArgs)) == methodOrBlockNumArgs)))) {
		/* Note opcodeIndex so that any arg load instructions
		   for unimplemented primitives can be discarded. */
		opcodeIndexAtPrimitive = opcodeIndex;
		code = ((primitiveDescriptor->primitiveGenerator))();
		if ((code < 0)
		 && (code != UnimplementedPrimitive)) {
			/* Generator failed, so no point continuing... */
			return code;
		}
		if (code == UnfailingPrimitive) {
			return 0;
		}
		if ((code == CompletePrimitive)
		 && (!(		/* begin methodUsesPrimitiveErrorCode:header: */
			((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
		 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))))) {
			return 0;
		}
		if (code == UnimplementedPrimitive) {
			opcodeIndex = opcodeIndexAtPrimitive;
		}
	}
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, (&flags));
	if ((primitiveRoutine == 0)
	 || (primitiveRoutine == (((void (*)(void)) primitiveFail)))) {
		return genFastPrimFail();
	}
	if (((flags & PrimCallOnSmalltalkStack) != 0)) {
		return compileOnStackExternalPrimitiveflags(primitiveRoutine, flags);
	}
	return compileInterpreterPrimitiveflags(primitiveRoutine, flags);
}

	/* SimpleStackBasedCogit>>#extendedPushBytecode */
static sqInt
extendedPushBytecode(void)
{
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genPushReceiverVariable(variableIndex);
	}
	if (variableType == 1) {
		return genPushTemporaryVariable(variableIndex);
	}
	if (variableType == 2) {
		return genPushLiteralIndex(variableIndex);
	}
	return genPushLiteralVariable(variableIndex);
}

	/* SimpleStackBasedCogit>>#extendedStoreAndPopBytecode */
static sqInt
extendedStoreAndPopBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, 
		/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(1, variableIndex);
#    if IMMUTABILITY
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
#    endif // IMMUTABILITY

		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, 
		/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#extendedStoreBytecode */
static sqInt
extendedStoreBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt)(byte1)) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, 
		/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(0, variableIndex);
#    if IMMUTABILITY
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
#    endif // IMMUTABILITY

		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, 
		/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFrameMark */
static int
frameOffsetOfNativeFrameMark(void)
{
	return FoxMFReceiver - BytesPerWord;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFramePointer */
static int
frameOffsetOfNativeFramePointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 3);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeStackPointer */
static int
frameOffsetOfNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 4);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfPreviousNativeStackPointer */
static int
frameOffsetOfPreviousNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 2);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfTemporary: */
static NoDbgRegParms int
frameOffsetOfTemporary(sqInt index)
{
	return 
	/* begin frameOffsetOfTemporary:numArgs: */
(index < methodOrBlockNumArgs
		? FoxCallerSavedIP + ((methodOrBlockNumArgs - index) * BytesPerWord)
		: (FoxMFReceiver - BytesPerWord) + ((methodOrBlockNumArgs - index) * BytesPerWord));
}


/*	Implemented with SistaCogit only */

	/* SimpleStackBasedCogit>>#genCallMappedInlinedPrimitive */
static int
genCallMappedInlinedPrimitive(void)
{
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#genDoubleFailIfZeroArgRcvr:arg: */
static NoDbgRegParms AbstractInstruction *
genDoubleFailIfZeroArgRcvrarg(int rcvrReg, int argReg)
{
    AbstractInstruction *anInstruction;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, TempReg, DPFPReg2);
	genoperandoperand(CmpRdRd, DPFPReg2, argReg);
	return gJumpFPEqual(0);
}


/*	Can use any of the first 32 literals for the selector and pass up to 7
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genExtendedSendBytecode */
static sqInt
genExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x1F, ((usqInt)(byte1)) >> 5);
}

	/* SimpleStackBasedCogit>>#genExtendedSuperBytecode */
static sqInt
genExtendedSuperBytecode(void)
{
	return genSendSupernumArgs(byte1 & 0x1F, ((usqInt)(byte1)) >> 5);
}


/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfFalse */
static sqInt
genExtJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}


/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfTrue */
static sqInt
genExtJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	NewspeakV4: 221		11011101		Nop */
/*	SistaV1:		 91		01011011'		Nop */

	/* SimpleStackBasedCogit>>#genExtNopBytecode */
static sqInt
genExtNopBytecode(void)
{
	extA = (numExtB = (extB = 0));
	return 0;
}


/*	SistaV1:		233		11101001	iiiiiiii		Push Character #iiiiiiii (+ Extend A *
	256) 
 */

	/* SimpleStackBasedCogit>>#genExtPushCharacterBytecode */
static sqInt
genExtPushCharacterBytecode(void)
{
    sqInt literal;
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	literal = characterObjectOf(value);
	/* begin genPushLiteral: */
	return ssPushConstant(literal);
}


/*	NewsqueakV4:	229		11100101	iiiiiiii	Push Integer #iiiiiiii (+ Extend B *
	256, where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
	SistaV1:		232		11101000	iiiiiiii	Push Integer #iiiiiiii (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtPushIntegerBytecode */
static sqInt
genExtPushIntegerBytecode(void)
{
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	extB = 0;
	numExtB = 0;
	return ssPushConstant((((usqInt)value << 1) | 1));
}


/*	228		11100100	i i i i i i i i	Push Literal #iiiiiiii (+ Extend A * 256) */

	/* SimpleStackBasedCogit>>#genExtPushLiteralBytecode */
static sqInt
genExtPushLiteralBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralIndex(index);
}


/*	227		11100011	i i i i i i i i	Push Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushLiteralVariableBytecode */
static sqInt
genExtPushLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralVariable(index);
}


/*	SistaV1: *	82			01010010			Push thisContext, (then Extend B = 1 => push
	thisProcess) 
 */

	/* SimpleStackBasedCogit>>#genExtPushPseudoVariable */
static sqInt
genExtPushPseudoVariable(void)
{
    sqInt ext;

	ext = extB;
	extB = 0;
	numExtB = 0;
	switch (ext) {
	case 0:
		return genPushActiveContextBytecode();

	default:
		return EncounteredUnknownBytecode;
	}
	return 0;
}


/*	226		11100010	i i i i i i i i	Push Receiver Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushReceiverVariableBytecode */
static sqInt
genExtPushReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isReadMediatedContextInstVarIndex(index))
		? genPushMaybeContextReceiverVariable(index)
		: genPushReceiverVariable(index));
}


/*	238		11101110	i i i i i j j j	Send Literal Selector #iiiii (+ Extend A *
	32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendBytecode */
static sqInt
genExtSendBytecode(void)
{
    sqInt litIndex;
    sqInt nArgs;

	litIndex = (((usqInt)(byte1)) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return genSendnumArgs(litIndex, nArgs);
}


/*	239		11101111	i i i i i j j j	Send To Superclass Literal Selector #iiiii
	(+ Extend A * 32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendSuperBytecode */
static sqInt
genExtSendSuperBytecode(void)
{
    int isDirected;
    sqInt litIndex;
    sqInt nArgs;

	if ((isDirected = extB >= 64)) {
		extB = extB & 0x3F;
	}
	litIndex = (((usqInt)(byte1)) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return (isDirected
		? genSendDirectedSupernumArgs(litIndex, nArgs)
		: genSendSupernumArgs(litIndex, nArgs));
}


/*	236		11101100	i i i i i i i i	Pop and Store Literal Variable #iiiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopLiteralVariableBytecode */
static sqInt
genExtStoreAndPopLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, index, 
	/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	235		11101011	i i i i i i i i	Pop and Store Receiver Variable #iiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopReceiverVariableBytecode */
static sqInt
genExtStoreAndPopReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isWriteMediatedContextInstVarIndex(index))
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, 
			/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, 
			/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	233		11101001	i i i i i i i i	Store Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreLiteralVariableBytecode */
static sqInt
genExtStoreLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, index, 
	/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	232		11101000	i i i i i i i i	Store Receiver Variable #iiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreReceiverVariableBytecode */
static sqInt
genExtStoreReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return ((mclassCouldBeContext())
	 && (isWriteMediatedContextInstVarIndex(index))
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, 
			/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, 
			/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtUnconditionalJump */
static sqInt
genExtUnconditionalJump(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	if (distance < 0) {
		return genJumpBackTo(target);
	}
	genJumpTo(target);
	abstractInstruction = lastOpcode();
	/* begin annotateBytecode: */
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* SimpleStackBasedCogit>>#genFastPrimFail */
static sqInt
genFastPrimFail(void)
{
	primitiveIndex = 0;
	return UnfailingPrimitive;
}


/*	Support for compileInterpreterPrimitive. Generate inline code
	so as to record the primitive trace as fast as possible. */

	/* SimpleStackBasedCogit>>#genFastPrimTraceUsing:and: */
static NoDbgRegParms void
genFastPrimTraceUsingand(sqInt r1, sqInt r2)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;


	/* begin gen:literal:operand: */
	checkLiteralforInstruction(primTraceLogIndexAddress(), genoperandoperand(MoveAbR, primTraceLogIndexAddress(), r2));
	anInstruction = genoperandoperandoperand(LoadEffectiveAddressMwrR, 1, r2, r1);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(1));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(primTraceLogIndexAddress(), genoperandoperand(MoveRAb, r1, primTraceLogIndexAddress()));
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), r1))));
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodObject);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, r1, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(offset));
	}
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(((sqInt)(primTraceLogAddress())), genoperandoperand(MoveCwR, ((sqInt)(primTraceLogAddress())), r1));
	genoperandoperandoperand(MoveRXwrR, TempReg, r2, r1);
}

	/* SimpleStackBasedCogit>>#genLoadNewMethod */
static void
genLoadNewMethod(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), ClassReg))));
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodObject);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(newMethodAddress(), genoperandoperand(MoveRAw, TempReg, newMethodAddress()));
#  if LRPCheck
	if (checkingLongRunningPrimitives()) {
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(longRunningPrimitiveStopUsecsAddress(), genoperandoperand(MoveRAw, TempReg, longRunningPrimitiveStopUsecsAddress()));
		address = (longRunningPrimitiveStopUsecsAddress()) + 4;
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(address, genoperandoperand(MoveRAw, TempReg, address));
	}
#  endif // LRPCheck
}

	/* SimpleStackBasedCogit>>#genLongJumpIfFalse */
static sqInt
genLongJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genLongJumpIfTrue */
static sqInt
genLongJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	230		11100110	i i i i i i i i	Push Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongPushTemporaryVariableBytecode */
static sqInt
genLongPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte1);
}


/*	237		11101101	i i i i i i i i	Pop and Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreAndPopTemporaryVariableBytecode */
static sqInt
genLongStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte1);
}


/*	234		11101010	i i i i i i i i	Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreTemporaryVariableBytecode */
static sqInt
genLongStoreTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(0, byte1);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalBackwardJump */
static sqInt
genLongUnconditionalBackwardJump(void)
{
    sqInt distance;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance < 0);
	return genJumpBackTo((distance + 2) + bytecodePC);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalForwardJump */
static sqInt
genLongUnconditionalForwardJump(void)
{
    sqInt distance;
    sqInt targetpc;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance >= 0);
	targetpc = (distance + 2) + bytecodePC;
	return genJumpTo(targetpc);
}


/*	Compile the code for a probe of the first-level method cache for a perform
	primitive. The selector is assumed to be in Arg0Reg. Defer to
	adjustArgumentsForPerform: to
	adjust the arguments before the jump to the method. */
/*	N.B. Can't assume TempReg already contains the tag because a method can
	of course be invoked via the unchecked entry-point, e.g. as does perform:. */

	/* SimpleStackBasedCogit>>#genLookupForPerformNumArgs: */
static NoDbgRegParms sqInt
genLookupForPerformNumArgs(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpBadNumArgs;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpInterpret;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;

	genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, SendNumArgsReg, 0);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 0, cacheBaseReg);
	/* Fetch the method, and check if it is cogged. */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (methodCacheAddress()) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	itsAHit = anInstruction;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	/* check the argument count; if it's wrong fall back on the interpreter primitive. */
	jumpInterpret = genJumpImmediate(ClassReg);
	/* begin genLoadcmNumArgsOf:into: */
	anInstruction1 = genoperandoperandoperand(MoveMbrR, BytesPerWord, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(BytesPerWord));
	}
	/* begin CmpCq:R: */
	anInstruction2 = genoperandoperand(CmpCqR, numArgs, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(numArgs));
	}
	/* Adjust arguments and jump to the method's unchecked entry-point. */
	jumpBadNumArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction3 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(cmNoCheckEntryOffset));
	}
	adjustArgumentsForPerform(numArgs);
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpInterpret, jmpTarget(jumpBadNumArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return 0;
}

	/* SimpleStackBasedCogit>>#genMustBeBooleanTrampolineFor:called: */
static NoDbgRegParms usqInt
genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName)
{
    AbstractInstruction *anInstruction;

	zeroOpcodeIndex();
	assert(!(shouldAnnotateObjectReference(boolean)));
	/* begin AddCq:R: */
	anInstruction = genoperandoperand(AddCqR, boolean, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(boolean));
	}
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSendMustBeBoolean, trampolineName, 1, TempReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, NoReg, 1);
}


/*	Implement 28-bit hashMultiply for SmallInteger and LargePositiveInteger
	receivers. 
 */

	/* SimpleStackBasedCogit>>#genPrimitiveHashMultiply */
static int
genPrimitiveHashMultiply(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jmpFailImm;
    AbstractInstruction *jmpFailNotPositiveLargeInt;

	if (mclassIsSmallInteger()) {
		genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, HashMultiplyConstant, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(HashMultiplyConstant));
		}
		/* begin MulR:R: */
		genMulRR(backEnd, TempReg, ReceiverResultReg);
		anInstruction1 = genoperandoperand(AndCqR, HashMultiplyMask, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(HashMultiplyMask));
		}
		genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
		/* begin RetN: */
		genoperand(RetN, 0);
		return CompletePrimitive;
	}
	jmpFailImm = genJumpImmediate(ReceiverResultReg);
	genGetCompactClassIndexNonImmOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargePositiveIntegerCompactIndex, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(ClassLargePositiveIntegerCompactIndex));
	}
	jmpFailNotPositiveLargeInt = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, ReceiverResultReg, ReceiverResultReg);
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, HashMultiplyConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(HashMultiplyConstant));
	}
	/* begin MulR:R: */
	genMulRR(backEnd, TempReg, ReceiverResultReg);
	anInstruction4 = genoperandoperand(AndCqR, HashMultiplyMask, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction4)) {
		(anInstruction4->dependent = locateLiteral(HashMultiplyMask));
	}
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jmpFailImm, jmpTarget(jmpFailNotPositiveLargeInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	Generate the substitute return code for an external or FFI primitive call.
	On success simply return, extracting numArgs from newMethod.
	On primitive failure call ceActivateFailingPrimitiveMethod: newMethod. */

	/* SimpleStackBasedCogit>>#genPrimReturnEnterCogCodeEnilopmart: */
static NoDbgRegParms void
genPrimReturnEnterCogCodeEnilopmart(sqInt profiling)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *jmpFail;
    sqInt quickConstant;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(primFailCodeAddress(), genoperandoperand(MoveAwR, primFailCodeAddress(), TempReg));
	flag("ask concrete code gen if move sets condition codes?");
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	jmpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadStackPointers(backEnd);
	/* begin PopR: */
	genoperand(PopR, ReceiverResultReg);
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), PCReg));
	jmpTarget(jmpFail, checkLiteralforInstruction(newMethodAddress(), genoperandoperand(MoveAwR, newMethodAddress(), SendNumArgsReg)));
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(cStackPointerAddress(), genoperandoperand(MoveAwR, cStackPointerAddress(), SPReg));
	compileCallFornumArgsargargargargresultRegregsToSave(ceActivateFailingPrimitiveMethod, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* begin emptyRegisterMask */);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), LinkReg));
	genLoadStackPointers(backEnd);
	/* begin MoveMw:r:R: */
	anInstruction2 = genoperandoperandoperand(MoveMwrR, 0, SPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(0));
	}
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
}

	/* SimpleStackBasedCogit>>#genPushConstantFalseBytecode */
static sqInt
genPushConstantFalseBytecode(void)
{
	return ssPushConstant(falseObject());
}

	/* SimpleStackBasedCogit>>#genPushConstantNilBytecode */
static sqInt
genPushConstantNilBytecode(void)
{
	return ssPushConstant(nilObject());
}


/*	79			01001111		Push 1 */

	/* SimpleStackBasedCogit>>#genPushConstantOneBytecode */
static sqInt
genPushConstantOneBytecode(void)
{
	return ssPushConstant((((usqInt)1 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushConstantTrueBytecode */
static sqInt
genPushConstantTrueBytecode(void)
{
	return ssPushConstant(trueObject());
}


/*	78			01001110		Push 0 */

	/* SimpleStackBasedCogit>>#genPushConstantZeroBytecode */
static sqInt
genPushConstantZeroBytecode(void)
{
	return ssPushConstant((((usqInt)0 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushLiteralConstantBytecode */
static sqInt
genPushLiteralConstantBytecode(void)
{
	return genPushLiteralIndex(byte0 & 0x1F);
}


/*	16-31		0001 i i i i		Push Literal Variable #iiii */

	/* SimpleStackBasedCogit>>#genPushLiteralVariable16CasesBytecode */
static sqInt
genPushLiteralVariable16CasesBytecode(void)
{
	return genPushLiteralVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushLiteralVariableBytecode */
static sqInt
genPushLiteralVariableBytecode(void)
{
	return genPushLiteralVariable(byte0 & 0x1F);
}

	/* SimpleStackBasedCogit>>#genPushQuickIntegerConstantBytecode */
static sqInt
genPushQuickIntegerConstantBytecode(void)
{
	return ssPushConstant((((usqInt)(byte0 - 117) << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushReceiverVariableBytecode */
static sqInt
genPushReceiverVariableBytecode(void)
{
	return genPushReceiverVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushTemporaryVariableBytecode */
static sqInt
genPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte0 & 15);
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnConst */
sqInt
genQuickReturnConst(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	constant = quickPrimitiveConstantFor(primitiveIndex);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(constant));
		}
	}
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnInstVar */
sqInt
genQuickReturnInstVar(void)
{
    sqInt index;

	index = quickPrimitiveInstVarIndexFor(primitiveIndex);
	genLoadSlotsourceRegdestReg(index, ReceiverResultReg, ReceiverResultReg);
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnSelf */
sqInt
genQuickReturnSelf(void)
{
	genUpArrowReturn();
	return UnfailingPrimitive;
}

	/* SimpleStackBasedCogit>>#genReturnFalse */
static sqInt
genReturnFalse(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;


	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(falseObject())) {
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), ReceiverResultReg)), falseObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = falseObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNil */
static sqInt
genReturnNil(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;


	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), ReceiverResultReg)), nilObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = nilObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNilFromBlock */
static sqInt
genReturnNilFromBlock(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	assert(inBlock > 0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), ReceiverResultReg)), nilObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = nilObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	return genBlockReturn();
}

	/* SimpleStackBasedCogit>>#genReturnTrue */
static sqInt
genReturnTrue(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;


	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(trueObject())) {
		annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), ReceiverResultReg)), trueObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = trueObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	return genUpArrowReturn();
}


/*	Can use any of the first 64 literals for the selector and pass up to 3
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genSecondExtendedSendBytecode */
static sqInt
genSecondExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x3F, ((usqInt)(byte1)) >> 6);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector0ArgsBytecode */
static sqInt
genSendLiteralSelector0ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 0);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector1ArgBytecode */
static sqInt
genSendLiteralSelector1ArgBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 1);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector2ArgsBytecode */
static sqInt
genSendLiteralSelector2ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 2);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfFalse */
static sqInt
genShortJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfTrue */
static sqInt
genShortJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortUnconditionalJump */
static sqInt
genShortUnconditionalJump(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpTo(target);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorEqualsEquals */
static sqInt
genSpecialSelectorEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(0);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorNotEqualsEquals */
static sqInt
genSpecialSelectorNotEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(1);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorSend */
static sqInt
genSpecialSelectorSend(void)
{
    sqInt index;
    sqInt numArgs;

	index = byte0 - (/* begin firstSpecialSelectorBytecodeOffset */
	(bytecodeSetOffset == 0x100
	? AltFirstSpecialSelector + 0x100
	: FirstSpecialSelector));
	numArgs = specialSelectorNumArgs(index);
	return genSendnumArgs((-index) - 1, numArgs);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopReceiverVariableBytecode */
static sqInt
genStoreAndPopReceiverVariableBytecode(void)
{
	return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, byte0 & 7, 
	/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopRemoteTempLongBytecode */
static sqInt
genStoreAndPopRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(1, byte1, byte2, 
	/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}

	/* SimpleStackBasedCogit>>#genStoreAndPopTemporaryVariableBytecode */
static sqInt
genStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte0 & 7);
}

	/* SimpleStackBasedCogit>>#genStoreRemoteTempLongBytecode */
static sqInt
genStoreRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(0, byte1, byte2, 
	/* begin ssTopNeedsStoreCheck */
((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}


/*	SistaV1: *	217		Trap */

	/* SimpleStackBasedCogit>>#genUnconditionalTrapBytecode */
static int
genUnconditionalTrapBytecode(void)
{
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#loadNativeArgumentAddress:to: */
static NoDbgRegParms void
loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin AddCq:R: */
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(baseOffset - 1));
	}
}

	/* SimpleStackBasedCogit>>#loadNativeFramePointerInto: */
static NoDbgRegParms void
loadNativeFramePointerInto(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
}

	/* SimpleStackBasedCogit>>#loadNativeLocalAddress:to: */
static NoDbgRegParms void
loadNativeLocalAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin AddCq:R: */
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(baseOffset - 1));
	}
}


/*	Collect the branch and send data for cogMethod, storing it into arrayObj. */

	/* SimpleStackBasedCogit>>#mapPCDataFor:into: */
sqInt
mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj)
{
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	introspectionDataIndex = 0;
	introspectionData = arrayObj;
	if (((cogMethod->stackCheckOffset)) == 0) {
		assert(introspectionDataIndex == 0);
		if (		/* begin cmIsFullBlock */
			(cogMethod->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		return 4;
	}
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	/* begin mapFor:bcpc:performUntil:arg: */
	assert((((((CogBlockMethod *) cogMethod))->stackCheckOffset)) > 0);
	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)(((CogBlockMethod *) cogMethod)))) + (((((CogBlockMethod *) cogMethod))->stackCheckOffset));
	result = pcDataForAnnotationMcpcBcpcMethod(null, 0 + (((int)((usqInt)(HasBytecodePC) << 1))), ((char *) mcpc), startbcpc, ((void *)cogMethod));
	if (result != 0) {
		errCode = result;
		goto l2;
	}
	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if ((((((CogBlockMethod *) cogMethod))->cmType)) >= CMMethod) {
		isInBlock = 
		/* begin cmIsFullBlock */
((((CogBlockMethod *) cogMethod))->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) (((CogBlockMethod *) cogMethod)));
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* If the method has a primitive, skip it and the error code store, if any;
		   Logically. these come before the stack check and so must be ignored. */
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == (((((CogBlockMethod *) cogMethod))->startpc)));
		homeMethod = cmHomeMethod(((CogBlockMethod *) cogMethod));
		map = findMapLocationForMcpcinMethod((((usqInt)(((CogBlockMethod *) cogMethod)))) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift;
		assert(((((usqInt)(annotation)) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt)(annotation)) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt)((byteAt(map)))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}
		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (/* begin blockCreationBytecodeSizeForHeader: */
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
	? AltBlockCreationBytecodeSize
	: BlockCreationBytecodeSize));
		bsOffset = 
		/* begin bytecodeSetOffsetForHeader: */
(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
			? 0x100
			: 0);
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj)
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt)((byteAt(map)))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt)(mapByte)) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* begin codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt)(((mapByte = byteAt(map - 1))))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l2;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l2;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((				/* begin isBackwardBranch:at:exts:in: */
					assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = pcDataForAnnotationMcpcBcpcMethod(descriptor, (isBackwardBranch
					? (((sqInt)((usqInt)(annotation) << 1))) + 1
					: ((sqInt)((usqInt)(annotation) << 1))), ((char *) mcpc), (isBackwardBranch
					? bcpc - (2 * nExts)
					: bcpc), ((void *)cogMethod));
				if (result != 0) {
					errCode = result;
					goto l2;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt)(mapByte)) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt)(mapByte)) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* begin codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l2:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		assert(errCode == PrimErrNoMemory);
		return -1;
	}
	if (((cogMethod->blockEntryOffset)) != 0) {
		errCode = blockDispatchTargetsForperformarg(cogMethod, pcDataForBlockEntryMethod, ((sqInt)cogMethod));
		if (errCode != 0) {
			assert(errCode == PrimErrNoMemory);
			return -1;
		}
	}
	return introspectionDataIndex;
}

	/* SimpleStackBasedCogit>>#numSpecialSelectors */
static sqInt
numSpecialSelectors(void)
{
	return (bytecodeSetOffset == 0x100
			? AltNumSpecialSelectors
			: NumSpecialSelectors);
}


/*	Collect the branch and send data for the block method starting at
	blockEntryMcpc, storing it into picData.
 */

	/* SimpleStackBasedCogit>>#pcDataForBlockEntry:Method: */
static NoDbgRegParms usqInt
pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod)
{
	storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)(blockEntryMcpc - blockNoContextSwitchOffset) << 1) | 1));
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)blockEntryMcpc << 1) | 1));
	introspectionDataIndex += 4;
	return 0;
}

	/* SimpleStackBasedCogit>>#pcDataFor:Annotation:Mcpc:Bcpc:Method: */
static NoDbgRegParms sqInt
pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt actualBcpc;
    sqInt actualMcpc;

	if (!descriptor) {
		/* this is the stackCheck offset */
		assert(introspectionDataIndex == 0);
		if (		/* begin cmIsFullBlock */
			((((CogMethod *) cogMethodArg))->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 4, introspectionData, (((usqInt)(bcpc + 1) << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 5, introspectionData, (((((((CogMethod *) cogMethodArg))->stackCheckOffset)) << 1) | 1));
		introspectionDataIndex += 6;
		return 0;
	}
	if ((((usqInt)(isBackwardBranchAndAnnotation)) >> 1) >= HasBytecodePC) {
		actualBcpc = (((isBackwardBranchAndAnnotation & 1) != 0)
			? bcpc + 1
			: (bcpc + ((descriptor->numBytes))) + 1);
		actualMcpc = (((usqInt)mcpc)) - (((usqInt)cogMethodArg));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, (((usqInt)actualBcpc << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)actualMcpc << 1) | 1));
		introspectionDataIndex += 2;
	}
	return 0;
}


/*	If there is a generator for the current primitive then answer it;
	otherwise answer nil. */

	/* SimpleStackBasedCogit>>#primitiveGeneratorOrNil */
static PrimitiveDescriptor *
primitiveGeneratorOrNil(void)
{
    PrimitiveDescriptor *primitiveDescriptor;

	if (isQuickPrimitiveIndex(primitiveIndex)) {
		/* an unused one */
		primitiveDescriptor = (&(primitiveGeneratorTable[0]));
		(primitiveDescriptor->primitiveGenerator = quickPrimitiveGeneratorFor(primitiveIndex));
		return primitiveDescriptor;
	}
	if (((primitiveIndex >= 1) && (primitiveIndex <= MaxCompiledPrimitiveIndex))) {
		return (&(primitiveGeneratorTable[primitiveIndex]));
	}
	return null;
}

	/* SimpleStackBasedCogit>>#register:isInMask: */
static NoDbgRegParms int
registerisInMask(sqInt reg, sqInt mask)
{
	return ((mask & (((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)))) != 0);
}

	/* SimpleStackBasedCogit>>#v3:Block:Code:Size: */
static NoDbgRegParms sqInt
v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts <= 0);
	return (((sqInt)((usqInt)((fetchByteofObject(pc + 2, aMethodObj))) << 8))) + (fetchByteofObject(pc + 3, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:LongForward:Branch:Distance: */
static NoDbgRegParms sqInt
v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)(((fetchByteofObject(pc, aMethodObj)) & 3)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:Long:Branch:Distance: */
static NoDbgRegParms sqInt
v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)((((fetchByteofObject(pc, aMethodObj)) & 7) - 4)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	N.B. This serves for both BlueBook/V3 and V4 short jumps. */

	/* SimpleStackBasedCogit>>#v3:ShortForward:Branch:Distance: */
static NoDbgRegParms sqInt
v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return ((fetchByteofObject(pc, aMethodObj)) & 7) + 1;
}


/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* SimpleStackBasedCogit>>#v4:Block:Code:Size: */
static NoDbgRegParms sqInt
v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt byteOne;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;


	/* If nExts < 0 it isn't known and we rely on the number of extensions encoded in the eeiiikkk byte. */
	byteOne = fetchByteofObject(pc + 1, aMethodObj);
	assert((nExts < 0)
	 || (nExts == (((usqInt)(byteOne)) >> 6)));
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - (((usqInt)(byteOne)) >> 6)) - (((usqInt)(byteOne)) >> 6);
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 2, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */
/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend A * 256)
 */
/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#v4:LongForward:Branch:Distance: */
static NoDbgRegParms sqInt
v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#v4:Long:Branch:Distance: */
static NoDbgRegParms sqInt
v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = ((((sqInt)((usqInt)(extAValue) << 8)))) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 0x100
				: ((((sqInt)((usqInt)(extBValue1) << 8)))) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}

	/* SistaMethodZone>>#getCogCodeZoneThreshold */
double
getCogCodeZoneThreshold(void)
{
	return thresholdRatio;
}

	/* SistaMethodZone>>#setCogCodeZoneThreshold: */
sqInt
setCogCodeZoneThreshold(double ratio)
{
	if (!((ratio >= 0.1)
		 && (ratio <= 1.0))) {
		return PrimErrBadArgument;
	}
	thresholdRatio = ratio;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + ((zoneAlignment()) - 1)) & ~7)) + baseAddress;
	return 0;
}


/*	Add a blockStart for an embedded block. For a binary tree walk block
	dispatch blocks must be compiled in pc/depth-first order but are scanned
	in breadth-first
	order, so do an insertion sort (which of course is really a bubble sort
	because we
	have to move everything higher to make room). */

	/* StackToRegisterMappingCogit>>#addBlockStartAt:numArgs:numCopied:span: */
static NoDbgRegParms BlockStart *
addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span)
{
    BlockStart *blockStart;
    sqInt i;
    sqInt j;


	/* Transcript ensureCr; nextPutAll: 'addBlockStartAt: '; print: bytecodepc; cr; flush. */
	if (blockCount > 0) {
		i = blockCount - 1;
		while (1) {
			/* check for repeat addition during recompilation due to initialNil miscount. */
			blockStart = (&(blockStarts[i]));
			if (((blockStart->startpc)) == bytecodepc) {
				return blockStart;
			}
			if (!((((blockStart->startpc)) > bytecodepc)
			 && (i > 0))) break;
			i -= 1;
		}
		for (j = blockCount; j >= (i + 1); j += -1) {
			blockStarts[j] = (blockStarts[j - 1]);
		}
		blockStart = (&(blockStarts[i + 1]));
	}
	else {
		blockStart = (&(blockStarts[blockCount]));
	}
	blockCount += 1;
	(blockStart->startpc = bytecodepc);
	(blockStart->numArgs = numArgs);
	(blockStart->numCopied = numCopied);
	(blockStart->numInitialNils = 0);
	(blockStart->stackCheckLabel = null);
	(blockStart->hasInstVarRef = 0);
	(blockStart->span = span);
	return blockStart;
}


/*	e.g.	Receiver				Receiver	or	Receiver				Receiver	(RISC)
	Selector/Arg0	=>		Arg1			Selector/Arg0	=>		Arg1
	Arg1					Arg2			Arg1					Arg2
	Arg2					Arg3			Arg2			sp->	Arg3
	Arg3			sp->	retpc	sp->	Arg3
	sp->	retpc */
/*	Generate code to adjust the possibly stacked arguments immediately
	before jumping to a method looked up by a perform primitive. */

	/* StackToRegisterMappingCogit>>#adjustArgumentsForPerform: */
static NoDbgRegParms void
adjustArgumentsForPerform(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    sqInt index;
    sqInt offset;
    sqInt quickConstant;

	assert((numRegArgs()) <= 2);
	assert(numArgs >= 1);
	if (numArgs <= (numRegArgs())) {
		if (numArgs == 2) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, Arg1Reg, Arg0Reg);
		}
		return;
	}
	if (((numRegArgs()) + 1) == numArgs) {
				/* begin MoveMw:r:R: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, Arg1Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, BytesPerWord, SPReg, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(BytesPerWord));
		}
		/* begin AddCq:R: */
		quickConstant = (numArgs + 1) * BytesPerWord;
		/* begin gen:quickConstant:operand: */
		anInstruction3 = genoperandoperand(AddCqR, quickConstant, SPReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(quickConstant));
		}
		return;
	}
	for (index = (numArgs - 2); index >= 0; index += -1) {
		/* begin MoveMw:r:R: */
		anInstruction4 = genoperandoperandoperand(MoveMwrR, index * BytesPerWord, SPReg, TempReg);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(index * BytesPerWord));
		}
		/* begin MoveR:Mw:r: */
		offset = (index + 1) * BytesPerWord;
		/* begin gen:operand:quickConstant:operand: */
		anInstruction5 = genoperandoperandoperand(MoveRMwr, TempReg, offset, SPReg);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(offset));
		}
	}
	/* begin AddCq:R: */
	anInstruction6 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
	if (usesOutOfLineLiteral(anInstruction6)) {
		(anInstruction6->dependent = locateLiteral(BytesPerWord));
	}
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateFloatRegNotConflictingWith: */
static NoDbgRegParms sqInt
allocateFloatRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableFloatRegisterOrNoneFor(backEnd, (liveFloatRegisters()) | regMask);
	if (reg == NoReg) {
		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyFloatRegNotConflictingWith(regMask);
	}
	return reg;
}


/*	If the stack entry is already in a register not conflicting with regMask,
	answers it,
	else allocate a new register not conflicting with reg mask
 */

	/* StackToRegisterMappingCogit>>#allocateRegForStackEntryAt:notConflictingWith: */
static NoDbgRegParms sqInt
allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask)
{
    sqInt mask;
    CogSimStackEntry *stackEntry;

	stackEntry = ssValue(index);
	mask = registerMaskOrNone(stackEntry);
	if ((mask != 0)
	 && ((!(mask & regMask)))) {
		flag("TODO");
		return registerOrNone(stackEntry);
	}
	return allocateRegNotConflictingWith(regMask);
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateRegNotConflictingWith: */
static NoDbgRegParms sqInt
allocateRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | regMask);
	if (reg == NoReg) {
		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyRegNotConflictingWith(regMask);
	}
	if (reg == ReceiverResultReg) {
		/* If we've allocated RcvrResultReg, it's not live anymore */
		voidReceiverResultRegContainsSelf();
	}
	return reg;
}

	/* StackToRegisterMappingCogit>>#anyReferencesToRegister:inTopNItems: */
static NoDbgRegParms sqInt
anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n)
{
    sqInt i;
    sqInt regMask;

	regMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((((registerMask(simStackAt(i))) & regMask) != 0)) {
			return 1;
		}
	}
	return 0;
}


/*	Store the smalltalk pointers */

	/* StackToRegisterMappingCogit>>#beginHighLevelCall: */
static NoDbgRegParms void
beginHighLevelCall(sqInt alignment)
{
    sqInt actualAlignment;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt i;
    sqInt mask;
    sqInt offset;

	/* begin ssFlushAll */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	voidReceiverResultRegContainsSelf();
	genSaveStackPointers(backEnd);
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), LinkReg));
	genLoadCStackPointer(backEnd);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, FPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin SubCq:R: */
	anInstruction1 = genoperandoperand(SubCqR, 1, FPReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
	actualAlignment = ((alignment < BytesPerWord) ? BytesPerWord : alignment);
	if (actualAlignment > BytesPerWord) {
		mask = -actualAlignment;
		/* begin AndCq:R: */
		anInstruction2 = genoperandoperand(AndCqR, mask, SPReg);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(mask));
		}
	}
	currentCallCleanUpSize = 0;
}


/*	This is a static version of ceCallCogCodePopReceiverArg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg0Regs */
void
callCogCodePopReceiverArg0Regs(void)
{
	realCECallCogCodePopReceiverArg0Regs();
}


/*	This is a static version of ceCallCogCodePopReceiverArg1Arg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg1Arg0Regs */
void
callCogCodePopReceiverArg1Arg0Regs(void)
{
	realCECallCogCodePopReceiverArg1Arg0Regs();
}

	/* StackToRegisterMappingCogit>>#callSwitchToCStack */
static sqInt
callSwitchToCStack(void)
{

	/* begin gen:literal:operand: */
	checkLiteralforInstruction(cFramePointerAddress(), genoperandoperand(MoveAwR, cFramePointerAddress(), FPReg));
	return 0;
}


/*	Restore the link register */

	/* StackToRegisterMappingCogit>>#callSwitchToSmalltalkStack */
static void
callSwitchToSmalltalkStack(void)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveAwR, instructionPointerAddress(), LinkReg));
	genLoadStackPointers(backEnd);
}


/*	Loop over bytecodes, dispatching to the generator for each bytecode,
	handling fixups in due course.
 */

	/* StackToRegisterMappingCogit>>#compileAbstractInstructionsFrom:through: */
static NoDbgRegParms sqInt
compileAbstractInstructionsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    BytecodeFixup *fixup;
    sqInt nExts;
    sqInt nextOpcodeIndex;
    sqInt result;

	traceSimStack();
	bytecodePC = start;
	nExts = (result = 0);
	descriptor = null;
	deadCode = 0;
	while (1) {
		maybeHaltIfDebugPC();
		mergeWithFixupIfRequired((fixup = fixupAt(bytecodePC)));
		descriptor = loadBytesAndGetDescriptor();
		nextOpcodeIndex = opcodeIndex;
		result = (deadCode
			? mapDeadDescriptorIfNeeded(descriptor)
			: ((descriptor->generator))());
		if (result == 0) {
			/* begin assertExtsAreConsumed: */
			if (!((descriptor->isExtension))) {
				assert((extA == 0)
				 && ((extB == 0)
				 && (numExtB == 0)));
			}
		}
		traceDescriptor(descriptor);
		traceSimStack();
		/* begin patchFixupTargetIfNeeded:nextOpcodeIndex: */
		if ((((((usqInt)((fixup->targetInstruction)))) >= NeedsNonMergeFixupFlag) && ((((usqInt)((fixup->targetInstruction)))) <= NeedsMergeFixupFlag))) {
			/* There is a fixup for this bytecode.  It must point to the first generated
			   instruction for this bytecode.  If there isn't one we need to add a label. */
			if (opcodeIndex == nextOpcodeIndex) {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(fixup->targetInstruction = abstractInstructionAt(nextOpcodeIndex));
		}
		/* begin maybeDumpLiterals: */
		if ((		/* begin mustDumpLiterals: */
			(opcodeIndex >= firstOpcodeIndex)
		 && ((opcodeIndex - firstOpcodeIndex) >= (outOfLineLiteralOpcodeLimit(backEnd()))))
		 || ((		/* begin isUnconditionalBranch */
			(isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse)))))
		 || ((descriptor->isReturn)))) {
			dumpLiterals(!((			/* begin isUnconditionalBranch */
				(isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse)))))
			 || ((descriptor->isReturn))));
		}
		bytecodePC = (bytecodePC + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bytecodePC, nExts, methodObj)
	: 0));
		if (!((result == 0)
		 && (bytecodePC <= end))) break;
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
	/* begin checkEnoughOpcodes */
	if (opcodeIndex > numAbstractOpcodes) {
		error("Cog JIT internal error. Too many abstract opcodes.  Num opcodes heuristic is too optimistic.");
	}
	return result;
}

	/* StackToRegisterMappingCogit>>#compileBlockBodies */
static sqInt
compileBlockBodies(void)
{
    BlockStart *blockStart;
    sqInt compiledBlocksCount;
    sqInt initialCounterIndex;
    sqInt initialOpcodeIndex;
    sqInt initialStackPtr;
    sqInt (* const pushNilSizeFunction)(sqInt,sqInt) = squeakV3orSistaV1PushNilSizenumInitialNils;
    sqInt result;
    sqInt savedFirstOpcodeIndex;
    sqInt savedLastDumpedLiteralIndex;
    unsigned char savedNeedsFrame;
    sqInt savedNextLiteralIndex;
    sqInt savedNumArgs;
    sqInt savedNumTemps;

	assert(blockCount > 0);
	savedNeedsFrame = needsFrame;
	savedNumArgs = methodOrBlockNumArgs;
	savedNumTemps = methodOrBlockNumTemps;
	inBlock = InVanillaBlock;
	compiledBlocksCount = 0;
	while (compiledBlocksCount < blockCount) {
		compilationPass = 1;
		blockStart = blockStartAt(compiledBlocksCount);
		if (((result = scanBlock(blockStart))) < 0) {
			return result;
		}
		initialOpcodeIndex = opcodeIndex;
		/* for SistaCogit */
		initialCounterIndex = 0 /* begin maybeCounterIndex */;
		/* begin saveForRecompile */
		savedFirstOpcodeIndex = firstOpcodeIndex;
		savedNextLiteralIndex = nextLiteralIndex;
		savedLastDumpedLiteralIndex = lastDumpedLiteralIndex;
		while (1) {
			compileBlockEntry(blockStart);
			initialStackPtr = simStackPtr;
			if (((result = compileAbstractInstructionsFromthrough(((blockStart->startpc)) + (pushNilSizeFunction(methodObj, ((blockStart->numInitialNils)))), (((blockStart->startpc)) + ((blockStart->span))) - 1))) < 0) {
				return result;
			}
			if (initialStackPtr == simStackPtr) break;
			assert((initialStackPtr > simStackPtr)
			 || (deadCode));
			/* for asserts */
			compilationPass += 1;
			(blockStart->numInitialNils = (((blockStart->numInitialNils)) + simStackPtr) - initialStackPtr);
			(((blockStart->fakeHeader))->dependent = null);
			reinitializeFixupsFromthrough(((blockStart->startpc)) + ((blockStart->numInitialNils)), (((blockStart->startpc)) + ((blockStart->span))) - 1);
			bzero(abstractOpcodes + initialOpcodeIndex,
									(opcodeIndex - initialOpcodeIndex) * sizeof(AbstractInstruction));
			opcodeIndex = initialOpcodeIndex;
			/* begin maybeSetCounterIndex: */
			firstOpcodeIndex = savedFirstOpcodeIndex;
			nextLiteralIndex = savedNextLiteralIndex;
			lastDumpedLiteralIndex = savedLastDumpedLiteralIndex;
		}
		compiledBlocksCount += 1;
	}
	needsFrame = savedNeedsFrame;
	methodOrBlockNumArgs = savedNumArgs;
	methodOrBlockNumTemps = savedNumTemps;
	return 0;
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */
/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any, and to correctly
	initialize the explicitly nilled/pushed temp entries (they are /not/ of
	type constant nil). */

	/* StackToRegisterMappingCogit>>#compileBlockFrameBuild: */
static NoDbgRegParms void
compileBlockFrameBuild(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *cascade0;
    sqInt i;
    sqInt ign;
    sqInt quickConstant;
    sqInt wordConstant;
    sqInt wordConstant1;

	abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin annotateBytecode: */
	(abstractInstruction->annotation = HasBytecodePC);
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	genoperand(PushR, FPReg);
	genoperandoperand(MoveRR, SPReg, FPReg);
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	cascade0 = (blockStart->fakeHeader);
	addDependent(cascade0, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)((blockStart->fakeHeader))), genoperand(PushCw, ((sqInt)((blockStart->fakeHeader)))))));
	/* begin setLabelOffset: */
	((cascade0->operands))[1] = MFMethodFlagIsBlockFlag;
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperand(PushCw, nilObject())), nilObject());
	}
	else {
		/* begin PushCq: */
		wordConstant = nilObject();
		/* begin gen:quickConstant: */
		anInstruction = genoperand(PushCq, wordConstant);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(wordConstant));
		}
	}
	if ((blockStart->hasInstVarRef)) {
		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, Arg0Reg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, Arg0Reg, ReceiverResultReg);
	}
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < ((blockStart->numCopied)); i += 1) {
		genLoadSlotsourceRegdestReg(i + ClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	(blockStart->stackCheckLabel = compileStackOverflowCheck(1));
	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramefulMethod((blockStart->startpc));
	if (((blockStart->numInitialNils)) > 0) {
		if (((blockStart->numInitialNils)) > 1) {
			/* begin genMoveConstant:R: */
			if (shouldAnnotateObjectReference(nilObject())) {
				annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), TempReg)), nilObject());
			}
			else {
				/* begin MoveCq:R: */
				quickConstant = nilObject();
				/* begin gen:quickConstant:operand: */
				anInstruction2 = genoperandoperand(MoveCqR, quickConstant, TempReg);
				if (usesOutOfLineLiteral(anInstruction2)) {
					(anInstruction2->dependent = locateLiteral(quickConstant));
				}
			}
			for (ign = 1; ign <= ((blockStart->numInitialNils)); ign += 1) {
				/* begin PushR: */
				genoperand(PushR, TempReg);
			}
		}
		else {
			/* begin genPushConstant: */
			if (shouldAnnotateObjectReference(nilObject())) {
				annotateobjRef(checkLiteralforInstruction(nilObject(), genoperand(PushCw, nilObject())), nilObject());
			}
			else {
				/* begin PushCq: */
				wordConstant1 = nilObject();
				/* begin gen:quickConstant: */
				anInstruction1 = genoperand(PushCq, wordConstant1);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(wordConstant1));
				}
			}
		}
	}
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg. We must annotate the
	first instruction in vanilla blocks so that
	findMethodForStartBcpc:inHomeMethod: can function. We need two annotations
	because the first is a fiducial. */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileBlockFramelessEntry: */
static NoDbgRegParms void
compileBlockFramelessEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;

	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramelessBlock((blockStart->startpc));
	if (!(((blockStart->entryLabel)) == null)) {
		abstractInstruction = (blockStart->entryLabel);
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
	}
	if ((blockStart->hasInstVarRef)) {
		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, TempReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, TempReg, ReceiverResultReg);
	}
}

	/* StackToRegisterMappingCogit>>#compileCogFullBlockMethod: */
static NoDbgRegParms CogMethod *
compileCogFullBlockMethod(sqInt numCopied)
{
    sqInt allocBytes;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	setHasMovableLiteral(0);
	setHasYoungReferent(isYoungObject(methodObj));
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = InFullBlock;
	maxLitIndex = -1;
	assert((primitiveIndexOf(methodObj)) == 0);
	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = numBytesOf(methodObj);
	numBytecodes = (endPC - initialPC) + 1;
	primitiveIndex = 0;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numAbstractOpcodes = (numBytecodes + 10) * 10 /* begin estimateOfAbstractOpcodesPerBytecodes */;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 0xC000) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	flag("TODO");
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	assert(numBlocks == 0);
	numCleanBlocks = scanForCleanBlocks();
	assert(numCleanBlocks == 0);
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {
		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireFullBlockMethod(numCopied))) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogFullBlock();
}

	/* StackToRegisterMappingCogit>>#compileCogMethod: */
static NoDbgRegParms CogMethod *
compileCogMethod(sqInt selector)
{
    sqInt allocBytes;
    int extra;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	setHasMovableLiteral(0);
	setHasYoungReferent((isYoungObject(methodObj))
	 || (isYoung(selector)));
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = 0;
	maxLitIndex = -1;
	extra = ((((primitiveIndex = primitiveIndexOf(methodObj))) > 0)
	 && (!(isQuickPrimitiveIndex(primitiveIndex)))
		? 30
		: 10);
	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = (isQuickPrimitiveIndex(primitiveIndex)
		? initialPC - 1
		: numBytesOf(methodObj));
	numBytecodes = (endPC - initialPC) + 1;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numAbstractOpcodes = (numBytecodes + extra) * 10 /* begin estimateOfAbstractOpcodesPerBytecodes */;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 0xC000) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	/* begin zeroOpcodeIndexForNewOpcodes */
	opcodeIndex = 0;
	/* an impossibly high value */
	firstOpcodeIndex = 0x10000;
	nextLiteralIndex = (lastDumpedLiteralIndex = 0);
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	numCleanBlocks = scanForCleanBlocks();
	if (methodFoundInvalidPostScan()) {
		return ((CogMethod *) ShouldNotJIT);
	}
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {
		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireMethod())) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogMethod(selector);
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Compile the abstract instructions for the entire method, including blocks. */

	/* StackToRegisterMappingCogit>>#compileEntireMethod */
static sqInt
compileEntireMethod(void)
{
    sqInt result;

	regArgsHaveBeenPushed = 0;
	/* begin setLabelOffset: */
	((methodLabel->operands))[1] = 0;
	compileAbort();
	compileEntry();
	if (((result = compilePrimitive())) < 0) {
		return result;
	}
	compileFrameBuild();
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	if (blockCount == 0) {
		return 0;
	}
	if (((result = compileBlockBodies())) < 0) {
		return result;
	}
	return compileBlockDispatch();
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any. */

	/* StackToRegisterMappingCogit>>#compileFrameBuild */
static void
compileFrameBuild(void)
{
    AbstractInstruction *anInstruction;
    sqInt i;
    sqInt iLimiT;
    sqInt quickConstant;


#  if IMMUTABILITY
	if (useTwoPaths) {
		compileTwoPathFrameBuild();
		return;
	}
#  endif

	if (!needsFrame) {
		if (useTwoPaths) {
			compileTwoPathFramelessInit();
		}
		initSimStackForFramelessMethod(initialPC);
		return;
	}
	assert(!(useTwoPaths));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	genoperand(PushR, FPReg);
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), SendNumArgsReg)), nilObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = nilObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (	/* begin methodUsesPrimitiveErrorCode:header: */
		((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	stackCheckLabel = compileStackOverflowCheck(canContextSwitchIfActivatingheader(methodObj, methodHeader));
	initSimStackForFramefulMethod(initialPC);
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg.  */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileFullBlockFramelessEntry: */
static NoDbgRegParms void
compileFullBlockFramelessEntry(sqInt numCopied)
{
	initSimStackForFramelessBlock(initialPC);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ReceiverResultReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */

	/* StackToRegisterMappingCogit>>#compileFullBlockMethodFrameBuild: */
static NoDbgRegParms void
compileFullBlockMethodFrameBuild(sqInt numCopied)
{
    AbstractInstruction *anInstruction;
    sqInt i;
    sqInt iLimiT;
    sqInt quickConstant;

	if (useTwoPaths) {
		/* method with only inst var store, we compile only slow path for now */
		useTwoPaths = 0;
#    if IMMUTABILITY
		needsFrame = 1;
#    endif

	}
	if (!needsFrame) {
		/* it is OK for numCopied to be non-zero provided that the block does not actually use the copied values.
		   There are some blocks like this, e.g. that simply reference copied values to mark them as used for Slang.
		   See e.g. CroquetPlugin>>#primitiveGatherEntropy which contains the block [bufPtr. bufSize. false],
		   which the bytecode compiler optimizes to [false]. */
		compileFullBlockFramelessEntry(numCopied);
		initSimStackForFramelessBlock(initialPC);
		return;
	}
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	genoperand(PushR, FPReg);
	genoperandoperand(MoveRR, SPReg, FPReg);
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin setLabelOffset: */
	((methodLabel->operands))[1] = MFMethodFlagIsBlockFlag;
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), SendNumArgsReg)), nilObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant = nilObject();
		/* begin gen:quickConstant:operand: */
		anInstruction = genoperandoperand(MoveCqR, quickConstant, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(quickConstant));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ClassReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < numCopied; i += 1) {
		genLoadSlotsourceRegdestReg(i + FullClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	for (i = ((methodOrBlockNumArgs + numCopied) + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	stackCheckLabel = compileStackOverflowCheck(1);
	initSimStackForFramefulMethod(initialPC);
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	We are in a method where the frame is needed *only* for instance variable
	store, typically a setter method.
	This case has 20% overhead with Immutability compared to setter without
	immutability because of the stack
	frame creation. We compile two path, one where the object is immutable,
	one where it isn't. At the beginning 
	of the frame build, we take one path or the other depending on the
	receiver mutability.
	
	Note: this specific case happens only where there are only instance
	variabel stores. We could do something
	similar for literal variable stores, but we don't as it's too uncommon.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFrameBuild */
#if IMMUTABILITY
static void
compileTwoPathFrameBuild(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpOld;
    sqInt quickConstant;
    sqInt quickConstant1;

	assert(useTwoPaths);
	assert(blockCount == 0);
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);
	/* begin genJumpInOldSpace: */
	quickConstant = storeCheckBoundary();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	assert(!needsFrame);
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l1;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l1:	/* end compileMethodBody */;
	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	needsFrame = 1;
	jmpTarget(jumpOld, jmpTarget(jumpImmutable, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	genoperand(PushR, FPReg);
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(nilObject())) {
		annotateobjRef(checkLiteralforInstruction(nilObject(), genoperandoperand(MoveCwR, nilObject(), SendNumArgsReg)), nilObject());
	}
	else {
		/* begin MoveCq:R: */
		quickConstant1 = nilObject();
		/* begin gen:quickConstant:operand: */
		anInstruction1 = genoperandoperand(MoveCqR, quickConstant1, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(quickConstant1));
		}
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (	/* begin methodUsesPrimitiveErrorCode:header: */
		((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject((startPCOfMethodHeader(methodHeader)) + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	stackCheckLabel = compileStackOverflowCheck(canContextSwitchIfActivatingheader(methodObj, methodHeader));
	initSimStackForFramefulMethod(initialPC);
}
#endif /* IMMUTABILITY */


/*	We are in a frameless method with at least two inst var stores. We compile
	two paths,
	one where the object is in new space, and one where it isn't. At the
	beginning 
	of the method, we take one path or the other depending on the receiver
	being in newSpace.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFramelessInit */
static void
compileTwoPathFramelessInit(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpOld;
    sqInt quickConstant;

	assert(!(IMMUTABILITY));
	assert(!(needsFrame));
	assert(useTwoPaths);
	/* begin genJumpInOldSpace: */
	quickConstant = storeCheckBoundary();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l1;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l1:	/* end compileMethodBody */;
	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	jmpTarget(jumpOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* StackToRegisterMappingCogit>>#cPICMissTrampolineFor: */
static NoDbgRegParms sqInt
cPICMissTrampolineFor(sqInt numArgs)
{
	return picMissTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}


/*	Replaces the Blue Book double-extended send [132], in which the first byte
	was wasted on 8 bits of argument count. 
	Here we use 3 bits for the operation sub-type (opType), and the remaining
	5 bits for argument count where needed. 
	The last byte give access to 256 instVars or literals. 
	See also secondExtendedSendBytecode
 */

	/* StackToRegisterMappingCogit>>#doubleExtendedDoAnythingBytecode */
static sqInt
doubleExtendedDoAnythingBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    sqInt opType;

	opType = ((usqInt)(byte1)) >> 5;
	if (opType == 0) {
		return genSendnumArgs(byte2, byte1 & 0x1F);
	}
	if (opType == 1) {
		return genSendSupernumArgs(byte2, byte1 & 0x1F);
	}
	switch (opType) {
	case 2:
		if (isReadMediatedContextInstVarIndex(byte2)) {
			genPushMaybeContextReceiverVariable(byte2);
		}
		else {
			genPushReceiverVariable(byte2);
			/* begin annotateInstructionForBytecode */
			abstractInstruction = (prevInstIsPCAnnotated()
				? gen(Nop)
				: genoperandoperand(Label, (labelCounter += 1), bytecodePC));
			/* begin annotateBytecode: */
			(abstractInstruction->annotation = HasBytecodePC);
			return 0;
		}
		break;
	case 3:
		genPushLiteralIndex(byte2);
		/* begin annotateInstructionForBytecode */
		abstractInstruction1 = (prevInstIsPCAnnotated()
			? gen(Nop)
			: genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin annotateBytecode: */
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;

	case 4:
		genPushLiteralVariable(byte2);
		break;
	case 7:
		/* begin genStorePop:LiteralVariable: */
		genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, byte2, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
#    if IMMUTABILITY
		/* genStorePop:LiteralVariable: annotates; don't annotate twice */
		return 0;
#    endif


	default:
		/* 5 & 6 */
		if (isWriteMediatedContextInstVarIndex(byte2)) {
			/* begin genStorePop:MaybeContextReceiverVariable: */
			genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
		else {
			/* begin genStorePop:ReceiverVariable: */
			genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
#    if IMMUTABILITY
		/* genStorePop:...ReceiverVariable: annotate; don't annotate twice */
		return 0;
#    endif

;
	}
	assert(needsFrame);
	assert(!(prevInstIsPCAnnotated()));
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin annotateBytecode: */
	(abstractInstruction2->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#duplicateTopBytecode */
static sqInt
duplicateTopBytecode(void)
{
    SimStackEntry desc;


	/* begin ssTopDescriptor */
	desc = simStack[simStackPtr];
	return ssPushDesc(desc);
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithCleanup */
static void
endHighLevelCallWithCleanup(void)
{
    AbstractInstruction *anInstruction;

	if (currentCallCleanUpSize > 0) {
		/* begin AddCq:R: */
		anInstruction = genoperandoperand(AddCqR, currentCallCleanUpSize, SPReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(currentCallCleanUpSize));
		}
	}
	callSwitchToSmalltalkStack();
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithoutCleanup */
static void
endHighLevelCallWithoutCleanup(void)
{
	callSwitchToSmalltalkStack();
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureFixupAt: */
static NoDbgRegParms BytecodeFixup *
ensureFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;


	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if ((((usqInt)((fixup->targetInstruction)))) <= NeedsNonMergeFixupFlag) {
		/* convert a non-merge into a merge */
		/* begin becomeMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
		(fixup->simStackPtr = simStackPtr);
				(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	else {
		if ((fixup->isTargetOfBackwardBranch)) {
			/* this is the target of a backward branch and
			   so doesn't have a simStackPtr assigned yet. */
			(fixup->simStackPtr = simStackPtr);
						(fixup->simNativeStackPtr = simNativeStackPtr);
			(fixup->simNativeStackSize = simNativeStackSize);
		}
		else {
			assert(((fixup->simStackPtr)) == simStackPtr);
						assert(((fixup->simNativeStackPtr)) == simNativeStackPtr);
			assert(((fixup->simNativeStackSize)) == simNativeStackSize);
		}
	}
	return fixup;
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureNonMergeFixupAt: */
static NoDbgRegParms BytecodeFixup *
ensureNonMergeFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;


	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if (((fixup->targetInstruction)) == 0) {
		/* begin becomeNonMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsNonMergeFixupFlag);
	}
	return fixup;
}

	/* StackToRegisterMappingCogit>>#ensureReceiverResultRegContainsSelf */
static void
ensureReceiverResultRegContainsSelf(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			/* begin ssAllocateRequiredReg: */
			ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
			storeToReg(simSelf(), ReceiverResultReg);
			((simSelf())->liveRegister = ReceiverResultReg);
		}
	}
	else {
		assert(((((simSelf())->type)) == SSRegister)
		 && (((((simSelf())->registerr)) == ReceiverResultReg)
		 && (receiverIsInReceiverResultReg())));
	}
}

	/* StackToRegisterMappingCogit>>#evaluate:at: */
static NoDbgRegParms void
evaluateat(BytecodeDescriptor *descriptor, sqInt pc)
{
	byte0 = fetchByteofObject(pc, methodObj);
	assert(descriptor == (generatorAt(bytecodeSetOffset + byte0)));
	loadSubsequentBytesForDescriptorat(descriptor, pc);
	((descriptor->generator))();
}


/*	Attempt to follow a branch to a pc. Handle branches to unconditional jumps
	and branches to push: aBoolean; conditional branch pairs. If the branch
	cannot be
	followed answer targetBytecodePC. It is not possible to follow jumps to
	conditional branches because the stack changes depth. That following is
	left to the genJumpIf:to:
	clients. */

	/* StackToRegisterMappingCogit>>#eventualTargetOf: */
static NoDbgRegParms sqInt
eventualTargetOf(sqInt targetBytecodePC)
{
    sqInt cond;
    sqInt currentTarget;
    BytecodeDescriptor *descriptor;
    sqInt nExts;
    sqInt nextPC;
    BytecodeFixup *self_in_CogSSBytecodeFixup;
    sqInt span;

	cond = 0;
	nextPC = (currentTarget = targetBytecodePC);
	while (1) {
		nExts = 0;
		while (1) {
			/* begin generatorForPC: */
			descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
			if ((descriptor->isReturn)) {
				return currentTarget;
			}
			if (!((descriptor->isExtension))) break;
			nExts += 1;
			nextPC += (descriptor->numBytes);
		}
		if (		/* begin isUnconditionalBranch */
			(isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse))))) {
			span = ((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj);
			if (span < 0) {
				/* Do *not* follow backward branches; these are interrupt points and should not be elided. */
				return currentTarget;
			}
			nextPC = (nextPC + ((descriptor->numBytes))) + span;
		}
		else {
			if (((descriptor->generator)) == genPushConstantTrueBytecode) {
				cond = 1;
			}
			else {
				if (((descriptor->generator)) == genPushConstantFalseBytecode) {
					cond = 0;
				}
				else {
					return currentTarget;
				}
			}
			/* begin fixupAt: */
			self_in_CogSSBytecodeFixup = fixupAtIndex(nextPC - initialPC);
			if ((self_in_CogSSBytecodeFixup->isTargetOfBackwardBranch)) {
				return currentTarget;
			}
			else {
				goto l2;
			}
	l2:;
			nextPC = eventualTargetOf(nextPC + ((descriptor->numBytes)));
			nExts = 0;
			while (1) {
				/* begin generatorForPC: */
				descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
				if ((descriptor->isReturn)) {
					return currentTarget;
				}
				if (!((descriptor->isExtension))) break;
				nExts += 1;
				nextPC += (descriptor->numBytes);
			}
			if (!(isBranch(descriptor))) {
				return currentTarget;
			}
			if (			/* begin isUnconditionalBranch */
				(isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse))))) {
				return currentTarget;
			}
			nextPC = (cond == ((descriptor->isBranchTrue))
				? (nextPC + ((descriptor->numBytes))) + (((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj))
				: nextPC + ((descriptor->numBytes)));
		}
		currentTarget = nextPC;
	}
	return 0;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyFloatRegNotConflictingWith: */
static NoDbgRegParms sqInt
freeAnyFloatRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
		index = ((simNativeSpillBase < 0) ? 0 : simNativeSpillBase);
	while ((reg == NoReg)
	 && (index < simNativeStackPtr)) {
		desc = simNativeStackAt(index);
		if ((((desc->type)) == SSRegisterSingleFloat)
		 || (((desc->type)) == SSRegisterDoubleFloat)) {
			if (!(((regMask & (((((desc->registerr)) < 0) ? (((usqInt)(1)) >> (-((desc->registerr)))) : (1U << ((desc->registerr)))))) != 0))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	ssAllocateRequiredFloatReg(reg);
	return reg;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyRegNotConflictingWith: */
static NoDbgRegParms sqInt
freeAnyRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
	while ((reg == NoReg)
	 && (index < simStackPtr)) {
		desc = simStackAt(index);
		if (((desc->type)) == SSRegister) {
			if (!(((regMask & (((((desc->registerr)) < 0) ? (((usqInt)(1)) >> (-((desc->registerr)))) : (1U << ((desc->registerr)))))) != 0))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg)), simStackPtr, simNativeStackPtr);
	return reg;
}


/*	Return from block, assuming result already loaded into ReceiverResultReg. */
/*	Return from block, assuming result already loaded into ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#genBlockReturn */
static sqInt
genBlockReturn(void)
{
	if (needsFrame) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		genoperand(PopR, FPReg);
		genoperand(PopR, LinkReg);
	}
	genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	/* can't fall through */
	deadCode = 1;
	return 0;
}


/*	Generate special versions of the ceCallCogCodePopReceiverAndClassRegs
	enilopmart that also pop register args from the stack to undo the pushing
	of register args in the abort/miss trampolines. */

	/* StackToRegisterMappingCogit>>#genCallPICEnilopmartNumArgs: */
static NoDbgRegParms void
(*genCallPICEnilopmartNumArgs(sqInt numArgs))(void)
{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    usqInt enilopmart;
    sqInt quickConstant;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin gen:quickConstant:operand: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(quickConstant));
	}
	genLoadStackPointers(backEnd);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	genoperand(PopR, TempReg);
	genoperand(PopR, LinkReg);
	if (numArgs > 0) {
		if (numArgs > 1) {
			/* begin PopR: */
			genoperand(PopR, Arg1Reg);
			assert((numRegArgs()) == 2);
		}
		/* begin PopR: */
		genoperand(PopR, Arg0Reg);
	}
	genoperand(PopR, ReceiverResultReg);
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineNamenumRegArgs("ceCallPIC", numArgs), enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	SistaV1:	**	248	(2)	11111000 iiiiiiii		mssjjjjj		Call Primitive #iiiiiiii
	+ (jjjjj * 256) 
	m=1 means inlined primitive, no hard return after execution. 
	ss defines the unsafe operation set used to encode the operations. 
	(ss = 0 means sista unsafe operations, ss = 01 means lowcode operations,
	other numbers are as yet used).
	See SistaCogit genCallPrimitiveBytecode, EncoderForSistaV1's class comment
	and StackInterpreter>>#callPrimitiveBytecode for more information. */

	/* StackToRegisterMappingCogit>>#genCallPrimitiveBytecode */
static sqInt
genCallPrimitiveBytecode(void)
{
    sqInt prim;
    sqInt primSet;

	if (byte2 < 128) {
		return (bytecodePC == initialPC
			? 0
			: EncounteredUnknownBytecode);
	}
	prim = (((sqInt)((usqInt)((byte2 - 128)) << 8))) + byte1;
	primSet = (((usqInt)(prim)) >> 13) & 3;
	prim = prim & 0x1FFF;
	if (primSet == 1) {
		if (prim < 1000) {
			return genLowcodeNullaryInlinePrimitive(prim);
		}
		if (prim < 2000) {
			return genLowcodeUnaryInlinePrimitive(prim - 1000);
		}
		if (prim < 3000) {
			return genLowcodeBinaryInlinePrimitive(prim - 2000);
		}
		if (prim < 4000) {
			return genLowcodeTrinaryInlinePrimitive(prim - 3000);
		}
	};
	return EncounteredUnknownBytecode;
}


/*	Override to push the register receiver and register arguments, if any. */

	/* StackToRegisterMappingCogit>>#genExternalizePointersForPrimitiveCall */
static sqInt
genExternalizePointersForPrimitiveCall(void)
{
	genPushRegisterArgs();
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(instructionPointerAddress(), genoperandoperand(MoveRAw, LinkReg, instructionPointerAddress()));
	return genSaveStackPointers(backEnd);
}


/*	Override to push the register receiver and register arguments, if any. */

	/* StackToRegisterMappingCogit>>#genExternalizeStackPointerForFastPrimitiveCall */
static AbstractInstruction *
genExternalizeStackPointerForFastPrimitiveCall(void)
{
	genPushRegisterArgs();
	return checkLiteralforInstruction(stackPointerAddress(), genoperandoperand(MoveRAw, SPReg, stackPointerAddress()));
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* StackToRegisterMappingCogit>>#genExtPushClosureBytecode */
static sqInt
genExtPushClosureBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = (byte1 & 7) + ((extA % 16) * 8)), (numCopied = ((((usqInt)(byte1)) >> 3) & 7) + ((extA / 16) * 8)), byte2 + (((sqInt)((usqInt)(extB) << 8))));
	extA = (numExtB = (extB = 0));
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Full Block creation compilation. The block's actual code will be compiled
	separatedly. 
 */
/*	*	255		11111111	xxxxxxxx	siyyyyyy	push Closure Compiled block literal
	index xxxxxxxx (+ Extend A * 256) numCopied yyyyyy receiverOnStack: s = 1
	ignoreOuterContext: i = 1
 */

	/* StackToRegisterMappingCogit>>#genExtPushFullClosureBytecode */
static sqInt
genExtPushFullClosureBytecode(void)
{
    sqInt compiledBlock;
    sqInt i;
    int ignoreContext;
    sqInt numCopied;
    int receiverIsOnStack;
    sqInt reg;

	assert(needsFrame);
	compiledBlock = getLiteral(byte1 + (((sqInt)((usqInt)(extA) << 8))));
	extA = 0;
	numCopied = byte2 & (0x3F);
	receiverIsOnStack = ((byte2 & (128)) != 0);
	ignoreContext = ((byte2 & (64)) != 0);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(compiledBlock, argumentCountOf(compiledBlock), numCopied, ignoreContext, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (FullClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	if (receiverIsOnStack) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
	}
	else {
		storeToReg(simSelf(), (reg = TempReg));
	}
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, FullClosureReceiverIndex, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). 
 */
/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). Override to add version for generic and PIC-specific entry
	with reg args. */

	/* StackToRegisterMappingCogit>>#generateEnilopmarts */
static void
generateEnilopmarts(void)
{

#  if Debug
	/* begin genEnilopmartFor:forCall:called: */
	realCEEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "realCEEnterCogCodePopReceiverReg");
	ceEnterCogCodePopReceiverReg = enterCogCodePopReceiver;
	/* begin genEnilopmartFor:forCall:called: */
	realCECallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "realCECallCogCodePopReceiverReg");
	ceCallCogCodePopReceiverReg = callCogCodePopReceiver;
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "realCECallCogCodePopReceiverAndClassRegs");
	ceCallCogCodePopReceiverAndClassRegs = callCogCodePopReceiverAndClassRegs;
#  else // Debug
	/* begin genEnilopmartFor:forCall:called: */
	ceEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "ceEnterCogCodePopReceiverReg");
	ceCallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "ceCallCogCodePopReceiverReg");
	ceCallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "ceCallCogCodePopReceiverAndClassRegs");
#  endif // Debug

	genPrimReturnEnterCogCodeEnilopmart(0);
	cePrimReturnEnterCogCode = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCode);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCode", cePrimReturnEnterCogCode);
	genPrimReturnEnterCogCodeEnilopmart(1);
	cePrimReturnEnterCogCodeProfiling = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCodeProfiling);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCodeProfiling", cePrimReturnEnterCogCodeProfiling);
#  if Debug
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "realCECallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg0Regs = callCogCodePopReceiverArg0Regs;
	realCECallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "realCECallCogCodePopReceiverArg1Arg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = callCogCodePopReceiverArg1Arg0Regs;
#  else // Debug
	/* begin genEnilopmartFor:and:forCall:called: */
	ceCallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "ceCallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "ceCallCogCodePopReceiverArg1Arg0Regs");
#  endif // Debug

	ceCall0ArgsPIC = genCallPICEnilopmartNumArgs(0);
		ceCall1ArgsPIC = genCallPICEnilopmartNumArgs(1);
		ceCall2ArgsPIC = genCallPICEnilopmartNumArgs(2);
	assert((numRegArgs()) == 2);
}


/*	Size pc-dependent instructions and assign eventual addresses to all
	instructions. Answer the size of the code.
	Compute forward branches based on virtual address (abstract code starts at
	0), assuming that any branches branched over are long.
	Compute backward branches based on actual address.
	Reuse the fixups array to record the pc-dependent instructions that need
	to have
	their code generation postponed until after the others.
	
	Override to add handling for null branches (branches to the immediately
	following instruction) occasioned by StackToRegisterMapping's following of
	jumps.  */

	/* StackToRegisterMappingCogit>>#generateInstructionsAt: */
static NoDbgRegParms sqInt
generateInstructionsAt(sqInt eventualAbsoluteAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    BytecodeFixup *fixup;
    sqInt i;
    sqInt j;
    sqInt pcDependentIndex;

	absoluteAddress = eventualAbsoluteAddress;
	pcDependentIndex = 0;
	for (i = 0; i < opcodeIndex; i += 1) {
		/* N.B. if you want to break in resizing, break here, note the instruction index, back up to the
		   sender, restart, and step into computeMaximumSizes, breaking at this instruction's index. */
		abstractInstruction = abstractInstructionAt(i);
		maybeBreakGeneratingFromto(absoluteAddress, absoluteAddress + ((abstractInstruction->maxSize)));
		if (isPCDependent(abstractInstruction)) {
			sizePCDependentInstructionAt(abstractInstruction, absoluteAddress);
			if ((isJump(abstractInstruction))
			 && ((((i + 1) < opcodeIndex)
			 && ((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 1))))
			 || (((i + 2) < opcodeIndex)
			 && (((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 2)))
			 && ((((abstractInstructionAt(i + 1))->opcode)) == Nop))))) {
				(abstractInstruction->opcode = Nop);
				concretizeAt(abstractInstruction, absoluteAddress);
			}
			else {
				fixup = fixupAtIndex(pcDependentIndex);
				pcDependentIndex += 1;
				(fixup->instructionIndex = i);
			}
			absoluteAddress += (abstractInstruction->machineCodeSize);
		}
		else {
			/* N.B. if you want to break in resizing, break here, note the instruction index, back up to the
			   sender, restart, and step into computeMaximumSizes, breaking at this instruction's index. */
			absoluteAddress = concretizeAt(abstractInstruction, absoluteAddress);
			assert(((abstractInstruction->machineCodeSize)) == ((abstractInstruction->maxSize)));
		}
	}
	for (j = 0; j < pcDependentIndex; j += 1) {
		fixup = fixupAtIndex(j);
		abstractInstruction = abstractInstructionAt((fixup->instructionIndex));
		maybeBreakGeneratingFromto((abstractInstruction->address), (((abstractInstruction->address)) + ((abstractInstruction->maxSize))) - 1);
		concretizeAt(abstractInstruction, (abstractInstruction->address));
	}
	return absoluteAddress - eventualAbsoluteAddress;
}


/*	Generate the run-time entries for the various method and PIC entry misses
	and aborts.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* StackToRegisterMappingCogit>>#generateMissAbortTrampolines */
static void
generateMissAbortTrampolines(void)
{
    sqInt numArgs;
    sqInt numArgsLimiT;

	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		methodAbortTrampolines[numArgs] = (genMethodAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picAbortTrampolines[numArgs] = (genPICAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = ((numRegArgs()) + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picMissTrampolines[numArgs] = (genPICMissTrampolineFor(numArgs));
	}
	ceReapAndResetErrorCodeTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceReapAndResetErrorCodeFor, "ceReapAndResetErrorCodeTrampoline", 1, ClassReg, null, null, null, 0 /* begin emptyRegisterMask */, 1, NoReg, 0);
}


/*	Override to generate code to push the register arg(s) for <= numRegArg
	arity sends.
 */

	/* StackToRegisterMappingCogit>>#generateSendTrampolines */
static void
generateSendTrampolines(void)
{
    sqInt numArgs;

	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		ordinarySendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(
	ceSendsupertonumArgs,
	numArgs,
	trampolineNamenumArgs("ceSend", numArgs),
	ClassReg,
	(	/* begin trampolineArgConstant: */
		assert(0 >= 0),
	-2 - 0),
	ReceiverResultReg,
	/* begin numArgsOrSendNumArgsReg: */
(numArgs <= (NumSendTrampolines - 2)
		? (assert(numArgs >= 0),
			-2 - numArgs)
		: SendNumArgsReg)));
	}
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		directedSuperSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendabovetonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperSend", numArgs), ClassReg, TempReg, ReceiverResultReg, 
/* begin numArgsOrSendNumArgsReg: */
(numArgs <= (NumSendTrampolines - 2)
	? (assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
		directedSuperBindingSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendaboveClassBindingtonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperBindingSend", numArgs), ClassReg, TempReg, ReceiverResultReg, 
/* begin numArgsOrSendNumArgsReg: */
(numArgs <= (NumSendTrampolines - 2)
	? (assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	};
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		superSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(
	ceSendsupertonumArgs,
	numArgs,
	trampolineNamenumArgs("ceSuperSend", numArgs),
	ClassReg,
	(	/* begin trampolineArgConstant: */
		assert(1 >= 0),
	-2 - 1),
	ReceiverResultReg,
	/* begin numArgsOrSendNumArgsReg: */
(numArgs <= (NumSendTrampolines - 2)
		? (assert(numArgs >= 0),
			-2 - numArgs)
		: SendNumArgsReg)));
	}
	firstSend = ordinarySendTrampolines[0];
	lastSend = superSendTrampolines[NumSendTrampolines - 1];
}


/*	Generate trampolines for tracing. In the simulator we can save a lot of
	time and avoid noise instructions in the lastNInstructions log by
	short-cutting these
	trampolines, but we need them in the real vm. */

	/* StackToRegisterMappingCogit>>#generateTracingTrampolines */
static void
generateTracingTrampolines(void)
{
	ceTraceLinkedSendTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceLinkedSend, "ceTraceLinkedSendTrampoline", 1, ReceiverResultReg, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	ceTraceBlockActivationTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceBlockActivation, "ceTraceBlockActivationTrampoline", 0, null, null, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
	ceTraceStoreTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceTraceStoreOfinto, "ceTraceStoreTrampoline", 2, TempReg, ReceiverResultReg, null, null, CallerSavedRegisterMask, 1, NoReg, 0);
}

	/* StackToRegisterMappingCogit>>#genForwardersInlinedIdenticalOrNotIf: */
static NoDbgRegParms sqInt
genForwardersInlinedIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt argConstant;
    sqInt argNeedsReg;
    sqInt argReg;
    sqInt argReg1;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    BytecodeFixup *fixup;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;
    AbstractInstruction *label;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt rcvrConstant;
    sqInt rcvrNeedsReg;
    sqInt rcvrReg;
    sqInt rcvrReg1;
    sqInt reg;
    sqInt rNext1;
    sqInt rTop1;
    CogSimStackEntry *simStackEntry;
    CogSimStackEntry *simStackEntry1;
    sqInt targetBytecodePC;
    sqInt targetBytecodePC1;
    sqInt topRegistersMask;
    sqInt unforwardArg;
    sqInt unforwardRcvr;

	unforwardRcvr = mayBeAForwarder(ssValue(1));
	unforwardArg = mayBeAForwarder(ssTop());
	if ((!unforwardRcvr)
	 && (!unforwardArg)) {
		return genVanillaInlinedIdenticalOrNotIf(orNot);
	}
	assert(unforwardArg
	 || (unforwardRcvr));
	simStackEntry = ssValue(1);
	/* begin isUnannotatableConstant: */
	rcvrConstant = (((simStackEntry->type)) == SSConstant)
	 && ((isImmediate((simStackEntry->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry->constant)))));
	simStackEntry1 = ssTop();
	/* begin isUnannotatableConstant: */
	argConstant = (((simStackEntry1->type)) == SSConstant)
	 && ((isImmediate((simStackEntry1->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry1->constant)))));
	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		if (!(		/* begin isUnconditionalBranch */
			(isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC1 = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetBytecodePC = targetBytecodePC1;
	argNeedsReg = !argConstant;
	rcvrNeedsReg = !rcvrConstant;
	/* begin allocateEqualsEqualsRegistersArgNeedsReg:rcvrNeedsReg:into: */
	assert(argNeedsReg
	 || (rcvrNeedsReg));
	argReg1 = (rcvrReg1 = NoReg);
	if (argNeedsReg) {
		if (rcvrNeedsReg) {
			/* begin allocateRegForStackTopTwoEntriesInto: */
			topRegistersMask = 0;
			rTop1 = (rNext1 = NoReg);
			if ((registerOrNone(ssTop())) != NoReg) {
				rTop1 = registerOrNone(ssTop());
			}
			if ((registerOrNone(ssValue(1))) != NoReg) {
				reg = (rNext1 = registerOrNone(ssValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
			if (rTop1 == NoReg) {
				rTop1 = allocateRegNotConflictingWith(topRegistersMask);
			}
			if (rNext1 == NoReg) {
				rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
			}
			assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
			argReg1 = rTop1;
			rcvrReg1 = rNext1;
			popToReg(ssTop(), argReg1);
			popToReg(ssValue(1), rcvrReg1);
		}
		else {
			argReg1 = allocateRegForStackEntryAtnotConflictingWith(0, 0);
			popToReg(ssTop(), argReg1);
			if (((ssValue(1))->spilled)) {
				/* begin AddCq:R: */
				anInstruction = genoperandoperand(AddCqR, BytesPerWord, SPReg);
				if (usesOutOfLineLiteral(anInstruction)) {
					(anInstruction->dependent = locateLiteral(BytesPerWord));
				}
			}
		}
	}
	else {
		assert(rcvrNeedsReg);
		assert(!((((ssTop())->spilled))));
		rcvrReg1 = allocateRegForStackEntryAtnotConflictingWith(1, 0);
		popToReg(ssValue(1), rcvrReg1);
	}
	assert(!((argNeedsReg
 && (argReg1 == NoReg))));
	assert(!((rcvrNeedsReg
 && (rcvrReg1 == NoReg))));
	rcvrReg = rcvrReg1;
	argReg = argReg1;
	if (!(((branchDescriptor->isBranchTrue))
		 || ((branchDescriptor->isBranchFalse)))) {
		return genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(argConstant, rcvrConstant, argReg, rcvrReg, orNot);
	}
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrReg != NoReg));
	if (argConstant) {
		/* begin genCmpConstant:R: */
		if (shouldAnnotateObjectReference(((ssTop())->constant))) {
			annotateobjRef(checkLiteralforInstruction(((ssTop())->constant), genoperandoperand(CmpCwR, ((ssTop())->constant), rcvrReg)), ((ssTop())->constant));
		}
		else {
			/* begin CmpCq:R: */
			quickConstant = ((ssTop())->constant);
			/* begin gen:quickConstant:operand: */
			anInstruction2 = genoperandoperand(CmpCqR, quickConstant, rcvrReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(quickConstant));
			}
		}
	}
	else {
		if (rcvrConstant) {
			/* begin genCmpConstant:R: */
			if (shouldAnnotateObjectReference(((ssValue(1))->constant))) {
				annotateobjRef(checkLiteralforInstruction(((ssValue(1))->constant), genoperandoperand(CmpCwR, ((ssValue(1))->constant), argReg)), ((ssValue(1))->constant));
			}
			else {
				/* begin CmpCq:R: */
				quickConstant1 = ((ssValue(1))->constant);
				/* begin gen:quickConstant:operand: */
				anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(quickConstant1));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrReg);
		}
	}
	ssPop(2);
	if (notAFixup(fixupAt(nextPC))) {
		/* The next instruction is dead.  we can skip it. */
		deadCode = 1;
		ensureFixupAt(targetBytecodePC);
		ensureFixupAt(postBranchPC);
	}
	else {
		assert(!(deadCode));
	}
	if (orNot == ((branchDescriptor->isBranchTrue))) {
		/* a == b ifFalse: ... or a ~~ b ifTrue: ... jump on equal to post-branch pc */
		fixup = ensureNonMergeFixupAt(targetBytecodePC);
		jumpTarget = ensureNonMergeFixupAt(postBranchPC);
		/* begin JumpZero: */
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	}
	else {
		/* orNot is true for ~~ */
		/* a == b ifTrue: ... or a ~~ b ifFalse: ... jump on equal to target pc */
		fixup = ensureNonMergeFixupAt(postBranchPC);
		jumpTarget1 = ensureNonMergeFixupAt(targetBytecodePC);
		/* begin JumpZero: */
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget1));
	}
	if (unforwardArg
	 && (unforwardRcvr)) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder((unforwardRcvr
		? rcvrReg
		: argReg), TempReg, label, fixup);
	if (!deadCode) {
		ssPushConstant(trueObject());
	}
	return 0;
}


/*	Generates the machine code for #== in the case where the instruction is
	not followed by a branch
 */

	/* StackToRegisterMappingCogit>>#genIdenticalNoBranchArgIsConstant:rcvrIsConstant:argReg:rcvrReg:orNotIf: */
static NoDbgRegParms sqInt
genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpEqual;
    AbstractInstruction *jumpNotEqual;
    AbstractInstruction *label;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt resultReg;

	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrRegOrNone != NoReg));
	if (argIsConstant) {
		/* begin genCmpConstant:R: */
		if (shouldAnnotateObjectReference(((ssTop())->constant))) {
			annotateobjRef(checkLiteralforInstruction(((ssTop())->constant), genoperandoperand(CmpCwR, ((ssTop())->constant), rcvrRegOrNone)), ((ssTop())->constant));
		}
		else {
			/* begin CmpCq:R: */
			quickConstant = ((ssTop())->constant);
			/* begin gen:quickConstant:operand: */
			anInstruction = genoperandoperand(CmpCqR, quickConstant, rcvrRegOrNone);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(quickConstant));
			}
		}
	}
	else {
		if (rcvrIsConstant) {
			/* begin genCmpConstant:R: */
			if (shouldAnnotateObjectReference(((ssValue(1))->constant))) {
				annotateobjRef(checkLiteralforInstruction(((ssValue(1))->constant), genoperandoperand(CmpCwR, ((ssValue(1))->constant), argReg)), ((ssValue(1))->constant));
			}
			else {
				/* begin CmpCq:R: */
				quickConstant1 = ((ssValue(1))->constant);
				/* begin gen:quickConstant:operand: */
				anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(quickConstant1));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrRegOrNone);
		}
	}
	ssPop(2);
	resultReg = (rcvrRegOrNone == NoReg
		? argReg
		: rcvrRegOrNone);
	jumpEqual = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	if (!argIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	if (!rcvrIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(rcvrRegOrNone, TempReg, label, 0);
	}
	if (orNot) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(trueObject())) {
			annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), resultReg)), trueObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant2 = trueObject();
			/* begin gen:quickConstant:operand: */
			anInstruction2 = genoperandoperand(MoveCqR, quickConstant2, resultReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(quickConstant2));
			}
		}
	}
	else {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(falseObject())) {
			annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), resultReg)), falseObject());
		}
		else {
			/* begin MoveCq:R: */
			quickConstant3 = falseObject();
			/* begin gen:quickConstant:operand: */
			anInstruction3 = genoperandoperand(MoveCqR, quickConstant3, resultReg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(quickConstant3));
			}
		}
	}
	jumpNotEqual = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpEqual, (orNot
		? 
			/* begin genMoveConstant:R: */
(shouldAnnotateObjectReference(falseObject())
				? annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), resultReg)), falseObject())
				: gMoveCqR(falseObject(), resultReg))
		: (shouldAnnotateObjectReference(trueObject())
				? annotateobjRef(checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), resultReg)), trueObject())
				: gMoveCqR(trueObject(), resultReg))));
	jmpTarget(jumpNotEqual, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushRegister(resultReg);
	return 0;
}


/*	Decompose code generation for #== into a common constant-folding version,
	followed by a double dispatch through the objectRepresentation to a
	version that doesn't deal with forwarders and a version that does. */

	/* StackToRegisterMappingCogit>>#genInlinedIdenticalOrNotIf: */
static NoDbgRegParms sqInt
genInlinedIdenticalOrNotIf(sqInt orNot)
{
    BytecodeDescriptor *primDescriptor;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	if ((isUnannotatableConstant(ssTop()))
	 && (isUnannotatableConstant(ssValue(1)))) {
		assert(!((primDescriptor->isMapped)));
		result = ((orNot
			? (((ssTop())->constant)) != (((ssValue(1))->constant))
			: (((ssTop())->constant)) == (((ssValue(1))->constant)))
			? trueObject()
			: falseObject());
		ssPop(2);
		return ssPushConstant(result);
	}
	return genForwardersInlinedIdenticalOrNotIf(orNot);
}

	/* StackToRegisterMappingCogit>>#genJumpBackTo: */
static NoDbgRegParms sqInt
genJumpBackTo(sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;


	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	/* can't fall through */
	deadCode = 1;
	/* begin gen:literal:operand: */
	checkLiteralforInstruction(stackLimitAddress(), genoperandoperand(MoveAwR, stackLimitAddress(), TempReg));
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, SPReg);
	/* begin fixupAt: */
	jumpTarget = fixupAtIndex(targetBytecodePC - initialPC);
	genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)jumpTarget));
	abstractInstruction = genoperand(Call, ceCheckForInterruptTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin annotateBytecode: */
	(abstractInstruction1->annotation = HasBytecodePC);
	/* begin fixupAt: */
	jumpTarget1 = fixupAtIndex(targetBytecodePC - initialPC);
	genoperand(Jump, ((sqInt)jumpTarget1));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpIf:to: */
static NoDbgRegParms sqInt
genJumpIfto(sqInt boolean, sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    CogSimStackEntry *desc;
    sqInt eventualTarget;
    BytecodeFixup *fixup;
    sqInt i;
    void *jumpTarget;
    AbstractInstruction *ok;
    sqInt quickConstant;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 1)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 1))); i < simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 1) + 1;
	}
	desc = ssTop();
	ssPop(1);
	if (	/* begin stackEntryIsBoolean: */
		(((desc->type)) == SSConstant)
	 && ((((desc->constant)) == (trueObject()))
	 || (((desc->constant)) == (falseObject())))) {
		/* Must arrange there's a fixup at the target whether it is jumped to or
		   not so that the simStackPtr can be kept correct. */
		/* Must annotate the bytecode for correct pc mapping. */
		fixup = ensureFixupAt(eventualTarget);
		if (((desc->constant)) == boolean) {
			abstractInstruction = genoperand(Jump, ((sqInt)fixup));
		}
		else {
			if (prevInstIsPCAnnotated()) {
				abstractInstruction = gen(Nop);
			}
			else {
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
		}
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
		extA = 0;
		return 0;
	}
	popToReg(desc, TempReg);
	assert((objectAfter(falseObject())) == (trueObject()));
	/* begin genSubConstant:R: */
	if (shouldAnnotateObjectReference(boolean)) {
		annotateobjRef(checkLiteralforInstruction(boolean, genoperandoperand(SubCwR, boolean, TempReg)), TempReg);
	}
	else {
		/* begin SubCq:R: */
		anInstruction = genoperandoperand(SubCqR, boolean, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(boolean));
		}
	}
	jumpTarget = ensureFixupAt(eventualTarget);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	if (((extA & 1) != 0)) {
		extA = 0;
		abstractInstruction1 = lastOpcode();
		/* begin annotateBytecode: */
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	extA = 0;
	/* begin CmpCq:R: */
	quickConstant = (boolean == (falseObject())
		? (trueObject()) - (falseObject())
		: (falseObject()) - (trueObject()));
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	ok = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genCallMustBeBooleanFor(boolean);
	jmpTarget(ok, annotateBytecode(genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpTo: */
static NoDbgRegParms sqInt
genJumpTo(sqInt targetBytecodePC)
{
    sqInt eventualTarget;
    BytecodeFixup *fixup;
    BytecodeDescriptor *generator;
    sqInt i;
    sqInt i1;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	if ((eventualTarget > bytecodePC)
	 && ((	/* begin stackTopIsBoolean */
		(simStackPtr >= methodOrBlockNumArgs)
	 && (stackEntryIsBoolean(ssTop())))
	 && (isConditionalBranch(generator = generatorForPC(eventualTarget))))) {
		eventualTarget = (eventualTarget + ((generator->numBytes))) + ((((generator->isBranchTrue)) == ((((ssTop())->constant)) == (trueObject()))
	? ((generator->spanFunction))(generator, eventualTarget, 0, methodObj)
	: 0));
		ssPop(1);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
		ssPop(-1);
	}
	else {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
	}
	/* can't fall through */
	deadCode = 1;
	/* begin Jump: */
	genoperand(Jump, ((sqInt)fixup));
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeBinaryInlinePrimitive: */
static NoDbgRegParms sqInt
genLowcodeBinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt frResult;
    sqInt frResult1;
    sqInt i1;
    sqInt i11;
    sqInt i110;
    sqInt i111;
    sqInt i112;
    sqInt i113;
    sqInt i114;
    sqInt i115;
    sqInt i117;
    sqInt i118;
    sqInt i119;
    sqInt i12;
    sqInt i120;
    sqInt i121;
    sqInt i122;
    sqInt i123;
    sqInt i124;
    sqInt i125;
    sqInt i13;
    sqInt i14;
    sqInt i15;
    sqInt i16;
    sqInt i17;
    sqInt i18;
    sqInt i2;
    sqInt i210;
    sqInt i211;
    sqInt i23;
    sqInt i25;
    sqInt i27;
    sqInt i28;
    sqInt index1;
    sqInt index11;
    sqInt index110;
    sqInt index111;
    sqInt index112;
    sqInt index113;
    sqInt index114;
    sqInt index115;
    sqInt index117;
    sqInt index118;
    sqInt index119;
    sqInt index12;
    sqInt index120;
    sqInt index121;
    sqInt index122;
    sqInt index123;
    sqInt index124;
    sqInt index13;
    sqInt index14;
    sqInt index15;
    sqInt index16;
    sqInt index17;
    sqInt index18;
    sqInt index19;
    sqInt object;
    sqInt object1;
    sqInt object10;
    sqInt object11;
    sqInt object12;
    sqInt object13;
    sqInt object14;
    sqInt object15;
    sqInt object16;
    sqInt object17;
    sqInt object18;
    sqInt object19;
    sqInt object2;
    sqInt object20;
    sqInt object21;
    sqInt object22;
    sqInt object23;
    sqInt object3;
    sqInt object4;
    sqInt object5;
    sqInt object6;
    sqInt object7;
    sqInt object8;
    sqInt object9;
    sqInt pointer;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop10;
    sqInt rOopTop11;
    sqInt rOopTop12;
    sqInt rOopTop13;
    sqInt rOopTop14;
    sqInt rOopTop15;
    sqInt rOopTop17;
    sqInt rOopTop18;
    sqInt rOopTop19;
    sqInt rOopTop2;
    sqInt rOopTop20;
    sqInt rOopTop21;
    sqInt rOopTop22;
    sqInt rOopTop23;
    sqInt rOopTop24;
    sqInt rOopTop3;
    sqInt rOopTop4;
    sqInt rOopTop5;
    sqInt rOopTop6;
    sqInt rOopTop7;
    sqInt rOopTop8;
    sqInt rOopTop9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult16;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt value;
    sqInt value1;
    sqInt value11;
    sqInt value2;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt valueLow3;
    sqInt value9;

	switch (prim) {
	case 0:
		/* begin genLowcodeByteSizeOf */
		rOopTop = NoReg;
		rResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:;
			rOopTop = NoReg;
	l1:;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rOopTop < 0) ? (((usqInt)(1)) >> (-rOopTop)) : (1U << rOopTop)));
		assert(!(((rOopTop == NoReg)
 || (rResult == NoReg))));
		object = rOopTop;
		value = rResult;
		popToReg(ssTop(), object);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcByteSizeOfto(object, value);
		return 0;

	case 1:
		/* begin genLowcodeFirstFieldPointer */
		rOopTop1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop1) {
					goto l6;
				}
			}
	l6:;
			rOopTop1 = NoReg;
	l5:;
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop1 == NoReg)));
		object1 = rOopTop1;
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcFirstFieldPointer(object1);
		return 0;

	case 2:
		/* begin genLowcodeFirstIndexableFieldPointer */
		rOopTop2 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop2) {
					goto l9;
				}
			}
	l9:;
			rOopTop2 = NoReg;
	l8:;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop2 == NoReg)));
		object2 = rOopTop2;
		popToReg(ssTop(), object2);
		ssPop(1);
		genLcFirstIndexableFieldPointer(object2);
		return 0;

	case 3:
		/* begin genLowcodeIsBytes */
		rOopTop3 = NoReg;
		rResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index13 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i13 = index13; i13 <= (simStackPtr); i13 += 1) {
				if ((registerOrNone(simStackAt(index13))) == rOopTop3) {
					goto l12;
				}
			}
	l12:;
			rOopTop3 = NoReg;
	l11:;
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(((rOopTop3 < 0) ? (((usqInt)(1)) >> (-rOopTop3)) : (1U << rOopTop3)));
		assert(!(((rOopTop3 == NoReg)
 || (rResult1 == NoReg))));
		object3 = rOopTop3;
		value1 = rResult1;
		popToReg(ssTop(), object3);
		ssPop(1);
		genLcIsBytesto(object3, value1);
		return 0;

	case 4:
		/* begin genLowcodeIsFloatObject */
		rOopTop4 = NoReg;
		rResult2 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop4 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index14 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i14 = index14; i14 <= (simStackPtr); i14 += 1) {
				if ((registerOrNone(simStackAt(index14))) == rOopTop4) {
					goto l15;
				}
			}
	l15:;
			rOopTop4 = NoReg;
	l14:;
		}
		if (rOopTop4 == NoReg) {
			rOopTop4 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(((rOopTop4 < 0) ? (((usqInt)(1)) >> (-rOopTop4)) : (1U << rOopTop4)));
		assert(!(((rOopTop4 == NoReg)
 || (rResult2 == NoReg))));
		object4 = rOopTop4;
		value2 = rResult2;
		popToReg(ssTop(), object4);
		ssPop(1);
		genLcIsFloatObjectto(object4, value2);
		return 0;

	case 5:
		/* begin genLowcodeIsIndexable */
		rOopTop5 = NoReg;
		rResult3 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop5 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index15 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i15 = index15; i15 <= (simStackPtr); i15 += 1) {
				if ((registerOrNone(simStackAt(index15))) == rOopTop5) {
					goto l18;
				}
			}
	l18:;
			rOopTop5 = NoReg;
	l17:;
		}
		if (rOopTop5 == NoReg) {
			rOopTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rOopTop5 < 0) ? (((usqInt)(1)) >> (-rOopTop5)) : (1U << rOopTop5)));
		assert(!(((rOopTop5 == NoReg)
 || (rResult3 == NoReg))));
		object5 = rOopTop5;
		value3 = rResult3;
		popToReg(ssTop(), object5);
		ssPop(1);
		genLcIsIndexableto(object5, value3);
		return 0;

	case 6:
		/* begin genLowcodeIsIntegerObject */
		rOopTop6 = NoReg;
		rResult4 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop6 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index16 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i16 = index16; i16 <= (simStackPtr); i16 += 1) {
				if ((registerOrNone(simStackAt(index16))) == rOopTop6) {
					goto l21;
				}
			}
	l21:;
			rOopTop6 = NoReg;
	l20:;
		}
		if (rOopTop6 == NoReg) {
			rOopTop6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(((rOopTop6 < 0) ? (((usqInt)(1)) >> (-rOopTop6)) : (1U << rOopTop6)));
		assert(!(((rOopTop6 == NoReg)
 || (rResult4 == NoReg))));
		object6 = rOopTop6;
		value4 = rResult4;
		popToReg(ssTop(), object6);
		ssPop(1);
		genLcIsIntegerObjectto(object6, value4);
		return 0;

	case 7:
		/* begin genLowcodeIsPointers */
		rOopTop7 = NoReg;
		rResult5 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop7 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index17 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i17 = index17; i17 <= (simStackPtr); i17 += 1) {
				if ((registerOrNone(simStackAt(index17))) == rOopTop7) {
					goto l24;
				}
			}
	l24:;
			rOopTop7 = NoReg;
	l23:;
		}
		if (rOopTop7 == NoReg) {
			rOopTop7 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(((rOopTop7 < 0) ? (((usqInt)(1)) >> (-rOopTop7)) : (1U << rOopTop7)));
		assert(!(((rOopTop7 == NoReg)
 || (rResult5 == NoReg))));
		object7 = rOopTop7;
		value5 = rResult5;
		popToReg(ssTop(), object7);
		ssPop(1);
		genLcIsPointersto(object7, value5);
		return 0;

	case 8:
		/* begin genLowcodeIsWords */
		rOopTop8 = NoReg;
		rResult6 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop8 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index18 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i18 = index18; i18 <= (simStackPtr); i18 += 1) {
				if ((registerOrNone(simStackAt(index18))) == rOopTop8) {
					goto l27;
				}
			}
	l27:;
			rOopTop8 = NoReg;
	l26:;
		}
		if (rOopTop8 == NoReg) {
			rOopTop8 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult6 = allocateRegNotConflictingWith(((rOopTop8 < 0) ? (((usqInt)(1)) >> (-rOopTop8)) : (1U << rOopTop8)));
		assert(!(((rOopTop8 == NoReg)
 || (rResult6 == NoReg))));
		object8 = rOopTop8;
		value6 = rResult6;
		popToReg(ssTop(), object8);
		ssPop(1);
		genLcIsWordsto(object8, value6);
		return 0;

	case 9:
		/* begin genLowcodeIsWordsOrBytes */
		rOopTop9 = NoReg;
		rResult7 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop9 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index19 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i110 = index19; i110 <= (simStackPtr); i110 += 1) {
				if ((registerOrNone(simStackAt(index19))) == rOopTop9) {
					goto l30;
				}
			}
	l30:;
			rOopTop9 = NoReg;
	l29:;
		}
		if (rOopTop9 == NoReg) {
			rOopTop9 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(((rOopTop9 < 0) ? (((usqInt)(1)) >> (-rOopTop9)) : (1U << rOopTop9)));
		assert(!(((rOopTop9 == NoReg)
 || (rResult7 == NoReg))));
		object9 = rOopTop9;
		value7 = rResult7;
		popToReg(ssTop(), object9);
		ssPop(1);
		genLcIsWordsOrBytesto(object9, value7);
		return 0;

	case 10:
		/* begin genLowcodeOopSmallIntegerToInt32 */
		rOopTop10 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop10 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index110 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i111 = index110; i111 <= (simStackPtr); i111 += 1) {
				if ((registerOrNone(simStackAt(index110))) == rOopTop10) {
					goto l33;
				}
			}
	l33:;
			rOopTop10 = NoReg;
	l32:;
		}
		if (rOopTop10 == NoReg) {
			rOopTop10 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop10 == NoReg)));
		object10 = rOopTop10;
		popToReg(ssTop(), object10);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object10);
		ssPushNativeRegister(object10);
		return 0;

	case 11:
		/* begin genLowcodeOopSmallIntegerToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop23 = NoReg;
		rResult14 = (rResult23 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop23 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index123 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i124 = index123; i124 <= (simStackPtr); i124 += 1) {
				if ((registerOrNone(simStackAt(index123))) == rOopTop23) {
					goto l79;
				}
			}
	l79:;
			rOopTop23 = NoReg;
	l76:;
		}
		if (rOopTop23 == NoReg) {
			rOopTop23 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult14 = allocateRegNotConflictingWith(((rOopTop23 < 0) ? (((usqInt)(1)) >> (-rOopTop23)) : (1U << rOopTop23)));
		rResult23 = allocateRegNotConflictingWith((1U << rOopTop23) | (1U << rResult14));
		assert(!(((rOopTop23 == NoReg)
 || (rResult14 == NoReg))));
		object22 = rOopTop23;
		valueLow2 = rResult14;
		valueHigh2 = rResult23;
		popToReg(ssTop(), object22);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object22);
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, 0, valueHigh2);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(object22, valueHigh2);
		return 0;

	case 12:
		/* begin genLowcodeOopToBoolean32 */
		rOopTop11 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop11 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index111 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i112 = index111; i112 <= (simStackPtr); i112 += 1) {
				if ((registerOrNone(simStackAt(index111))) == rOopTop11) {
					goto l36;
				}
			}
	l36:;
			rOopTop11 = NoReg;
	l35:;
		}
		if (rOopTop11 == NoReg) {
			rOopTop11 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop11 == NoReg)));
		object11 = rOopTop11;
		popToReg(ssTop(), object11);
		ssPop(1);
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(SubCwR, falseObject(), object11)), falseObject());
		ssPushNativeRegister(object11);
		return 0;

	case 13:
		/* begin genLowcodeOopToBoolean64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop24 = NoReg;
		rResult16 = (rResult24 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop24 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index124 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i125 = index124; i125 <= (simStackPtr); i125 += 1) {
				if ((registerOrNone(simStackAt(index124))) == rOopTop24) {
					goto l86;
				}
			}
	l86:;
			rOopTop24 = NoReg;
	l83:;
		}
		if (rOopTop24 == NoReg) {
			rOopTop24 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult16 = allocateRegNotConflictingWith(((rOopTop24 < 0) ? (((usqInt)(1)) >> (-rOopTop24)) : (1U << rOopTop24)));
		rResult24 = allocateRegNotConflictingWith((1U << rOopTop24) | (1U << rResult16));
		assert(!(((rOopTop24 == NoReg)
 || (rResult16 == NoReg))));
		object23 = rOopTop24;
		valueLow3 = rResult16;
		valueHigh3 = rResult24;
		popToReg(ssTop(), object23);
		ssPop(1);
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh3);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(SubCwR, falseObject(), object23)), falseObject());
		ssPushNativeRegistersecondRegister(object23, valueHigh3);
		return 0;

	case 14:
		/* begin genLowcodeOopToFloat32 */
		rOopTop12 = NoReg;
		frResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop12 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index112 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i113 = index112; i113 <= (simStackPtr); i113 += 1) {
				if ((registerOrNone(simStackAt(index112))) == rOopTop12) {
					goto l39;
				}
			}
	l39:;
			rOopTop12 = NoReg;
	l38:;
		}
		if (rOopTop12 == NoReg) {
			rOopTop12 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rOopTop12 == NoReg)
 || (frResult == NoReg))));
		object12 = rOopTop12;
		value8 = frResult;
		popToReg(ssTop(), object12);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i23 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i23 <= simStackPtr; i23 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i23), frameOffsetOfTemporary(i23 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat32(object12, value8);
		return 0;

	case 15:
		/* begin genLowcodeOopToFloat64 */
		rOopTop13 = NoReg;
		frResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop13 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index113 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i114 = index113; i114 <= (simStackPtr); i114 += 1) {
				if ((registerOrNone(simStackAt(index113))) == rOopTop13) {
					goto l42;
				}
			}
	l42:;
			rOopTop13 = NoReg;
	l41:;
		}
		if (rOopTop13 == NoReg) {
			rOopTop13 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rOopTop13 == NoReg)
 || (frResult1 == NoReg))));
		object13 = rOopTop13;
		value9 = frResult1;
		popToReg(ssTop(), object13);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i25 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i25 <= simStackPtr; i25 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i25), frameOffsetOfTemporary(i25 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat64(object13, value9);
		return 0;

	case 16:
		/* begin genLowcodeOopToInt32 */
		rOopTop14 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop14 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index114 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i115 = index114; i115 <= (simStackPtr); i115 += 1) {
				if ((registerOrNone(simStackAt(index114))) == rOopTop14) {
					goto l45;
				}
			}
	l45:;
			rOopTop14 = NoReg;
	l44:;
		}
		if (rOopTop14 == NoReg) {
			rOopTop14 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop14 == NoReg)));
		object14 = rOopTop14;
		popToReg(ssTop(), object14);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i27 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i27 <= simStackPtr; i27 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i27), frameOffsetOfTemporary(i27 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToInt32(object14);
		return 0;

	case 17:
		/* begin genLowcodeOopToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop15 = NoReg;
		rResult8 = (rResult21 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop15 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index115 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i117 = index115; i117 <= (simStackPtr); i117 += 1) {
				if ((registerOrNone(simStackAt(index115))) == rOopTop15) {
					goto l51;
				}
			}
	l51:;
			rOopTop15 = NoReg;
	l48:;
		}
		if (rOopTop15 == NoReg) {
			rOopTop15 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(((rOopTop15 < 0) ? (((usqInt)(1)) >> (-rOopTop15)) : (1U << rOopTop15)));
		rResult21 = allocateRegNotConflictingWith((1U << rOopTop15) | (1U << rResult8));
		assert(!(((rOopTop15 == NoReg)
 || (rResult8 == NoReg))));
		object15 = rOopTop15;
		valueLow = rResult8;
		valueHigh = rResult21;
		popToReg(ssTop(), object15);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i28 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i28 <= simStackPtr; i28 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i28), frameOffsetOfTemporary(i28 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoInt64highPart(object15, valueLow, valueHigh);
		return 0;

	case 18:
		/* begin genLowcodeOopToPointer */
		rOopTop17 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop17 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index117 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i118 = index117; i118 <= (simStackPtr); i118 += 1) {
				if ((registerOrNone(simStackAt(index117))) == rOopTop17) {
					goto l54;
				}
			}
	l54:;
			rOopTop17 = NoReg;
	l53:;
		}
		if (rOopTop17 == NoReg) {
			rOopTop17 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop17 == NoReg)));
		object16 = rOopTop17;
		popToReg(ssTop(), object16);
		ssPop(1);
		genLcOopToPointer(object16);
		return 0;

	case 19:
		/* begin genLowcodeOopToPointerReinterpret */
		rOopTop18 = NoReg;
		rResult9 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop18 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index118 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i119 = index118; i119 <= (simStackPtr); i119 += 1) {
				if ((registerOrNone(simStackAt(index118))) == rOopTop18) {
					goto l57;
				}
			}
	l57:;
			rOopTop18 = NoReg;
	l56:;
		}
		if (rOopTop18 == NoReg) {
			rOopTop18 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(((rOopTop18 < 0) ? (((usqInt)(1)) >> (-rOopTop18)) : (1U << rOopTop18)));
		assert(!(((rOopTop18 == NoReg)
 || (rResult9 == NoReg))));
		object17 = rOopTop18;
		pointer = rResult9;
		popToReg(ssTop(), object17);
		ssPop(1);
		ssPushNativeRegister(object17);
		return 0;

	case 20:
		/* begin genLowcodeOopToUInt32 */
		rOopTop19 = NoReg;
		rResult10 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop19 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index119 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i120 = index119; i120 <= (simStackPtr); i120 += 1) {
				if ((registerOrNone(simStackAt(index119))) == rOopTop19) {
					goto l60;
				}
			}
	l60:;
			rOopTop19 = NoReg;
	l59:;
		}
		if (rOopTop19 == NoReg) {
			rOopTop19 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult10 = allocateRegNotConflictingWith(((rOopTop19 < 0) ? (((usqInt)(1)) >> (-rOopTop19)) : (1U << rOopTop19)));
		assert(!(((rOopTop19 == NoReg)
 || (rResult10 == NoReg))));
		object18 = rOopTop19;
		value11 = rResult10;
		popToReg(ssTop(), object18);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i210 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i210 <= simStackPtr; i210 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i210), frameOffsetOfTemporary(i210 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToUInt32(object18);
		return 0;

	case 21:
		/* begin genLowcodeOopToUInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop20 = NoReg;
		rResult13 = (rResult22 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop20 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index120 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i121 = index120; i121 <= (simStackPtr); i121 += 1) {
				if ((registerOrNone(simStackAt(index120))) == rOopTop20) {
					goto l66;
				}
			}
	l66:;
			rOopTop20 = NoReg;
	l63:;
		}
		if (rOopTop20 == NoReg) {
			rOopTop20 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult13 = allocateRegNotConflictingWith(((rOopTop20 < 0) ? (((usqInt)(1)) >> (-rOopTop20)) : (1U << rOopTop20)));
		rResult22 = allocateRegNotConflictingWith((1U << rOopTop20) | (1U << rResult13));
		assert(!(((rOopTop20 == NoReg)
 || (rResult13 == NoReg))));
		object19 = rOopTop20;
		valueLow1 = rResult13;
		valueHigh1 = rResult22;
		popToReg(ssTop(), object19);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i211 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i211 <= simStackPtr; i211 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i211), frameOffsetOfTemporary(i211 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoUInt64highPart(object19, valueLow1, valueHigh1);
		return 0;

	case 22:
		/* begin genLowcodePin */
		rOopTop21 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop21 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index121 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i122 = index121; i122 <= (simStackPtr); i122 += 1) {
				if ((registerOrNone(simStackAt(index121))) == rOopTop21) {
					goto l69;
				}
			}
	l69:;
			rOopTop21 = NoReg;
	l68:;
		}
		if (rOopTop21 == NoReg) {
			rOopTop21 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop21 == NoReg)));
		object20 = rOopTop21;
		popToReg(ssTop(), object20);
		ssPop(1);
		abort();
		return 0;

	case 23:
		/* begin genLowcodeUnpin */
		rOopTop22 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop22 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index122 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i123 = index122; i123 <= (simStackPtr); i123 += 1) {
				if ((registerOrNone(simStackAt(index122))) == rOopTop22) {
					goto l72;
				}
			}
	l72:;
			rOopTop22 = NoReg;
	l71:;
		}
		if (rOopTop22 == NoReg) {
			rOopTop22 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop22 == NoReg)));
		object21 = rOopTop22;
		popToReg(ssTop(), object21);
		ssPop(1);
		abort();
		return 0;

	default:
		return EncounteredUnknownBytecode;
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeNullaryInlinePrimitive: */
static NoDbgRegParms sqInt
genLowcodeNullaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *cont;
    AbstractInstruction *cont1;
    sqInt floatValue;
    sqInt frTop;
    sqInt frTop1;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    AbstractInstruction *inst;
    AbstractInstruction *inst1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt object3;
    sqInt object4;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointerClassLiteral;
    sqInt reg;
    sqInt reg1;
    sqInt reg2;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext2;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult11;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop11;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop8;
    sqInt rTop9;
    sqInt singleFloatValue;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask2;
    AbstractInstruction *trueJump;
    AbstractInstruction *trueJump1;
    sqInt value;
    sqInt value2;
    sqInt value3;
    sqInt value5;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;

	switch (prim) {
	case 0:
		/* begin genLowcodeBoolean32ToOop */
		rTop8 = NoReg;
		rResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8)));
		assert(!(((rTop8 == NoReg)
 || (rResult3 == NoReg))));
		value5 = rTop8;
		object3 = rResult3;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, 0, value5);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		/* False */
		trueJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), value5)), falseObject());
		/* True */
		cont = genoperand(Jump, ((sqInt)0));
		inst = checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), value5));
		jmpTarget(trueJump, inst);
		annotateobjRef(inst, trueObject());
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(value5);
		return 0;

	case 1:
		/* begin genLowcodeBoolean64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask2 = 0;
		rTop9 = (rNext2 = NoReg);
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9)));
		}
		assert(!(((rTop9 == NoReg)
 || (rNext2 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop9) | (1U << rNext2));
		assert(!((rResult4 == NoReg)));
		valueLow2 = rTop9;
		valueHigh2 = rNext2;
		object4 = rResult4;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, valueLow2, valueHigh2);
		/* False */
		trueJump1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(checkLiteralforInstruction(falseObject(), genoperandoperand(MoveCwR, falseObject(), valueLow2)), falseObject());
		/* True */
		cont1 = genoperand(Jump, ((sqInt)0));
		inst1 = checkLiteralforInstruction(trueObject(), genoperandoperand(MoveCwR, trueObject(), valueLow2));
		jmpTarget(trueJump1, inst1);
		annotateobjRef(inst1, trueObject());
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(valueLow2);
		return 0;

	case 2:
		/* begin genLowcodeFloat32ToOop */
		frTop = NoReg;
		/* Float argument */
		rResult = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop == NoReg)
 || (rResult == NoReg))));
		singleFloatValue = frTop;
		object = rResult;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat32toOop(singleFloatValue, object);
		return 0;

	case 3:
		/* begin genLowcodeFloat64ToOop */
		frTop1 = NoReg;
		/* Float argument */
		rResult1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult1 == NoReg))));
		floatValue = frTop1;
		object1 = rResult1;
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat64toOop(floatValue, object1);
		return 0;

	case 4:
		/* begin genLowcodeInt32ToOop */
		rTop = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop == NoReg)));
		value = rTop;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt32ToOop(value);
		return 0;

	case 5:
		/* begin genLowcodeInt64ToOop */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask = 0;
		rTop1 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		}
		assert(!(((rTop1 == NoReg)
 || (rNext == NoReg))));
		valueLow = rTop1;
		valueHigh = rNext;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt64ToOophighPart(valueLow, valueHigh);
		return 0;

	case 6:
		/* begin genLowcodePointerToOop */
		pointerClassLiteral = getLiteral(extA);
		rTop3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop3 == NoReg)));
		pointer = rTop3;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcPointerToOopclass(pointer, pointerClassLiteral);
		extA = 0;
		return 0;

	case 7:
		/* begin genLowcodePointerToOopReinterprer */
		rTop4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop4 == NoReg)));
		pointer1 = rTop4;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		ssPushRegister(pointer1);
		return 0;

	case 8:
		/* begin genLowcodeSmallInt32ToOop */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		value2 = rTop5;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		genConvertIntegerToSmallIntegerInReg(value2);
		ssPushRegister(value2);
		return 0;

	case 9:
		/* begin genLowcodeUint32ToOop */
		rTop6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop6 == NoReg)));
		value3 = rTop6;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt32ToOop(value3);
		return 0;

	case 10:
		/* begin genLowcodeUint64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask1 = 0;
		rTop11 = (rNext1 = NoReg);
		rResult11 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop11 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop11 == NoReg) {
			rTop11 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop11 < 0) ? (((usqInt)(1)) >> (-rTop11)) : (1U << rTop11)));
		}
		assert(!(((rTop11 == NoReg)
 || (rNext1 == NoReg))));
		rResult11 = allocateFloatRegNotConflictingWith((1U << rTop11) | (1U << rNext1));
		assert(!((rResult11 == NoReg)));
		valueLow1 = rTop11;
		valueHigh1 = rNext1;
		object2 = rResult11;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt64ToOophighPart(valueLow1, valueHigh1);
		return 0;

	default:
		return EncounteredUnknownBytecode;
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeTrinaryInlinePrimitive: */
static NoDbgRegParms sqInt
genLowcodeTrinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    sqInt fieldIndex;
    sqInt fieldIndex1;
    sqInt first;
    sqInt first1;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt index1;
    sqInt index11;
    sqInt index12;
    sqInt object;
    sqInt object1;
    sqInt oopTopRegisterMask;
    sqInt oopTopRegisterMask1;
    sqInt oopTopRegisterMask2;
    sqInt oopTopRegisterMask3;
    sqInt rOopNext;
    sqInt rOopNext1;
    sqInt rOopNext2;
    sqInt rOopNext3;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rTop;
    sqInt second;
    sqInt second1;
    sqInt topRegisterMask;
    sqInt value;
    sqInt value1;
    sqInt value2;

	switch (prim) {
	case 0:
		/* begin genLowcodeOopEqual */
		rOopTop2 = (rOopNext2 = NoReg);
		rResult = NoReg;
		oopTopRegisterMask2 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop2) {
					goto l13;
				}
			}
	l13:;
			rOopTop2 = NoReg;
	l10:;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopNext2 = registerOrNone(ssValue(1));
			/* begin isOopRegister:usedBefore: */
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 < simStackPtr; i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopNext2) {
					goto l12;
				}
			}
	l12:;
			rOopNext2 = NoReg;
	l9:;
			if (rOopNext2 != NoReg) {
				oopTopRegisterMask2 = ((rOopNext2 < 0) ? (((usqInt)(1)) >> (-rOopNext2)) : (1U << rOopNext2));
			}
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(oopTopRegisterMask2);
		}
		if (rOopNext2 == NoReg) {
			rOopNext2 = allocateRegNotConflictingWith(((rOopTop2 < 0) ? (((usqInt)(1)) >> (-rOopTop2)) : (1U << rOopTop2)));
		}
		rResult = allocateRegNotConflictingWith((1U << rOopTop2) | (1U << rOopNext2));
		assert(!(((rOopTop2 == NoReg)
 || ((rOopNext2 == NoReg)
 || (rResult == NoReg)))));
		second = rOopTop2;
		first = rOopNext2;
		value2 = rResult;
		popToReg(ssTop(), second);
		ssPop(1);
		popToReg(ssTop(), first);
		ssPop(1);
		/* begin CmpR:R: */
		assert(!((second == SPReg)));
		genoperandoperand(CmpRR, second, first);
		/* True result */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, 1, first);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		/* False result */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first);
		return 0;

	case 1:
		/* begin genLowcodeOopNotEqual */
		rOopTop3 = (rOopNext3 = NoReg);
		oopTopRegisterMask3 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop3) {
					goto l20;
				}
			}
	l20:;
			rOopTop3 = NoReg;
	l17:;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopNext3 = registerOrNone(ssValue(1));
			/* begin isOopRegister:usedBefore: */
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 < simStackPtr; i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopNext3) {
					goto l19;
				}
			}
	l19:;
			rOopNext3 = NoReg;
	l16:;
			if (rOopNext3 != NoReg) {
				oopTopRegisterMask3 = ((rOopNext3 < 0) ? (((usqInt)(1)) >> (-rOopNext3)) : (1U << rOopNext3));
			}
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(oopTopRegisterMask3);
		}
		if (rOopNext3 == NoReg) {
			rOopNext3 = allocateRegNotConflictingWith(((rOopTop3 < 0) ? (((usqInt)(1)) >> (-rOopTop3)) : (1U << rOopTop3)));
		}
		assert(!(((rOopTop3 == NoReg)
 || (rOopNext3 == NoReg))));
		second1 = rOopTop3;
		first1 = rOopNext3;
		popToReg(ssTop(), second1);
		ssPop(1);
		popToReg(ssTop(), first1);
		ssPop(1);
		/* begin CmpR:R: */
		assert(!((second1 == SPReg)));
		genoperandoperand(CmpRR, second1, first1);
		/* True result */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first1);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
		/* False result */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, first1);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first1);
		return 0;

	case 2:
		/* begin genLowcodeStoreObjectField */
		fieldIndex = extA;
		rOopTop = (rOopNext = NoReg);
		oopTopRegisterMask = 0;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:;
			rOopTop = NoReg;
	l1:;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopNext = registerOrNone(ssValue(1));
			/* begin isOopRegister:usedBefore: */
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 < simStackPtr; i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopNext) {
					goto l4;
				}
			}
	l4:;
			rOopNext = NoReg;
	l3:;
			if (rOopNext != NoReg) {
				oopTopRegisterMask = ((rOopNext < 0) ? (((usqInt)(1)) >> (-rOopNext)) : (1U << rOopNext));
			}
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(oopTopRegisterMask);
		}
		if (rOopNext == NoReg) {
			rOopNext = allocateRegNotConflictingWith(((rOopTop < 0) ? (((usqInt)(1)) >> (-rOopTop)) : (1U << rOopTop)));
		}
		assert(!(((rOopTop == NoReg)
 || (rOopNext == NoReg))));
		value = rOopTop;
		object = rOopNext;
		popToReg(ssTop(), value);
		ssPop(1);
		popToReg(ssTop(), object);
		ssPop(1);
		genLcStoreobjectfield(value, object, fieldIndex);
		extA = 0;
		return 0;

	case 3:
		/* begin genLowcodeStoreObjectFieldAt */
		rTop = (rOopTop1 = (rOopNext1 = NoReg));
		oopTopRegisterMask1 = (topRegisterMask = 0);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			oopTopRegisterMask1 = ((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop));
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop1 = registerOrNone(ssTop());
			topRegisterMask = ((rOopTop1 < 0) ? (((usqInt)(1)) >> (-rOopTop1)) : (1U << rOopTop1));
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			rOopNext1 = registerOrNone(ssValue(1));
			topRegisterMask = topRegisterMask | (((rOopNext1 < 0) ? (((usqInt)(1)) >> (-rOopNext1)) : (1U << rOopNext1)));
			oopTopRegisterMask1 = oopTopRegisterMask1 | (((rOopNext1 < 0) ? (((usqInt)(1)) >> (-rOopNext1)) : (1U << rOopNext1)));
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(oopTopRegisterMask1);
		}
		if (rOopNext1 == NoReg) {
			rOopNext1 = allocateRegNotConflictingWith((1U << rTop) | (1U << rOopTop1));
		}
		assert(!(((rTop == NoReg)
 || ((rOopTop1 == NoReg)
 || (rOopNext1 == NoReg)))));
		fieldIndex1 = rTop;
		value1 = rOopTop1;
		object1 = rOopNext1;
		popToReg(ssTop(), value1);
		ssPop(1);
		nativePopToReg(ssNativeTop(), fieldIndex1);
		ssNativePop(1);
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcStoreobjectat(value1, object1, fieldIndex1);
		return 0;

	default:
		return EncounteredUnknownBytecode;
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive2: */
static NoDbgRegParms sqInt
genLowcodeUnaryInlinePrimitive2(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction39;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction40;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction42;
    AbstractInstruction *anInstruction43;
    AbstractInstruction *anInstruction44;
    AbstractInstruction *anInstruction45;
    AbstractInstruction *anInstruction46;
    AbstractInstruction *anInstruction47;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset10;
    sqInt baseOffset11;
    sqInt baseOffset12;
    sqInt baseOffset13;
    sqInt baseOffset14;
    sqInt baseOffset15;
    sqInt baseOffset16;
    sqInt baseOffset17;
    sqInt baseOffset18;
    sqInt baseOffset19;
    sqInt baseOffset2;
    sqInt baseOffset20;
    sqInt baseOffset21;
    sqInt baseOffset22;
    sqInt baseOffset23;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    sqInt baseOffset7;
    sqInt baseOffset8;
    sqInt baseOffset9;
    sqInt classOop;
    sqInt classOop1;
    sqInt classOop2;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    AbstractInstruction *contJump4;
    AbstractInstruction *contJump5;
    AbstractInstruction *contJump6;
    AbstractInstruction *contJump7;
    sqInt doubleValue;
    sqInt doubleValue1;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump21;
    AbstractInstruction *falseJump22;
    AbstractInstruction *falseJump3;
    AbstractInstruction *falseJump4;
    AbstractInstruction *falseJump5;
    AbstractInstruction *falseJump6;
    AbstractInstruction *falseJump7;
    AbstractInstruction *falseLabel;
    AbstractInstruction *falseLabel1;
    sqInt fieldIndex;
    sqInt first;
    sqInt first1;
    AbstractInstruction *first12;
    AbstractInstruction *first13;
    AbstractInstruction *first14;
    AbstractInstruction *first15;
    AbstractInstruction *first16;
    AbstractInstruction *first17;
    sqInt first2;
    sqInt first3;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt firstHigh4;
    sqInt firstHigh5;
    sqInt firstLow4;
    sqInt firstLow5;
    sqInt first9;
    sqInt floatValue;
    sqInt floatValue1;
    sqInt floatValue2;
    sqInt floatValue3;
    sqInt floatValue4;
    sqInt floatValue5;
    sqInt floatValue6;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frResult4;
    sqInt frResult5;
    sqInt frResult6;
    sqInt frResult7;
    sqInt frResult8;
    sqInt frResult9;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    sqInt frTop4;
    sqInt i;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt i2;
    sqInt i21;
    sqInt index1;
    sqInt index11;
    sqInt indexableSize;
    sqInt indexableSize1;
    sqInt int32Result;
    sqInt int64Result;
    sqInt int64Result1;
    sqInt int64Result2;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerResult1;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg2;
    sqInt reg3;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext11;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext15;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNext9;
    sqInt rOopResult;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult11;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult210;
    sqInt rResult211;
    sqInt rResult212;
    sqInt rResult213;
    sqInt rResult214;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult25;
    sqInt rResult26;
    sqInt rResult27;
    sqInt rResult28;
    sqInt rResult29;
    sqInt rResult3;
    sqInt rResult30;
    sqInt rResult31;
    sqInt rResult32;
    sqInt rResult33;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop11;
    sqInt rTop12;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second2;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh4;
    sqInt secondHigh5;
    sqInt secondLow4;
    sqInt secondLow5;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegisterMask;
    sqInt topRegisterMask1;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask2;
    sqInt topRegistersMask3;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value21;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value27;
    sqInt value28;
    sqInt value3;
    sqInt value4;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh2;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueHigh8;
    sqInt valueLow2;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;
    sqInt valueLow8;
    sqInt value9;

	switch (prim) {
	case 60:
		/* begin genLowcodeFloat64ToFloat32 */
		topRegistersMask = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask);
		}
		assert(!((frTop == NoReg)));
		floatValue = frTop;
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin ConvertRd:Rs: */
		genoperandoperand(ConvertRdRs, floatValue, floatValue);
		ssPushNativeRegisterSingleFloat(floatValue);
		return 0;

	case 61:
		/* begin genLowcodeFloat64ToInt32 */
		frTop1 = NoReg;
		/* Float argument */
		rResult = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult == NoReg))));
		floatValue1 = frTop1;
		int32Result = rResult;
		nativePopToReg(ssNativeTop(), floatValue1);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue1, int32Result);
		ssPushNativeRegister(int32Result);
		return 0;

	case 0x3E:
		/* begin genLowcodeFloat64ToInt64 */
		frTop2 = NoReg;
		/* Float argument */
		rResult1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop2 == NoReg)
 || (rResult1 == NoReg))));
		floatValue2 = frTop2;
		int64Result = rResult1;
		nativePopToReg(ssNativeTop(), floatValue2);
		ssNativePop(1);
		abort();
		return 0;

	case 0x3F:
		/* begin genLowcodeFloat64ToUInt32 */
		frTop3 = NoReg;
		/* Float argument */
		rResult2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop3 == NoReg)
 || (rResult2 == NoReg))));
		floatValue3 = frTop3;
		int64Result1 = rResult2;
		nativePopToReg(ssNativeTop(), floatValue3);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue3, int64Result1);
		ssPushNativeRegister(int64Result1);
		return 0;

	case 64:
		/* begin genLowcodeFloat64ToUInt64 */
		frTop4 = NoReg;
		/* Float argument */
		rResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop4 == NoReg)
 || (rResult3 == NoReg))));
		floatValue4 = frTop4;
		int64Result2 = rResult3;
		nativePopToReg(ssNativeTop(), floatValue4);
		ssNativePop(1);
		abort();
		return 0;

	case 65:
		/* begin genLowcodeFree */
		rTop = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop == NoReg)));
		pointer = rTop;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (pointer != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, pointer, ReceiverResultReg);
		}
		abstractInstruction = genoperand(Call, ceFreeTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return 0;

	case 66:
		/* begin genLowcodeInstantiateIndexable32Oop */
		rTop1 = (rOopTop = NoReg);
		rOopResult = NoReg;
		topRegisterMask = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop = registerOrNone(ssTop());
			topRegisterMask = ((rOopTop < 0) ? (((usqInt)(1)) >> (-rOopTop)) : (1U << rOopTop));
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		}
		rOopResult = allocateRegNotConflictingWith((1U << rTop1) | (1U << rOopTop));
		assert(!(((rTop1 == NoReg)
 || ((rOopTop == NoReg)
 || (rOopResult == NoReg)))));
		indexableSize = rTop1;
		classOop = rOopTop;
		object = rOopResult;
		nativePopToReg(ssNativeTop(), indexableSize);
		ssNativePop(1);
		popToReg(ssTop(), classOop);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopindexableSize(classOop, indexableSize);
		return 0;

	case 67:
		/* begin genLowcodeInstantiateIndexableOop */
		indexableSize1 = extA;
		rOopTop1 = NoReg;
		rResult4 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index1; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop1) {
					goto l11;
				}
			}
	l11:;
			rOopTop1 = NoReg;
	l10:;
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(((rOopTop1 < 0) ? (((usqInt)(1)) >> (-rOopTop1)) : (1U << rOopTop1)));
		assert(!(((rOopTop1 == NoReg)
 || (rResult4 == NoReg))));
		classOop1 = rOopTop1;
		object1 = rResult4;
		popToReg(ssTop(), classOop1);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopconstantIndexableSize(classOop1, indexableSize1);
		extA = 0;
		return 0;

	case 68:
		/* begin genLowcodeInstantiateOop */
		rOopTop2 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index11; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop2) {
					goto l14;
				}
			}
	l14:;
			rOopTop2 = NoReg;
	l13:;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop2 == NoReg)));
		classOop2 = rOopTop2;
		popToReg(ssTop(), classOop2);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i21 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i21 <= simStackPtr; i21 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i21), frameOffsetOfTemporary(i21 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOop(classOop2);
		return 0;

	case 69:
		/* begin genLowcodeInt32Equal */
		topRegistersMask8 = 0;
		rTop16 = (rNext7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg7 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask8 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop16 == NoReg) {
			rTop16 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop16 < 0) ? (((usqInt)(1)) >> (-rTop16)) : (1U << rTop16)));
		}
		assert(!(((rTop16 == NoReg)
 || (rNext7 == NoReg))));
		second4 = rTop16;
		first4 = rNext7;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second4 == SPReg)));
		genoperandoperand(CmpRR, second4, first4);
		/* True result */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, 1, first4);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(1));
		}
		/* False result */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first4);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 70:
		/* begin genLowcodeInt32Great */
		topRegistersMask9 = 0;
		rTop17 = (rNext8 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg8 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask9 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17)));
		}
		assert(!(((rTop17 == NoReg)
 || (rNext8 == NoReg))));
		second5 = rTop17;
		first5 = rNext8;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second5 == SPReg)));
		genoperandoperand(CmpRR, second5, first5);
		/* True result */
		falseJump1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first5);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
		/* False result */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, first5);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 71:
		/* begin genLowcodeInt32GreatEqual */
		topRegistersMask10 = 0;
		rTop18 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask10 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext9 == NoReg))));
		second6 = rTop18;
		first6 = rNext9;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second6 == SPReg)));
		genoperandoperand(CmpRR, second6, first6);
		/* True result */
		falseJump2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, 1, first6);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* False result */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, first6);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first6);
		return 0;

	case 72:
		/* begin genLowcodeInt32Less */
		topRegistersMask11 = 0;
		rTop19 = (rNext10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask11 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop19 < 0) ? (((usqInt)(1)) >> (-rTop19)) : (1U << rTop19)));
		}
		assert(!(((rTop19 == NoReg)
 || (rNext10 == NoReg))));
		second7 = rTop19;
		first7 = rNext10;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second7 == SPReg)));
		genoperandoperand(CmpRR, second7, first7);
		/* True result */
		falseJump3 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction4 = genoperandoperand(MoveCqR, 1, first7);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(1));
		}
		/* False result */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, first7);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first7);
		return 0;

	case 73:
		/* begin genLowcodeInt32LessEqual */
		topRegistersMask12 = 0;
		rTop20 = (rNext11 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext11 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext11 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg11 = (rNext11 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask12 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
			}
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext11 == NoReg) {
			rNext11 = allocateRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext11 == NoReg))));
		second8 = rTop20;
		first8 = rNext11;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second8 == SPReg)));
		genoperandoperand(CmpRR, second8, first8);
		/* True result */
		falseJump4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction5 = genoperandoperand(MoveCqR, 1, first8);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(1));
		}
		/* False result */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, first8);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first8);
		return 0;

	case 74:
		/* begin genLowcodeInt32NotEqual */
		topRegistersMask13 = 0;
		rTop21 = (rNext12 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg12 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask13 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext12 == NoReg))));
		second9 = rTop21;
		first9 = rNext12;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second9 == SPReg)));
		genoperandoperand(CmpRR, second9, first9);
		/* True result */
		falseJump5 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction6 = genoperandoperand(MoveCqR, 1, first9);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(1));
		}
		/* False result */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, first9);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first9);
		return 0;

	case 75:
		/* begin genLowcodeInt32ToFloat32 */
		rTop2 = NoReg;
		frResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop2 == NoReg)
 || (frResult == NoReg))));
		value = rTop2;
		result = frResult;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value, result);
		ssPushNativeRegisterSingleFloat(result);
		return 0;

	case 76:
		/* begin genLowcodeInt32ToFloat64 */
		rTop3 = NoReg;
		frResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop3 == NoReg)
 || (frResult1 == NoReg))));
		value1 = rTop3;
		result1 = frResult1;
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value1, result1);
		ssPushNativeRegisterDoubleFloat(result1);
		return 0;

	case 77:
		/* begin genLowcodeInt32ToPointer */
		rTop4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop4 == NoReg)));
		value2 = rTop4;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		ssPushNativeRegister(value2);
		return 0;

	case 78:
		/* begin genLowcodeInt64Equal */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop22 = (rNext13 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext13 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop22 == NoReg) {
			nextRegisterMask = 0;
			if (rNext13 != NoReg) {
				nextRegisterMask = ((rNext13 < 0) ? (((usqInt)(1)) >> (-rNext13)) : (1U << rNext13));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop22 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext13 == NoReg) {
			nextRegisterMask = ((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext13 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			nextRegisterMask = (1U << rTop22) | (1U << rNext13);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			nextRegisterMask = ((1U << rTop22) | (1U << rNext13)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop22 == NoReg)
 || ((rNext13 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow4 = rTop22;
		secondHigh4 = rNext13;
		firstLow4 = rNextNext;
		firstHigh4 = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow4, secondHigh4);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow4, firstHigh4);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((secondHigh4 == SPReg)));
		genoperandoperand(CmpRR, secondHigh4, firstHigh4);
		falseJump6 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		assert(!((secondLow4 == SPReg)));
		genoperandoperand(CmpRR, secondLow4, firstLow4);
		/* True result */
		falseJump21 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, firstLow4);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(1));
		}
		/* False result */
		contJump6 = genoperand(Jump, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, firstLow4);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		falseLabel = anInstruction16;
		jmpTarget(falseJump6, falseLabel);
		jmpTarget(falseJump21, falseLabel);
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow4);
		return 0;

	case 79:
		/* begin genLowcodeInt64Great */
		topRegistersMask2 = 0;
		rTop9 = (rNext1 = NoReg);
		rResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask2 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9)));
		}
		assert(!(((rTop9 == NoReg)
 || (rNext1 == NoReg))));
		rResult7 = allocateFloatRegNotConflictingWith((1U << rTop9) | (1U << rNext1));
		assert(!((rResult7 == NoReg)));
		second = rTop9;
		first = rNext1;
		value6 = rResult7;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		abort();
		return 0;

	case 80:
		/* begin genLowcodeInt64GreatEqual */
		topRegistersMask3 = 0;
		rTop10 = (rNext2 = NoReg);
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask3 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext2 == NoReg))));
		rResult8 = allocateFloatRegNotConflictingWith((1U << rTop10) | (1U << rNext2));
		assert(!((rResult8 == NoReg)));
		second1 = rTop10;
		first1 = rNext2;
		value7 = rResult8;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		abort();
		return 0;

	case 81:
		/* begin genLowcodeInt64Less */
		topRegistersMask4 = 0;
		rTop12 = (rNext3 = NoReg);
		rResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop12 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask4 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop12 == NoReg) {
			rTop12 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop12 < 0) ? (((usqInt)(1)) >> (-rTop12)) : (1U << rTop12)));
		}
		assert(!(((rTop12 == NoReg)
 || (rNext3 == NoReg))));
		rResult9 = allocateFloatRegNotConflictingWith((1U << rTop12) | (1U << rNext3));
		assert(!((rResult9 == NoReg)));
		second2 = rTop12;
		first2 = rNext3;
		value8 = rResult9;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		abort();
		return 0;

	case 82:
		/* begin genLowcodeInt64LessEqual */
		topRegistersMask5 = 0;
		rTop13 = (rNext4 = NoReg);
		rResult10 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask5 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop13 < 0) ? (((usqInt)(1)) >> (-rTop13)) : (1U << rTop13)));
		}
		assert(!(((rTop13 == NoReg)
 || (rNext4 == NoReg))));
		rResult10 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext4));
		assert(!((rResult10 == NoReg)));
		second3 = rTop13;
		first3 = rNext4;
		value9 = rResult10;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first3);
		ssNativePop(1);
		abort();
		return 0;

	case 83:
		/* begin genLowcodeInt64NotEqual */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop23 = (rNext15 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext15 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop23 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext15 != NoReg) {
				nextRegisterMask1 = ((rNext15 < 0) ? (((usqInt)(1)) >> (-rNext15)) : (1U << rNext15));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop23 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext15 == NoReg) {
			nextRegisterMask1 = ((rTop23 < 0) ? (((usqInt)(1)) >> (-rTop23)) : (1U << rTop23));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext15 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			nextRegisterMask1 = (1U << rTop23) | (1U << rNext15);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			nextRegisterMask1 = ((1U << rTop23) | (1U << rNext15)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop23 == NoReg)
 || ((rNext15 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow5 = rTop23;
		secondHigh5 = rNext15;
		firstLow5 = rNextNext1;
		firstHigh5 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow5, secondHigh5);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow5, firstHigh5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((secondHigh5 == SPReg)));
		genoperandoperand(CmpRR, secondHigh5, firstHigh5);
		falseJump7 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		assert(!((secondLow5 == SPReg)));
		genoperandoperand(CmpRR, secondLow5, firstLow5);
		/* False result */
		falseJump22 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction8 = genoperandoperand(MoveCqR, 0, firstLow5);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(0));
		}
		/* True result */
		contJump7 = genoperand(Jump, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, firstLow5);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(1));
		}
		falseLabel1 = anInstruction17;
		jmpTarget(falseJump7, falseLabel1);
		jmpTarget(falseJump22, falseLabel1);
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow5);
		return 0;

	case 84:
		/* begin genLowcodeInt64ToFloat32 */
		rTop5 = NoReg;
		frResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop5 == NoReg)
 || (frResult2 == NoReg))));
		value3 = rTop5;
		result2 = frResult2;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		abort();
		return 0;

	case 85:
		/* begin genLowcodeInt64ToFloat64 */
		rTop6 = NoReg;
		frResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop6 == NoReg)
 || (frResult3 == NoReg))));
		value4 = rTop6;
		result3 = frResult3;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		abort();
		return 0;

	case 86:
		/* begin genLowcodeInt64ToPointer */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask1 = 0;
		rTop11 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop11 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask1 = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop11 == NoReg) {
			rTop11 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop11 < 0) ? (((usqInt)(1)) >> (-rTop11)) : (1U << rTop11)));
		}
		assert(!(((rTop11 == NoReg)
 || (rNext == NoReg))));
		valueLow2 = rTop11;
		valueHigh2 = rNext;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		ssPushNativeRegister(valueLow2);
		return 0;

	case 87:
		/* begin genLowcodeLeftShift32 */
		topRegistersMask6 = 0;
		rTop14 = (rNext5 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg5 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask6 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext5 == NoReg))));
		shiftAmount = rTop14;
		value10 = rNext5;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		/* begin LogicalShiftLeftR:R: */
		genoperandoperand(LogicalShiftLeftRR, shiftAmount, value10);
		ssPushNativeRegister(value10);
		return 0;

	case 88:
		/* begin genLowcodeLeftShift64 */
		topRegistersMask7 = 0;
		rTop15 = (rNext6 = NoReg);
		rResult11 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg6 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask7 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15)));
		}
		assert(!(((rTop15 == NoReg)
 || (rNext6 == NoReg))));
		rResult11 = allocateFloatRegNotConflictingWith((1U << rTop15) | (1U << rNext6));
		assert(!((rResult11 == NoReg)));
		shiftAmount1 = rTop15;
		value11 = rNext6;
		result4 = rResult11;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		abort();
		return 0;

	case 89:
		/* begin genLowcodeLoadArgumentAddress */
		baseOffset = extA;
		/* Float result */
		rResult5 = NoReg;
		rResult5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult5 == NoReg)));
		pointer1 = rResult5;
		loadNativeArgumentAddressto(baseOffset, pointer1);
		ssPushNativeRegister(pointer1);
		extA = 0;
		return 0;

	case 90:
		/* begin genLowcodeLoadArgumentFloat32 */
		baseOffset2 = extA;
		/* Float result */
		frResult4 = NoReg;
		frResult4 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((frResult4 == NoReg)));
		floatValue5 = frResult4;
		loadNativeArgumentAddressto(baseOffset2, TempReg);
		/* begin MoveM32:r:Rs: */
		anInstruction9 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue5);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(floatValue5);
		extA = 0;
		return 0;

	case 91:
		/* begin genLowcodeLoadArgumentFloat64 */
		baseOffset3 = extA;
		/* Float result */
		frResult5 = NoReg;
		frResult5 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((frResult5 == NoReg)));
		doubleValue = frResult5;
		loadNativeArgumentAddressto(baseOffset3, TempReg);
		/* begin MoveM64:r:Rd: */
		anInstruction10 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(doubleValue);
		extA = 0;
		return 0;

	case 92:
		/* begin genLowcodeLoadArgumentInt16 */
		baseOffset4 = extA;
		/* Float result */
		rResult12 = NoReg;
		rResult12 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult12 == NoReg)));
		value12 = rResult12;
		loadNativeArgumentAddressto(baseOffset4, TempReg);
		/* begin MoveM16:r:R: */
		anInstruction18 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value12);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value12 == value12) {
			first12 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value12);
		}
		else {
			first12 = genoperandoperand(MoveRR, value12, value12);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value12);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value12);
		ssPushNativeRegister(value12);
		extA = 0;
		return 0;

	case 93:
		/* begin genLowcodeLoadArgumentInt32 */
		baseOffset5 = extA;
		/* Float result */
		rResult13 = NoReg;
		rResult13 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult13 == NoReg)));
		value13 = rResult13;
		loadNativeArgumentAddressto(baseOffset5, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction19 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value13);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value13);
		extA = 0;
		return 0;

	case 94:
		/* begin genLowcodeLoadArgumentInt64 */
		baseOffset20 = extA;
				/* begin allocateRegistersForLowcodeResultInteger2: */
		/* Float result */
		rResult29 = (rResult210 = NoReg);
		rResult29 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		rResult210 = allocateRegNotConflictingWith(((rResult29 < 0) ? (((usqInt)(1)) >> (-rResult29)) : (1U << rResult29)));
		assert(!(((rResult29 == NoReg)
 || (rResult210 == NoReg))));
		valueLow4 = rResult29;
		valueHigh4 = rResult210;
		loadNativeArgumentAddressto(baseOffset20, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction43 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow4);
		if (usesOutOfLineLiteral(anInstruction43)) {
			(anInstruction43->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction110 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh4);
		if (usesOutOfLineLiteral(anInstruction110)) {
			(anInstruction110->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow4, valueHigh4);
		extA = 0;
		return 0;

	case 95:
		/* begin genLowcodeLoadArgumentInt8 */
		baseOffset6 = extA;
		/* Float result */
		rResult14 = NoReg;
		rResult14 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult14 == NoReg)));
		value14 = rResult14;
		loadNativeArgumentAddressto(baseOffset6, TempReg);
		/* begin MoveM8:r:R: */
		anInstruction20 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value14);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value14 == value14) {
			first13 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value14);
		}
		else {
			first13 = genoperandoperand(MoveRR, value14, value14);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value14);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value14);
		ssPushNativeRegister(value14);
		extA = 0;
		return 0;

	case 96:
		/* begin genLowcodeLoadArgumentPointer */
		baseOffset7 = extA;
		/* Float result */
		rResult15 = NoReg;
		rResult15 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult15 == NoReg)));
		pointerResult = rResult15;
		loadNativeArgumentAddressto(baseOffset7, TempReg);
		/* begin MoveMw:r:R: */
		anInstruction23 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult);
		extA = 0;
		return 0;

	case 97:
		/* begin genLowcodeLoadArgumentUInt16 */
		baseOffset8 = extA;
		/* Float result */
		rResult16 = NoReg;
		rResult16 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult16 == NoReg)));
		value15 = rResult16;
		loadNativeArgumentAddressto(baseOffset8, TempReg);
		/* begin MoveM16:r:R: */
		anInstruction24 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value15);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value15);
		extA = 0;
		return 0;

	case 98:
		/* begin genLowcodeLoadArgumentUInt32 */
		baseOffset9 = extA;
		/* Float result */
		rResult17 = NoReg;
		rResult17 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult17 == NoReg)));
		value16 = rResult17;
		loadNativeArgumentAddressto(baseOffset9, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction25 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value16);
		if (usesOutOfLineLiteral(anInstruction25)) {
			(anInstruction25->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value16);
		extA = 0;
		return 0;

	case 99:
		/* begin genLowcodeLoadArgumentUInt64 */
		baseOffset21 = extA;
				/* begin allocateRegistersForLowcodeResultInteger2: */
		/* Float result */
		rResult30 = (rResult211 = NoReg);
		rResult30 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		rResult211 = allocateRegNotConflictingWith(((rResult30 < 0) ? (((usqInt)(1)) >> (-rResult30)) : (1U << rResult30)));
		assert(!(((rResult30 == NoReg)
 || (rResult211 == NoReg))));
		valueLow5 = rResult30;
		valueHigh5 = rResult211;
		loadNativeArgumentAddressto(baseOffset21, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction44 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow5);
		if (usesOutOfLineLiteral(anInstruction44)) {
			(anInstruction44->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction111 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh5);
		if (usesOutOfLineLiteral(anInstruction111)) {
			(anInstruction111->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow5, valueHigh5);
		extA = 0;
		return 0;

	case 100:
		/* begin genLowcodeLoadArgumentUInt8 */
		baseOffset10 = extA;
		/* Float result */
		rResult18 = NoReg;
		rResult18 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult18 == NoReg)));
		value17 = rResult18;
		loadNativeArgumentAddressto(baseOffset10, TempReg);
		/* begin MoveM8:r:R: */
		anInstruction26 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value17);
		if (usesOutOfLineLiteral(anInstruction26)) {
			(anInstruction26->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value17);
		extA = 0;
		return 0;

	case 101:
		/* begin genLowcodeLoadFloat32FromMemory */
		rTop24 = NoReg;
		frResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult6 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop24 == NoReg)
 || (frResult6 == NoReg))));
		pointer3 = rTop24;
		value18 = frResult6;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin MoveM32:r:Rs: */
		anInstruction27 = genoperandoperandoperand(MoveM32rRs, 0, pointer3, value18);
		if (usesOutOfLineLiteral(anInstruction27)) {
			(anInstruction27->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(value18);
		return 0;

	case 102:
		/* begin genLowcodeLoadFloat64FromMemory */
		rTop25 = NoReg;
		frResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult7 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop25 == NoReg)
 || (frResult7 == NoReg))));
		pointer4 = rTop25;
		value19 = frResult7;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin MoveM64:r:Rd: */
		anInstruction28 = genoperandoperandoperand(MoveM64rRd, 0, pointer4, value19);
		if (usesOutOfLineLiteral(anInstruction28)) {
			(anInstruction28->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(value19);
		return 0;

	case 103:
		/* begin genLowcodeLoadInt16FromMemory */
		rTop26 = NoReg;
		rResult19 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult19 = allocateRegNotConflictingWith(((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26)));
		assert(!(((rTop26 == NoReg)
 || (rResult19 == NoReg))));
		pointer5 = rTop26;
		value20 = rResult19;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		/* begin MoveM16:r:R: */
		anInstruction29 = genoperandoperandoperand(MoveM16rR, 0, pointer5, value20);
		if (usesOutOfLineLiteral(anInstruction29)) {
			(anInstruction29->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value20 == value20) {
			first14 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value20);
		}
		else {
			first14 = genoperandoperand(MoveRR, value20, value20);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value20);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value20);
		ssPushNativeRegister(value20);
		return 0;

	case 104:
		/* begin genLowcodeLoadInt32FromMemory */
		rTop27 = NoReg;
		rResult20 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult20 = allocateRegNotConflictingWith(((rTop27 < 0) ? (((usqInt)(1)) >> (-rTop27)) : (1U << rTop27)));
		assert(!(((rTop27 == NoReg)
 || (rResult20 == NoReg))));
		pointer6 = rTop27;
		value21 = rResult20;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin MoveM32:r:R: */
		anInstruction30 = genoperandoperandoperand(MoveM32rR, 0, pointer6, value21);
		if (usesOutOfLineLiteral(anInstruction30)) {
			(anInstruction30->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value21);
		return 0;

	case 105:
		/* begin genLowcodeLoadInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop29 = NoReg;
		rResult31 = (rResult31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult31 = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		rResult212 = allocateRegNotConflictingWith((1U << rTop29) | (1U << rResult31));
		assert(!(((rTop29 == NoReg)
 || ((rResult31 == NoReg)
 || (rResult212 == NoReg)))));
		pointer8 = rTop29;
		valueLow6 = rResult31;
		valueHigh6 = rResult212;
		nativePopToReg(ssNativeTop(), pointer8);
		ssNativePop(1);
		/* begin MoveM32:r:R: */
		anInstruction45 = genoperandoperandoperand(MoveM32rR, 0, pointer8, valueLow6);
		if (usesOutOfLineLiteral(anInstruction45)) {
			(anInstruction45->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction112 = genoperandoperandoperand(MoveM32rR, 4, pointer8, valueHigh6);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow6, valueHigh6);
		return 0;

	case 106:
		/* begin genLowcodeLoadInt8FromMemory */
		rTop28 = NoReg;
		rResult21 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult21 = allocateRegNotConflictingWith(((rTop28 < 0) ? (((usqInt)(1)) >> (-rTop28)) : (1U << rTop28)));
		assert(!(((rTop28 == NoReg)
 || (rResult21 == NoReg))));
		pointer7 = rTop28;
		value22 = rResult21;
		nativePopToReg(ssNativeTop(), pointer7);
		ssNativePop(1);
		/* begin MoveM8:r:R: */
		anInstruction33 = genoperandoperandoperand(MoveM8rR, 0, pointer7, value22);
		if (usesOutOfLineLiteral(anInstruction33)) {
			(anInstruction33->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value22 == value22) {
			first15 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value22);
		}
		else {
			first15 = genoperandoperand(MoveRR, value22, value22);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value22);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value22);
		ssPushNativeRegister(value22);
		return 0;

	case 107:
		/* begin genLowcodeLoadLocalAddress */
		baseOffset1 = extA;
		/* Float result */
		rResult6 = NoReg;
		rResult6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult6 == NoReg)));
		pointer2 = rResult6;
		loadNativeLocalAddressto(baseOffset1, pointer2);
		ssPushNativeRegister(pointer2);
		extA = 0;
		return 0;

	case 108:
		/* begin genLowcodeLoadLocalFloat32 */
		baseOffset11 = extA;
		/* Float result */
		frResult8 = NoReg;
		frResult8 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((frResult8 == NoReg)));
		floatValue6 = frResult8;
		loadNativeLocalAddressto(baseOffset11, TempReg);
		/* begin MoveM32:r:Rs: */
		anInstruction34 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue6);
		if (usesOutOfLineLiteral(anInstruction34)) {
			(anInstruction34->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterSingleFloat(floatValue6);
		extA = 0;
		return 0;

	case 109:
		/* begin genLowcodeLoadLocalFloat64 */
		baseOffset12 = extA;
		/* Float result */
		frResult9 = NoReg;
		frResult9 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((frResult9 == NoReg)));
		doubleValue1 = frResult9;
		loadNativeLocalAddressto(baseOffset12, TempReg);
		/* begin MoveM64:r:Rd: */
		anInstruction35 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue1);
		if (usesOutOfLineLiteral(anInstruction35)) {
			(anInstruction35->dependent = locateLiteral(0));
		}
		ssPushNativeRegisterDoubleFloat(doubleValue1);
		extA = 0;
		return 0;

	case 110:
		/* begin genLowcodeLoadLocalInt16 */
		baseOffset13 = extA;
		/* Float result */
		rResult22 = NoReg;
		rResult22 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult22 == NoReg)));
		value23 = rResult22;
		loadNativeLocalAddressto(baseOffset13, TempReg);
		/* begin MoveM16:r:R: */
		anInstruction36 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value23);
		if (usesOutOfLineLiteral(anInstruction36)) {
			(anInstruction36->dependent = locateLiteral(0));
		}
		/* begin SignExtend16R:R: */
		if (value23 == value23) {
			first16 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value23);
		}
		else {
			first16 = genoperandoperand(MoveRR, value23, value23);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value23);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value23);
		ssPushNativeRegister(value23);
		extA = 0;
		return 0;

	case 111:
		/* begin genLowcodeLoadLocalInt32 */
		baseOffset14 = extA;
		/* Float result */
		rResult23 = NoReg;
		rResult23 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult23 == NoReg)));
		value24 = rResult23;
		loadNativeLocalAddressto(baseOffset14, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction37 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value24);
		if (usesOutOfLineLiteral(anInstruction37)) {
			(anInstruction37->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value24);
		extA = 0;
		return 0;

	case 112:
		/* begin genLowcodeLoadLocalInt64 */
		baseOffset22 = extA;
				/* begin allocateRegistersForLowcodeResultInteger2: */
		/* Float result */
		rResult32 = (rResult213 = NoReg);
		rResult32 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		rResult213 = allocateRegNotConflictingWith(((rResult32 < 0) ? (((usqInt)(1)) >> (-rResult32)) : (1U << rResult32)));
		assert(!(((rResult32 == NoReg)
 || (rResult213 == NoReg))));
		valueLow7 = rResult32;
		valueHigh7 = rResult213;
		loadNativeLocalAddressto(baseOffset22, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction46 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow7);
		if (usesOutOfLineLiteral(anInstruction46)) {
			(anInstruction46->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction113 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh7);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow7, valueHigh7);
		extA = 0;
		return 0;

	case 113:
		/* begin genLowcodeLoadLocalInt8 */
		baseOffset15 = extA;
		/* Float result */
		rResult24 = NoReg;
		rResult24 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult24 == NoReg)));
		value25 = rResult24;
		loadNativeLocalAddressto(baseOffset15, TempReg);
		/* begin MoveM8:r:R: */
		anInstruction38 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value25);
		if (usesOutOfLineLiteral(anInstruction38)) {
			(anInstruction38->dependent = locateLiteral(0));
		}
		/* begin SignExtend8R:R: */
		if (value25 == value25) {
			first17 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value25);
		}
		else {
			first17 = genoperandoperand(MoveRR, value25, value25);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value25);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value25);
		ssPushNativeRegister(value25);
		extA = 0;
		return 0;

	case 114:
		/* begin genLowcodeLoadLocalPointer */
		baseOffset16 = extA;
		/* Float result */
		rResult25 = NoReg;
		rResult25 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult25 == NoReg)));
		pointerResult1 = rResult25;
		loadNativeLocalAddressto(baseOffset16, TempReg);
		/* begin MoveMw:r:R: */
		anInstruction39 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult1);
		if (usesOutOfLineLiteral(anInstruction39)) {
			(anInstruction39->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult1);
		extA = 0;
		return 0;

	case 115:
		/* begin genLowcodeLoadLocalUInt16 */
		baseOffset17 = extA;
		/* Float result */
		rResult26 = NoReg;
		rResult26 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult26 == NoReg)));
		value26 = rResult26;
		loadNativeLocalAddressto(baseOffset17, TempReg);
		/* begin MoveM16:r:R: */
		anInstruction40 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value26);
		if (usesOutOfLineLiteral(anInstruction40)) {
			(anInstruction40->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value26);
		extA = 0;
		return 0;

	case 116:
		/* begin genLowcodeLoadLocalUInt32 */
		baseOffset18 = extA;
		/* Float result */
		rResult27 = NoReg;
		rResult27 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult27 == NoReg)));
		value27 = rResult27;
		loadNativeLocalAddressto(baseOffset18, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction41 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value27);
		if (usesOutOfLineLiteral(anInstruction41)) {
			(anInstruction41->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value27);
		extA = 0;
		return 0;

	case 117:
		/* begin genLowcodeLoadLocalUInt64 */
		baseOffset23 = extA;
				/* begin allocateRegistersForLowcodeResultInteger2: */
		/* Float result */
		rResult33 = (rResult214 = NoReg);
		rResult33 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		rResult214 = allocateRegNotConflictingWith(((rResult33 < 0) ? (((usqInt)(1)) >> (-rResult33)) : (1U << rResult33)));
		assert(!(((rResult33 == NoReg)
 || (rResult214 == NoReg))));
		valueLow8 = rResult33;
		valueHigh8 = rResult214;
		loadNativeLocalAddressto(baseOffset23, TempReg);
		/* begin MoveM32:r:R: */
		anInstruction47 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow8);
		if (usesOutOfLineLiteral(anInstruction47)) {
			(anInstruction47->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction114 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh8);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow8, valueHigh8);
		extA = 0;
		return 0;

	case 118:
		/* begin genLowcodeLoadLocalUInt8 */
		baseOffset19 = extA;
		/* Float result */
		rResult28 = NoReg;
		rResult28 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!((rResult28 == NoReg)));
		value28 = rResult28;
		loadNativeLocalAddressto(baseOffset19, TempReg);
		/* begin MoveM8:r:R: */
		anInstruction42 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value28);
		if (usesOutOfLineLiteral(anInstruction42)) {
			(anInstruction42->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value28);
		extA = 0;
		return 0;

	case 119:
		/* begin genLowcodeLoadObjectAt */
		rTop8 = (rOopTop3 = NoReg);
		topRegisterMask1 = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop3 = registerOrNone(ssTop());
			topRegisterMask1 = ((rOopTop3 < 0) ? (((usqInt)(1)) >> (-rOopTop3)) : (1U << rOopTop3));
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegisterMask1);
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8)));
		}
		assert(!(((rTop8 == NoReg)
 || (rOopTop3 == NoReg))));
		fieldIndex = rTop8;
		object2 = rOopTop3;
		nativePopToReg(ssNativeTop(), fieldIndex);
		ssNativePop(1);
		popToReg(ssTop(), object2);
		ssPop(1);
		genLcLoadObjectat(object2, fieldIndex);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive3(prim);
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive3: */
static NoDbgRegParms sqInt
genLowcodeUnaryInlinePrimitive3(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction11;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *abstractInstruction4;
    sqInt alignedSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction51;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction61;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt base2;
    sqInt constant;
    sqInt constant1;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    sqInt dest;
    sqInt dest1;
    sqInt dest2;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    sqInt fieldIndex;
    sqInt first1;
    sqInt first2;
    sqInt first3;
    sqInt first4;
    sqInt first5;
    sqInt firstHigh;
    sqInt firstLow;
    sqInt frTop;
    sqInt frTop1;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    sqInt i7;
    sqInt index1;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt object;
    sqInt offset1;
    sqInt offset11;
    sqInt offset2;
    sqInt offset21;
    sqInt offset3;
    sqInt offset4;
    sqInt offsetHigh;
    sqInt offsetLow;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerValue3;
    sqInt quickConstant;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt registerID;
    sqInt registerID1;
    sqInt registerID2;
    sqInt registerID3;
    sqInt registerID4;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt resultHigh1;
    sqInt resultLow1;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNextNext;
    sqInt rNext9;
    sqInt rOopTop;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop11;
    sqInt rTop110;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second1;
    sqInt second2;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt secondHigh;
    sqInt secondLow;
    sqInt size;
    sqInt size2;
    sqInt size3;
    sqInt size4;
    sqInt size5;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt sizeLow1;
    sqInt source;
    sqInt source1;
    sqInt source2;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueLow;
    sqInt valueLow2;
    sqInt valueLow3;
    sqInt value9;

	sizeLow1 = 0;
	switch (prim) {
	case 120:
		/* begin genLowcodeLoadObjectField */
		fieldIndex = extA;
		rOopTop = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {
			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			/* begin isOopRegister:usedBefore: */
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l7;
				}
			}
	l7:;
			rOopTop = NoReg;
	l6:;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rOopTop == NoReg)));
		object = rOopTop;
		popToReg(ssTop(), object);
		ssPop(1);
		genLcLoadObjectfield(object, fieldIndex);
		extA = 0;
		return 0;

	case 121:
		/* begin genLowcodeLoadPointerFromMemory */
		rTop21 = NoReg;
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		assert(!(((rTop21 == NoReg)
 || (rResult5 == NoReg))));
		pointer3 = rTop21;
		pointerResult = rResult5;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin MoveMw:r:R: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, pointer3, pointerResult);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(pointerResult);
		return 0;

	case 122:
		/* begin genLowcodeLoadUInt16FromMemory */
		rTop22 = NoReg;
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult6 = allocateRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		assert(!(((rTop22 == NoReg)
 || (rResult6 == NoReg))));
		pointer4 = rTop22;
		value7 = rResult6;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin MoveM16:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveM16rR, 0, pointer4, value7);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value7);
		return 0;

	case 123:
		/* begin genLowcodeLoadUInt32FromMemory */
		rTop23 = NoReg;
		rResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(((rTop23 < 0) ? (((usqInt)(1)) >> (-rTop23)) : (1U << rTop23)));
		assert(!(((rTop23 == NoReg)
 || (rResult7 == NoReg))));
		pointer5 = rTop23;
		value8 = rResult7;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		/* begin MoveM32:r:R: */
		anInstruction2 = genoperandoperandoperand(MoveM32rR, 0, pointer5, value8);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value8);
		return 0;

	case 0x7C:
		/* begin genLowcodeLoadUInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop31 = NoReg;
		rResult10 = (rResult10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop31 == NoReg) {
			rTop31 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult10 = allocateRegNotConflictingWith(((rTop31 < 0) ? (((usqInt)(1)) >> (-rTop31)) : (1U << rTop31)));
		rResult22 = allocateRegNotConflictingWith((1U << rTop31) | (1U << rResult10));
		assert(!(((rTop31 == NoReg)
 || ((rResult10 == NoReg)
 || (rResult22 == NoReg)))));
		pointer8 = rTop31;
		valueLow3 = rResult10;
		valueHigh3 = rResult22;
		nativePopToReg(ssNativeTop(), pointer8);
		ssNativePop(1);
		/* begin MoveM32:r:R: */
		anInstruction10 = genoperandoperandoperand(MoveM32rR, 0, pointer8, valueLow3);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
		/* begin MoveM32:r:R: */
		anInstruction15 = genoperandoperandoperand(MoveM32rR, 4, pointer8, valueHigh3);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(4));
		}
		ssPushNativeRegistersecondRegister(valueLow3, valueHigh3);
		return 0;

	case 125:
		/* begin genLowcodeLoadUInt8FromMemory */
		rTop24 = NoReg;
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		assert(!(((rTop24 == NoReg)
 || (rResult8 == NoReg))));
		pointer6 = rTop24;
		value9 = rResult8;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin MoveM8:r:R: */
		anInstruction3 = genoperandoperandoperand(MoveM8rR, 0, pointer6, value9);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(0));
		}
		ssPushNativeRegister(value9);
		return 0;

	case 0x7E:
		/* begin genLowcodeLocalFrameSize */
		size5 = extA;
		assert(needsFrame);
		/* Align the size to 16 bytes. */
		hasNativeFrame = 1;
		/* Mark the stack frame */
		alignedSize = (size5 + 15) & -16;
		annotateobjRef(gMoveCwR(splObj(LowcodeContextMark), TempReg), splObj(LowcodeContextMark));
		/* begin MoveR:Mw:r: */
		offset4 = frameOffsetOfNativeFrameMark();
		/* begin gen:operand:quickConstant:operand: */
		anInstruction16 = genoperandoperandoperand(MoveRMwr, TempReg, offset4, FPReg);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(offset4));
		}
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(nativeStackPointerAddress(), genoperandoperand(MoveAwR, nativeStackPointerAddress(), TempReg));
		anInstruction17 = genoperandoperand(AddCqR, 1, TempReg);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(1));
		}
		/* begin MoveR:Mw:r: */
		offset11 = frameOffsetOfPreviousNativeStackPointer();
		/* begin gen:operand:quickConstant:operand: */
		anInstruction22 = genoperandoperandoperand(MoveRMwr, TempReg, offset11, FPReg);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(offset11));
		}
		/* begin SubCq:R: */
		anInstruction31 = genoperandoperand(SubCqR, alignedSize, TempReg);
		if (usesOutOfLineLiteral(anInstruction31)) {
			(anInstruction31->dependent = locateLiteral(alignedSize));
		}
		/* begin MoveR:Mw:r: */
		offset21 = frameOffsetOfNativeFramePointer();
		/* begin gen:operand:quickConstant:operand: */
		anInstruction41 = genoperandoperandoperand(MoveRMwr, TempReg, offset21, FPReg);
		if (usesOutOfLineLiteral(anInstruction41)) {
			(anInstruction41->dependent = locateLiteral(offset21));
		}
		/* begin MoveR:Mw:r: */
		offset3 = frameOffsetOfNativeStackPointer();
		/* begin gen:operand:quickConstant:operand: */
		anInstruction51 = genoperandoperandoperand(MoveRMwr, TempReg, offset3, FPReg);
		if (usesOutOfLineLiteral(anInstruction51)) {
			(anInstruction51->dependent = locateLiteral(offset3));
		}
		/* begin SubCq:R: */
		quickConstant = 1 + (defaultNativeStackFrameSize());
		/* begin gen:quickConstant:operand: */
		anInstruction61 = genoperandoperand(SubCqR, quickConstant, TempReg);
		if (usesOutOfLineLiteral(anInstruction61)) {
			(anInstruction61->dependent = locateLiteral(quickConstant));
		}
		/* begin gen:operand:literal: */
		checkLiteralforInstruction(nativeStackPointerAddress(), genoperandoperand(MoveRAw, TempReg, nativeStackPointerAddress()));
		extA = 0;
		return 0;

	case 0x7F:
		/* begin genLowcodeLockRegisters */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		return 0;

	case 128:
		/* begin genLowcodeLockVM */
		abort();
		return 0;

	case 129:
		/* begin genLowcodeMalloc32 */
		rTop = NoReg;
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		assert(!(((rTop == NoReg)
 || (rResult == NoReg))));
		size = rTop;
		pointer = rResult;
		nativePopToReg(ssNativeTop(), size);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (size != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, size, ReceiverResultReg);
		}
		abstractInstruction3 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction3->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer);
		ssPushNativeRegister(pointer);
		return 0;

	case 130:
		/* begin genLowcodeMalloc64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask = 0;
		rTop1 = (rNext = NoReg);
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
		}
		assert(!(((rTop1 == NoReg)
 || (rNext == NoReg))));
		rResult1 = allocateFloatRegNotConflictingWith((1U << rTop1) | (1U << rNext));
		assert(!((rResult1 == NoReg)));
		sizeLow = rTop1;
		sizeHigh = rNext;
		pointer1 = rResult1;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (sizeLow != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, sizeLow, ReceiverResultReg);
		}
		abstractInstruction4 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction4->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer1);
		ssPushNativeRegister(pointer1);
		return 0;

	case 131:
		/* begin genLowcodeMemcpy32 */
		rTop3 = (rNext1 = (rNextNext = NoReg));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
			}
		}
		if (rTop3 == NoReg) {
			nextRegisterMask = 0;
			if (rNext1 != NoReg) {
				nextRegisterMask = ((rNext1 < 0) ? (((usqInt)(1)) >> (-rNext1)) : (1U << rNext1));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			rTop3 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext1 == NoReg) {
			nextRegisterMask = ((rTop3 < 0) ? (((usqInt)(1)) >> (-rTop3)) : (1U << rTop3));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			rNext1 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			nextRegisterMask = (1U << rTop3) | (1U << rNext1);
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop3 == NoReg)
 || ((rNext1 == NoReg)
 || (rNextNext == NoReg)))));
		size2 = rTop3;
		source = rNext1;
		dest = rNextNext;
		nativePopToReg(ssNativeTop(), size2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source, dest, size2);
		return 0;

	case 132:
		/* begin genLowcodeMemcpy64 */
		rTop4 = (rNext2 = (rNextNext1 = NoReg));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
			}
		}
		if (rTop4 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext2 != NoReg) {
				nextRegisterMask1 = ((rNext2 < 0) ? (((usqInt)(1)) >> (-rNext2)) : (1U << rNext2));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			rTop4 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext2 == NoReg) {
			nextRegisterMask1 = ((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			rNext2 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			nextRegisterMask1 = (1U << rTop4) | (1U << rNext2);
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop4 == NoReg)
 || ((rNext2 == NoReg)
 || (rNextNext1 == NoReg)))));
		size3 = rTop4;
		source1 = rNext2;
		dest1 = rNextNext1;
		nativePopToReg(ssNativeTop(), size3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source1, dest1, sizeLow1);
		return 0;

	case 133:
		/* begin genLowcodeMemcpyFixed */
		size4 = extA;
		topRegistersMask10 = 0;
		rTop25 = (rNext10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg8 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask10 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		}
		assert(!(((rTop25 == NoReg)
 || (rNext10 == NoReg))));
		source2 = rTop25;
		dest2 = rNext10;
		nativePopToReg(ssNativeTop(), source2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest2);
		ssNativePop(1);
		if (size4 == BytesPerWord) {
			/* begin MoveMw:r:R: */
			anInstruction4 = genoperandoperandoperand(MoveMwrR, 0, source2, TempReg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(0));
			}
			/* begin MoveR:Mw:r: */
			anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, dest2);
			if (usesOutOfLineLiteral(anInstruction11)) {
				(anInstruction11->dependent = locateLiteral(0));
			}
		}
		else {
			/* begin ssFlushAll */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i7 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i7 <= simStackPtr; i7 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i7), frameOffsetOfTemporary(i7 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			voidReceiverResultRegContainsSelf();
			genMemCopytoconstantSize(backEnd, source2, dest2, size4);
		}
		extA = 0;
		return 0;

	case 134:
		/* begin genLowcodeMoveFloat32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 135:
		/* begin genLowcodeMoveFloat64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 136:
		/* begin genLowcodeMoveInt32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 137:
		/* begin genLowcodeMoveInt64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 138:
		/* begin genLowcodeMovePointerToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 139:
		/* begin genLowcodeMul32 */
		topRegistersMask6 = 0;
		rTop17 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg4 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask6 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17)));
		}
		assert(!(((rTop17 == NoReg)
 || (rNext6 == NoReg))));
		second1 = rTop17;
		first1 = rNext6;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second1, first1);
		ssPushNativeRegister(first1);
		return 0;

	case 140:
		/* begin genLowcodeMul64 */
		topRegistersMask7 = 0;
		rTop18 = (rNext7 = NoReg);
		rResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg5 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask7 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext7 == NoReg))));
		rResult3 = allocateFloatRegNotConflictingWith((1U << rTop18) | (1U << rNext7));
		assert(!((rResult3 == NoReg)));
		second2 = rTop18;
		first2 = rNext7;
		result = rResult3;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		abort();
		return 0;

	case 141:
		/* begin genLowcodeNeg32 */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		value = rTop5;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin NegateR: */
		genoperand(NegateR, value);
		ssPushNativeRegister(value);
		return 0;

	case 142:
		/* begin genLowcodeNeg64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask11 = 0;
		rTop110 = (rNext13 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop110 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg9 = (rNext13 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask11 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop110 == NoReg) {
			rTop110 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext13 == NoReg) {
			rNext13 = allocateRegNotConflictingWith(((rTop110 < 0) ? (((usqInt)(1)) >> (-rTop110)) : (1U << rTop110)));
		}
		assert(!(((rTop110 == NoReg)
 || (rNext13 == NoReg))));
		valueLow2 = rTop110;
		valueHigh2 = rNext13;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow2);
		genoperand(NotR, valueHigh2);
		anInstruction5 = genoperandoperand(AddCqR, 1, valueLow2);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(1));
		}
		/* begin AddcCq:R: */
		anInstruction12 = genoperandoperand(AddcCqR, 0, valueHigh2);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow2, valueHigh2);
		return 0;

	case 143:
		/* begin genLowcodeNot32 */
		rTop6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop6 == NoReg)));
		value1 = rTop6;
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, value1);
		ssPushNativeRegister(value1);
		return 0;

	case 144:
		/* begin genLowcodeNot64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask1 = 0;
		rTop11 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop11 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg1 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop11 == NoReg) {
			rTop11 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop11 < 0) ? (((usqInt)(1)) >> (-rTop11)) : (1U << rTop11)));
		}
		assert(!(((rTop11 == NoReg)
 || (rNext3 == NoReg))));
		valueLow = rTop11;
		valueHigh = rNext3;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow);
		genoperand(NotR, valueHigh);
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	case 145:
		/* begin genLowcodeOr32 */
		topRegistersMask8 = 0;
		rTop19 = (rNext8 = NoReg);
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg6 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask8 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop19 < 0) ? (((usqInt)(1)) >> (-rTop19)) : (1U << rTop19)));
		}
		assert(!(((rTop19 == NoReg)
 || (rNext8 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop19) | (1U << rNext8));
		assert(!((rResult4 == NoReg)));
		second3 = rTop19;
		first3 = rNext8;
		result1 = rResult4;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first3);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, second3, first3);
		ssPushNativeRegister(first3);
		return 0;

	case 146:
		/* begin genLowcodeOr64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop8 = (rNext4 = (rNextNext2 = (rNextNextNext = NoReg)));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				nativeValueIndex2 += 1;
			}
		}
		if (rTop8 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext4 != NoReg) {
				nextRegisterMask2 = ((rNext4 < 0) ? (((usqInt)(1)) >> (-rNext4)) : (1U << rNext4));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop8 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext4 == NoReg) {
			nextRegisterMask2 = ((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext4 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			nextRegisterMask2 = (1U << rTop8) | (1U << rNext4);
			if (rNextNextNext != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNextNext == NoReg) {
			nextRegisterMask2 = ((1U << rTop8) | (1U << rNext4)) | (1U << rNextNext2);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop8 == NoReg)
 || ((rNext4 == NoReg)
 || ((rNextNext2 == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop8;
		secondHigh = rNext4;
		firstLow = rNextNext2;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, secondLow, firstLow);
		genoperandoperand(OrRR, secondHigh, firstHigh);
		ssPushNativeRegistersecondRegister(firstLow, firstHigh);
		return 0;

	case 147:
		/* begin genLowcodePerformCallout */
		callSwitchToCStack();
		checkLiteralforInstruction(extA, genoperandoperand(MoveCwR, extA, TempReg));
		abstractInstruction = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction1->annotation = HasBytecodePC);
		extA = 0;
		return 0;

	case 148:
		/* begin genLowcodePerformCalloutIndirect */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		callSwitchToCStack();
		/* begin CallRT: */
		abstractInstruction2 = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction2->annotation = IsRelativeCall);
		abstractInstruction11 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction11->annotation = HasBytecodePC);
		return 0;

	case 149:
		/* begin genLowcodePushCalloutResultFloat32 */
		cFloatResultToRs(backEnd, DPFPReg0);
		ssPushNativeRegisterSingleFloat(DPFPReg0);
		return 0;

	case 150:
		/* begin genLowcodePushCalloutResultFloat64 */
		cFloatResultToRd(backEnd, DPFPReg0);
		ssPushNativeRegisterDoubleFloat(DPFPReg0);
		return 0;

	case 151:
		/* begin genLowcodePushCalloutResultInt32 */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 152:
		/* begin genLowcodePushCalloutResultInt64 */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ABIResultRegHigh, Arg0Reg);
		ssPushNativeRegistersecondRegister(ReceiverResultReg, Arg0Reg);
		return 0;

	case 153:
		/* begin genLowcodePushCalloutResultPointer */
		genoperandoperand(MoveRR, ABIResultReg, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 161:
		/* begin genLowcodePlaftormCode */
		abort();
		return 0;

	case 162:
		/* begin genLowcodePointerAddConstantOffset */
		offset2 = extB;
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		base2 = rTop27;
		nativePopToReg(ssNativeTop(), base2);
		ssNativePop(1);
		/* begin AddCq:R: */
		anInstruction6 = genoperandoperand(AddCqR, offset2, base2);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(offset2));
		}
		ssPushNativeRegister(base2);
		extB = 0;
		numExtB = 0;
		return 0;

	case 163:
		/* begin genLowcodePointerAddOffset32 */
		topRegistersMask9 = 0;
		rTop20 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg7 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask9 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext9 == NoReg))));
		offset1 = rTop20;
		base1 = rNext9;
		nativePopToReg(ssNativeTop(), offset1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offset1, base1);
		ssPushNativeRegister(base1);
		return 0;

	case 164:
		/* begin genLowcodePointerAddOffset64 */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop9 = (rNext5 = (rNextNext3 = NoReg));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext5 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext5 != NoReg) {
				nextRegisterMask3 = ((rNext5 < 0) ? (((usqInt)(1)) >> (-rNext5)) : (1U << rNext5));
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext5 == NoReg) {
			nextRegisterMask3 = ((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9));
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			rNext5 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			nextRegisterMask3 = (1U << rTop9) | (1U << rNext5);
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext5 == NoReg)
 || (rNextNext3 == NoReg)))));
		offsetLow = rTop9;
		offsetHigh = rNext5;
		base = rNextNext3;
		nativePopToRegsecondReg(ssNativeTop(), offsetLow, offsetHigh);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offsetLow, base);
		ssPushNativeRegister(base);
		return 0;

	case 165:
		/* begin genLowcodePointerEqual */
		topRegistersMask12 = 0;
		rTop28 = (rNext14 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg10 = (rNext14 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask12 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext14 == NoReg) {
			rNext14 = allocateRegNotConflictingWith(((rTop28 < 0) ? (((usqInt)(1)) >> (-rTop28)) : (1U << rTop28)));
		}
		assert(!(((rTop28 == NoReg)
 || (rNext14 == NoReg))));
		second4 = rTop28;
		first4 = rNext14;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second4 == SPReg)));
		genoperandoperand(CmpRR, second4, first4);
		/* True result */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, first4);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(1));
		}
		/* False result */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, first4);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 166:
		/* begin genLowcodePointerNotEqual */
		topRegistersMask13 = 0;
		rTop29 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg11 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask13 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
			}
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		}
		assert(!(((rTop29 == NoReg)
 || (rNext15 == NoReg))));
		second5 = rTop29;
		first5 = rNext15;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second5 == SPReg)));
		genoperandoperand(CmpRR, second5, first5);
		/* True result */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction8 = genoperandoperand(MoveCqR, 1, first5);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(1));
		}
		/* False result */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, first5);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 167:
		/* begin genLowcodePointerToInt32 */
		rTop10 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop10 == NoReg)));
		pointer2 = rTop10;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		ssPushNativeRegister(pointer2);
		return 0;

	case 168:
		/* begin genLowcodePointerToInt64 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop30 = NoReg;
		rResult9 = (rResult9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop30 == NoReg) {
			rTop30 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(((rTop30 < 0) ? (((usqInt)(1)) >> (-rTop30)) : (1U << rTop30)));
		rResult21 = allocateRegNotConflictingWith((1U << rTop30) | (1U << rResult9));
		assert(!(((rTop30 == NoReg)
 || ((rResult9 == NoReg)
 || (rResult21 == NoReg)))));
		pointer7 = rTop30;
		resultLow1 = rResult9;
		resultHigh1 = rResult21;
		nativePopToReg(ssNativeTop(), pointer7);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointer7, resultLow1);
		anInstruction9 = genoperandoperand(MoveCqR, 0, resultHigh1);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(resultLow1, resultHigh1);
		return 0;

	case 169:
		/* begin genLowcodePopFloat32 */
		topRegistersMask4 = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask4);
		}
		assert(!((frTop == NoReg)));
		value3 = frTop;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		return 0;

	case 170:
		/* begin genLowcodePopFloat64 */
		topRegistersMask5 = 0;
		frTop1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(topRegistersMask5);
		}
		assert(!((frTop1 == NoReg)));
		value4 = frTop1;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		return 0;

	case 171:
		/* begin genLowcodePopInt32 */
		rTop14 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop14 == NoReg)));
		value5 = rTop14;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		return 0;

	case 172:
		/* begin genLowcodePopInt64 */
		rTop15 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop15 == NoReg)));
		value6 = rTop15;
		nativePopToReg(ssNativeTop(), value6);
		ssNativePop(1);
		return 0;

	case 173:
		/* begin genLowcodePopMultipleNative */
		ssPopNativeSize(extA);
		extA = 0;
		return 0;

	case 174:
		/* begin genLowcodePopPointer */
		rTop16 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop16 == NoReg) {
			rTop16 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop16 == NoReg)));
		pointerValue3 = rTop16;
		nativePopToReg(ssNativeTop(), pointerValue3);
		ssNativePop(1);
		return 0;

	case 175:
		/* begin genLowcodePushConstantUInt32 */
		constant = extA;
		ssPushNativeConstantInt32(constant);
		extA = 0;
		return 0;

	case 176:
		/* begin genLowcodePushConstantUInt64 */
		constant1 = extA;
		ssPushNativeConstantInt64(constant1);
		extA = 0;
		return 0;

	case 177:
		/* begin genLowcodePushNullPointer */
		ssPushNativeConstantPointer(0);
		return 0;

	case 178:
		/* begin genLowcodePushOne32 */
		ssPushNativeConstantInt32(1);
		return 0;

	case 179:
		/* begin genLowcodePushOne64 */
		ssPushNativeConstantInt64(1);
		return 0;

	case 180:
		/* begin genLowcodePushOneFloat32 */
		ssPushNativeConstantFloat32(1.0);
		return 0;

	case 181:
		/* begin genLowcodePushOneFloat64 */
		ssPushNativeConstantFloat64(1.0);
		return 0;

	case 182:
		/* begin genLowcodePushPhysicalFloat32 */
		registerID = extA;
		abort();
		extA = 0;
		return 0;

	case 183:
		/* begin genLowcodePushPhysicalFloat64 */
		registerID1 = extA;
		abort();
		extA = 0;
		return 0;

	case 184:
		/* begin genLowcodePushPhysicalInt32 */
		registerID2 = extA;
		abort();
		extA = 0;
		return 0;

	case 185:
		/* begin genLowcodePushPhysicalInt64 */
		registerID3 = extA;
		abort();
		extA = 0;
		return 0;

	case 186:
		/* begin genLowcodePushPhysicalPointer */
		registerID4 = extA;
		abort();
		extA = 0;
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive4(prim);
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive4: */
static NoDbgRegParms sqInt
genLowcodeUnaryInlinePrimitive4(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction115;
    AbstractInstruction *anInstruction116;
    AbstractInstruction *anInstruction117;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset2;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    AbstractInstruction *cont;
    AbstractInstruction *cont1;
    AbstractInstruction *cont2;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    sqInt doubleValue;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump3;
    AbstractInstruction *first;
    AbstractInstruction *first1;
    sqInt first10;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first19;
    AbstractInstruction *first20;
    AbstractInstruction *first22;
    sqInt first23;
    sqInt first24;
    sqInt first25;
    sqInt first26;
    AbstractInstruction *first27;
    AbstractInstruction *first4;
    AbstractInstruction *first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt firstHigh;
    sqInt firstHigh1;
    sqInt firstLow;
    sqInt firstLow1;
    sqInt first9;
    sqInt floatValue;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    AbstractInstruction *isNegative;
    AbstractInstruction *isNegative1;
    AbstractInstruction *isNegative2;
    sqInt memoryPointer;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointerValue5;
    sqInt pointerValue6;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg2;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg30;
    sqInt reg31;
    sqInt reg33;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result11;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt resultHigh5;
    sqInt resultHigh6;
    sqInt resultLow5;
    sqInt resultLow6;
    sqInt rNext;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext23;
    sqInt rNext24;
    sqInt rNext25;
    sqInt rNext26;
    sqInt rNext27;
    sqInt rNext28;
    sqInt rNext29;
    sqInt rNext3;
    sqInt rNext30;
    sqInt rNext31;
    sqInt rNext32;
    sqInt rNext33;
    sqInt rNext34;
    sqInt rNext35;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNext9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop112;
    sqInt rTop113;
    sqInt rTop114;
    sqInt rTop115;
    sqInt rTop116;
    sqInt rTop118;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop31;
    sqInt rTop32;
    sqInt rTop33;
    sqInt rTop34;
    sqInt rTop35;
    sqInt rTop36;
    sqInt rTop37;
    sqInt rTop38;
    sqInt rTop39;
    sqInt rTop4;
    sqInt rTop40;
    sqInt rTop41;
    sqInt rTop42;
    sqInt rTop46;
    sqInt rTop47;
    sqInt rTop48;
    sqInt rTop49;
    sqInt rTop5;
    sqInt rTop51;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second19;
    sqInt second2;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh;
    sqInt secondHigh1;
    sqInt secondLow;
    sqInt secondLow1;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask2;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask33;
    sqInt topRegistersMask35;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value15;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value21;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh10;
    sqInt valueHigh3;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueHigh8;
    sqInt valueHigh9;
    sqInt valueLow10;
    sqInt valueLow3;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;
    sqInt valueLow8;
    sqInt valueLow9;
    sqInt value9;

	switch (prim) {
	case 187:
		/* begin genLowcodePushSessionIdentifier */
		ssPushNativeConstantInt32(getThisSessionID());
		return 0;

	case 188:
		/* begin genLowcodePushZero32 */
		ssPushNativeConstantInt32(0);
		return 0;

	case 189:
		/* begin genLowcodePushZero64 */
		ssPushNativeConstantInt64(0);
		return 0;

	case 190:
		/* begin genLowcodePushZeroFloat32 */
		ssPushNativeConstantFloat32(0.0);
		return 0;

	case 191:
		/* begin genLowcodePushZeroFloat64 */
		ssPushNativeConstantFloat64(0.0);
		return 0;

	case 192:
		/* begin genLowcodeRem32 */
		topRegistersMask2 = 0;
		rTop10 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg2 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask2 = ((reg2 < 0) ? (((usqInt)(1)) >> (-reg2)) : (1U << reg2));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext3 == NoReg))));
		second2 = rTop10;
		first6 = rNext3;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		gDivRRQuoRem(second2, first6, second2, first6);
		ssPushNativeRegister(first6);
		return 0;

	case 193:
		/* begin genLowcodeRem64 */
		topRegistersMask3 = 0;
		rTop13 = (rNext4 = NoReg);
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg3 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask3 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(((rTop13 < 0) ? (((usqInt)(1)) >> (-rTop13)) : (1U << rTop13)));
		}
		assert(!(((rTop13 == NoReg)
 || (rNext4 == NoReg))));
		rResult = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext4));
		assert(!((rResult == NoReg)));
		second3 = rTop13;
		first7 = rNext4;
		result4 = rResult;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		abort();
		return 0;

	case 194:
		/* begin genLowcodeRightShift32 */
		topRegistersMask4 = 0;
		rTop14 = (rNext5 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg4 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask4 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext5 == NoReg))));
		shiftAmount = rTop14;
		value8 = rNext5;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		/* begin LogicalShiftRightR:R: */
		genoperandoperand(LogicalShiftRightRR, shiftAmount, value8);
		ssPushNativeRegister(value8);
		return 0;

	case 195:
		/* begin genLowcodeRightShift64 */
		topRegistersMask5 = 0;
		rTop15 = (rNext6 = NoReg);
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg5 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask5 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15)));
		}
		assert(!(((rTop15 == NoReg)
 || (rNext6 == NoReg))));
		rResult1 = allocateFloatRegNotConflictingWith((1U << rTop15) | (1U << rNext6));
		assert(!((rResult1 == NoReg)));
		shiftAmount1 = rTop15;
		value9 = rNext6;
		result5 = rResult1;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value9);
		ssNativePop(1);
		abort();
		return 0;

	case 196:
		/* begin genLowcodeSignExtend32From16 */
		rTop = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop == NoReg)));
		value = rTop;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		if (value == value) {
			first = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value);
		}
		else {
			first = genoperandoperand(MoveRR, value, value);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, value);
		ssPushNativeRegister(value);
		return 0;

	case 197:
		/* begin genLowcodeSignExtend32From8 */
		rTop1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop1 == NoReg)));
		value1 = rTop1;
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		if (value1 == value1) {
			first1 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value1);
		}
		else {
			first1 = genoperandoperand(MoveRR, value1, value1);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value1);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, value1);
		ssPushNativeRegister(value1);
		return 0;

	case 198:
		/* begin genLowcodeSignExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask18 = 0;
		rTop28 = (rNext20 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext20 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext20 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg18 = (rNext20 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask18 = ((reg18 < 0) ? (((usqInt)(1)) >> (-reg18)) : (1U << reg18));
			}
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(topRegistersMask18);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateRegNotConflictingWith(((rTop28 < 0) ? (((usqInt)(1)) >> (-rTop28)) : (1U << rTop28)));
		}
		assert(!(((rTop28 == NoReg)
 || (rNext20 == NoReg))));
		valueLow3 = rTop28;
		valueHigh3 = rNext20;
		nativePopToRegsecondReg(ssNativeTop(), valueLow3, valueHigh3);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		if (valueLow3 == valueLow3) {
			first20 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow3);
		}
		else {
			first20 = genoperandoperand(MoveRR, valueLow3, valueLow3);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow3);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 16, valueLow3);
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, 0, valueLow3);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		isNegative = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh3);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		/* Negative */
		cont = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative, gMoveCqR(-1, valueHigh3));
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow3, valueHigh3);
		return 0;

	case 199:
		/* begin genLowcodeSignExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop29 = NoReg;
		rResult9 = (rResult9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(((rTop29 < 0) ? (((usqInt)(1)) >> (-rTop29)) : (1U << rTop29)));
		rResult21 = allocateRegNotConflictingWith((1U << rTop29) | (1U << rResult9));
		assert(!(((rTop29 == NoReg)
 || ((rResult9 == NoReg)
 || (rResult21 == NoReg)))));
		value15 = rTop29;
		resultLow5 = rResult9;
		resultHigh5 = rResult21;
		nativePopToReg(ssNativeTop(), value15);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value15, resultLow5);
		anInstruction2 = genoperandoperand(CmpCqR, 0, value15);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(0));
		}
		isNegative1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, resultHigh5);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		/* Negative */
		cont1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative1, gMoveCqR(-1, resultHigh5));
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(resultLow5, resultHigh5);
		return 0;

	case 200:
		/* begin genLowcodeSignExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask19 = 0;
		rTop112 = (rNext21 = NoReg);
		rResult12 = (rResult22 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop112 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext21 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext21 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg19 = (rNext21 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask19 = ((reg19 < 0) ? (((usqInt)(1)) >> (-reg19)) : (1U << reg19));
			}
		}
		if (rTop112 == NoReg) {
			rTop112 = allocateRegNotConflictingWith(topRegistersMask19);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateRegNotConflictingWith(((rTop112 < 0) ? (((usqInt)(1)) >> (-rTop112)) : (1U << rTop112)));
		}
		assert(!(((rTop112 == NoReg)
 || (rNext21 == NoReg))));
		rResult12 = allocateFloatRegNotConflictingWith((1U << rTop112) | (1U << rNext21));
		rResult22 = allocateFloatRegNotConflictingWith(((1U << rTop112) | (1U << rNext21)) | (1U << rResult12));
		assert(!(((rResult12 == NoReg)
 || (rResult22 == NoReg))));
		valueLow4 = rTop112;
		valueHigh4 = rNext21;
		resultLow6 = rResult12;
		resultHigh6 = rResult22;
		nativePopToRegsecondReg(ssNativeTop(), valueLow4, valueHigh4);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		if (valueLow4 == valueLow4) {
			first22 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow4);
		}
		else {
			first22 = genoperandoperand(MoveRR, valueLow4, valueLow4);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow4);
		}
		genoperandoperand(ArithmeticShiftRightCqR, (BytesPerWord * 8) - 8, valueLow4);
		/* begin CmpCq:R: */
		anInstruction3 = genoperandoperand(CmpCqR, 0, valueLow4);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(0));
		}
		isNegative2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, valueHigh4);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		/* Negative */
		cont2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative2, gMoveCqR(-1, valueHigh4));
		jmpTarget(cont2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow4, valueHigh4);
		return 0;

	case 201:
		/* begin genLowcodeStoreFloat32ToMemory */
		/* Integer registers */
		frTop = (rTop31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop31 == NoReg) {
			rTop31 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop == NoReg)
 || (rTop31 == NoReg))));
		floatValue = frTop;
		pointer = rTop31;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin MoveRs:M32:r: */
		anInstruction4 = genoperandoperandoperand(MoveRsM32r, floatValue, 0, pointer);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(0));
		}
		return 0;

	case 202:
		/* begin genLowcodeStoreFloat64ToMemory */
		/* Integer registers */
		frTop1 = (rTop32 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop32 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop32 == NoReg) {
			rTop32 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop1 == NoReg)
 || (rTop32 == NoReg))));
		doubleValue = frTop1;
		pointer1 = rTop32;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), doubleValue);
		ssNativePop(1);
		/* begin MoveRd:M64:r: */
		anInstruction5 = genoperandoperandoperand(MoveRdM64r, doubleValue, 0, pointer1);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(0));
		}
		return 0;

	case 203:
		/* begin genLowcodeStoreInt16ToMemory */
		topRegistersMask20 = 0;
		rTop33 = (rNext22 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop33 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext22 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext22 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg20 = (rNext22 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask20 = ((reg20 < 0) ? (((usqInt)(1)) >> (-reg20)) : (1U << reg20));
			}
		}
		if (rTop33 == NoReg) {
			rTop33 = allocateRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateRegNotConflictingWith(((rTop33 < 0) ? (((usqInt)(1)) >> (-rTop33)) : (1U << rTop33)));
		}
		assert(!(((rTop33 == NoReg)
 || (rNext22 == NoReg))));
		pointer2 = rTop33;
		value17 = rNext22;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value17);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value17, TempReg);
		anInstruction6 = genoperandoperandoperand(MoveRM16r, TempReg, 0, pointer2);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(0));
		}
		return 0;

	case 204:
		/* begin genLowcodeStoreInt32ToMemory */
		topRegistersMask21 = 0;
		rTop34 = (rNext23 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop34 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext23 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext23 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg21 = (rNext23 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask21 = ((reg21 < 0) ? (((usqInt)(1)) >> (-reg21)) : (1U << reg21));
			}
		}
		if (rTop34 == NoReg) {
			rTop34 = allocateRegNotConflictingWith(topRegistersMask21);
		}
		if (rNext23 == NoReg) {
			rNext23 = allocateRegNotConflictingWith(((rTop34 < 0) ? (((usqInt)(1)) >> (-rTop34)) : (1U << rTop34)));
		}
		assert(!(((rTop34 == NoReg)
 || (rNext23 == NoReg))));
		pointer3 = rTop34;
		value18 = rNext23;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value18);
		ssNativePop(1);
		/* begin MoveR:M32:r: */
		anInstruction7 = genoperandoperandoperand(MoveRM32r, value18, 0, pointer3);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(0));
		}
		return 0;

	case 205:
		/* begin genLowcodeStoreInt64ToMemory */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop51 = (rNext34 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop51 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext34 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext34 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext34 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop51 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext34 != NoReg) {
				nextRegisterMask2 = ((rNext34 < 0) ? (((usqInt)(1)) >> (-rNext34)) : (1U << rNext34));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rTop51 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext34 == NoReg) {
			nextRegisterMask2 = ((rTop51 < 0) ? (((usqInt)(1)) >> (-rTop51)) : (1U << rTop51));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rNext34 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			nextRegisterMask2 = (1U << rTop51) | (1U << rNext34);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop51 == NoReg)
 || ((rNext34 == NoReg)
 || (rNextNext2 == NoReg)))));
		pointer5 = rTop51;
		valueLow9 = rNext34;
		valueHigh9 = rNextNext2;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), valueLow9, valueHigh9);
		ssNativePop(1);
		/* begin MoveR:M32:r: */
		anInstruction28 = genoperandoperandoperand(MoveRM32r, valueLow9, 0, pointer5);
		if (usesOutOfLineLiteral(anInstruction28)) {
			(anInstruction28->dependent = locateLiteral(0));
		}
		/* begin MoveR:M32:r: */
		anInstruction116 = genoperandoperandoperand(MoveRM32r, valueHigh9, 4, pointer5);
		if (usesOutOfLineLiteral(anInstruction116)) {
			(anInstruction116->dependent = locateLiteral(4));
		}
		return 0;

	case 206:
		/* begin genLowcodeStoreInt8ToMemory */
		topRegistersMask22 = 0;
		rTop35 = (rNext24 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop35 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext24 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext24 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg22 = (rNext24 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask22 = ((reg22 < 0) ? (((usqInt)(1)) >> (-reg22)) : (1U << reg22));
			}
		}
		if (rTop35 == NoReg) {
			rTop35 = allocateRegNotConflictingWith(topRegistersMask22);
		}
		if (rNext24 == NoReg) {
			rNext24 = allocateRegNotConflictingWith(((rTop35 < 0) ? (((usqInt)(1)) >> (-rTop35)) : (1U << rTop35)));
		}
		assert(!(((rTop35 == NoReg)
 || (rNext24 == NoReg))));
		pointer4 = rTop35;
		value19 = rNext24;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value19);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value19, TempReg);
		anInstruction8 = genoperandoperandoperand(MoveRM8r, TempReg, 0, pointer4);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(0));
		}
		return 0;

	case 207:
		/* begin genLowcodeStoreLocalFloat32 */
		baseOffset = extA;
		topRegistersMask23 = 0;
		frTop2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(topRegistersMask23);
		}
		assert(!((frTop2 == NoReg)));
		value20 = frTop2;
		nativePopToReg(ssNativeTop(), value20);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset, TempReg);
		/* begin MoveRs:M32:r: */
		anInstruction9 = genoperandoperandoperand(MoveRsM32r, value20, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 208:
		/* begin genLowcodeStoreLocalFloat64 */
		baseOffset1 = extA;
		topRegistersMask24 = 0;
		frTop3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask24);
		}
		assert(!((frTop3 == NoReg)));
		value21 = frTop3;
		nativePopToReg(ssNativeTop(), value21);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset1, TempReg);
		/* begin MoveRd:M64:r: */
		anInstruction10 = genoperandoperandoperand(MoveRdM64r, value21, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 209:
		/* begin genLowcodeStoreLocalInt16 */
		baseOffset2 = extA;
		rTop36 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop36 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop36 == NoReg) {
			rTop36 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop36 == NoReg)));
		value22 = rTop36;
		nativePopToReg(ssNativeTop(), value22);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value22, TempReg);
		loadNativeLocalAddressto(baseOffset2, value22);
		/* begin MoveR:M16:r: */
		anInstruction13 = genoperandoperandoperand(MoveRM16r, TempReg, 0, value22);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 210:
		/* begin genLowcodeStoreLocalInt32 */
		baseOffset3 = extA;
		rTop37 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop37 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop37 == NoReg) {
			rTop37 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop37 == NoReg)));
		value23 = rTop37;
		nativePopToReg(ssNativeTop(), value23);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset3, TempReg);
		/* begin MoveR:M32:r: */
		anInstruction14 = genoperandoperandoperand(MoveRM32r, value23, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 211:
		/* begin genLowcodeStoreLocalInt64 */
		baseOffset6 = extA;
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask35 = 0;
		rTop118 = (rNext35 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop118 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext35 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext35 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg33 = (rNext35 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask35 = ((reg33 < 0) ? (((usqInt)(1)) >> (-reg33)) : (1U << reg33));
			}
		}
		if (rTop118 == NoReg) {
			rTop118 = allocateRegNotConflictingWith(topRegistersMask35);
		}
		if (rNext35 == NoReg) {
			rNext35 = allocateRegNotConflictingWith(((rTop118 < 0) ? (((usqInt)(1)) >> (-rTop118)) : (1U << rTop118)));
		}
		assert(!(((rTop118 == NoReg)
 || (rNext35 == NoReg))));
		valueLow10 = rTop118;
		valueHigh10 = rNext35;
		nativePopToRegsecondReg(ssNativeTop(), valueLow10, valueHigh10);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset6, TempReg);
		/* begin MoveR:M32:r: */
		anInstruction30 = genoperandoperandoperand(MoveRM32r, valueLow10, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction30)) {
			(anInstruction30->dependent = locateLiteral(0));
		}
		/* begin MoveR:M32:r: */
		anInstruction117 = genoperandoperandoperand(MoveRM32r, valueHigh10, 4, TempReg);
		if (usesOutOfLineLiteral(anInstruction117)) {
			(anInstruction117->dependent = locateLiteral(4));
		}
		extA = 0;
		return 0;

	case 212:
		/* begin genLowcodeStoreLocalInt8 */
		baseOffset4 = extA;
		rTop38 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop38 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop38 == NoReg) {
			rTop38 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop38 == NoReg)));
		value24 = rTop38;
		nativePopToReg(ssNativeTop(), value24);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value24, TempReg);
		loadNativeLocalAddressto(baseOffset4, value24);
		/* begin MoveR:M8:r: */
		anInstruction15 = genoperandoperandoperand(MoveRM8r, TempReg, 0, value24);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 213:
		/* begin genLowcodeStoreLocalPointer */
		baseOffset5 = extA;
		rTop39 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop39 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop39 == NoReg) {
			rTop39 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop39 == NoReg)));
		pointerValue5 = rTop39;
		nativePopToReg(ssNativeTop(), pointerValue5);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset5, TempReg);
		/* begin MoveR:Mw:r: */
		anInstruction16 = genoperandoperandoperand(MoveRMwr, pointerValue5, 0, TempReg);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		extA = 0;
		return 0;

	case 214:
		/* begin genLowcodeStorePointerToMemory */
		topRegistersMask25 = 0;
		rTop40 = (rNext25 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop40 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext25 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext25 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg23 = (rNext25 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask25 = ((reg23 < 0) ? (((usqInt)(1)) >> (-reg23)) : (1U << reg23));
			}
		}
		if (rTop40 == NoReg) {
			rTop40 = allocateRegNotConflictingWith(topRegistersMask25);
		}
		if (rNext25 == NoReg) {
			rNext25 = allocateRegNotConflictingWith(((rTop40 < 0) ? (((usqInt)(1)) >> (-rTop40)) : (1U << rTop40)));
		}
		assert(!(((rTop40 == NoReg)
 || (rNext25 == NoReg))));
		memoryPointer = rTop40;
		pointerValue6 = rNext25;
		nativePopToReg(ssNativeTop(), memoryPointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), pointerValue6);
		ssNativePop(1);
		/* begin MoveR:Mw:r: */
		anInstruction17 = genoperandoperandoperand(MoveRMwr, pointerValue6, 0, memoryPointer);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(0));
		}
		return 0;

	case 215:
		/* begin genLowcodeSub32 */
		topRegistersMask6 = 0;
		rTop16 = (rNext7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg6 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask6 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop16 == NoReg) {
			rTop16 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(((rTop16 < 0) ? (((usqInt)(1)) >> (-rTop16)) : (1U << rTop16)));
		}
		assert(!(((rTop16 == NoReg)
 || (rNext7 == NoReg))));
		second4 = rTop16;
		first8 = rNext7;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, second4, first8);
		ssPushNativeRegister(first8);
		return 0;

	case 216:
		/* begin genLowcodeSub64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop2 = (rNext = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop2 == NoReg) {
			nextRegisterMask = 0;
			if (rNext != NoReg) {
				nextRegisterMask = ((rNext < 0) ? (((usqInt)(1)) >> (-rNext)) : (1U << rNext));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop2 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext == NoReg) {
			nextRegisterMask = ((rTop2 < 0) ? (((usqInt)(1)) >> (-rTop2)) : (1U << rTop2));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			nextRegisterMask = (1U << rTop2) | (1U << rNext);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			nextRegisterMask = ((1U << rTop2) | (1U << rNext)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop2 == NoReg)
 || ((rNext == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop2;
		secondHigh = rNext;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, secondLow, firstLow);
		genoperandoperand(SubbRR, secondHigh, firstHigh);
		ssPushNativeRegistersecondRegister(firstLow, firstHigh);
		return 0;

	case 217:
		/* begin genLowcodeTruncate32To16 */
		rTop41 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop41 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop41 == NoReg) {
			rTop41 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop41 == NoReg)));
		value25 = rTop41;
		nativePopToReg(ssNativeTop(), value25);
		ssNativePop(1);
		/* begin AndCq:R: */
		anInstruction18 = genoperandoperand(AndCqR, 0xFFFF, value25);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(0xFFFF));
		}
		ssPushNativeRegister(value25);
		return 0;

	case 218:
		/* begin genLowcodeTruncate32To8 */
		rTop42 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop42 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop42 == NoReg) {
			rTop42 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop42 == NoReg)));
		value26 = rTop42;
		nativePopToReg(ssNativeTop(), value26);
		ssNativePop(1);
		/* begin AndCq:R: */
		anInstruction19 = genoperandoperand(AndCqR, 0xFF, value26);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(0xFF));
		}
		ssPushNativeRegister(value26);
		return 0;

	case 219:
		/* begin genLowcodeTruncate64To16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask26 = 0;
		rTop113 = (rNext26 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop113 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext26 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext26 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg24 = (rNext26 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask26 = ((reg24 < 0) ? (((usqInt)(1)) >> (-reg24)) : (1U << reg24));
			}
		}
		if (rTop113 == NoReg) {
			rTop113 = allocateRegNotConflictingWith(topRegistersMask26);
		}
		if (rNext26 == NoReg) {
			rNext26 = allocateRegNotConflictingWith(((rTop113 < 0) ? (((usqInt)(1)) >> (-rTop113)) : (1U << rTop113)));
		}
		assert(!(((rTop113 == NoReg)
 || (rNext26 == NoReg))));
		valueLow5 = rTop113;
		valueHigh5 = rNext26;
		nativePopToRegsecondReg(ssNativeTop(), valueLow5, valueHigh5);
		ssNativePop(1);
		/* begin AndCq:R: */
		anInstruction20 = genoperandoperand(AndCqR, 0xFFFF, valueLow5);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(0xFFFF));
		}
		ssPushNativeRegister(valueLow5);
		return 0;

	case 220:
		/* begin genLowcodeTruncate64To32 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask27 = 0;
		rTop114 = (rNext27 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop114 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext27 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext27 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg25 = (rNext27 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask27 = ((reg25 < 0) ? (((usqInt)(1)) >> (-reg25)) : (1U << reg25));
			}
		}
		if (rTop114 == NoReg) {
			rTop114 = allocateRegNotConflictingWith(topRegistersMask27);
		}
		if (rNext27 == NoReg) {
			rNext27 = allocateRegNotConflictingWith(((rTop114 < 0) ? (((usqInt)(1)) >> (-rTop114)) : (1U << rTop114)));
		}
		assert(!(((rTop114 == NoReg)
 || (rNext27 == NoReg))));
		valueLow6 = rTop114;
		valueHigh6 = rNext27;
		nativePopToRegsecondReg(ssNativeTop(), valueLow6, valueHigh6);
		ssNativePop(1);
		ssPushNativeRegister(valueLow6);
		return 0;

	case 221:
		/* begin genLowcodeTruncate64To8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask28 = 0;
		rTop115 = (rNext28 = NoReg);
		rResult13 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop115 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext28 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext28 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg26 = (rNext28 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask28 = ((reg26 < 0) ? (((usqInt)(1)) >> (-reg26)) : (1U << reg26));
			}
		}
		if (rTop115 == NoReg) {
			rTop115 = allocateRegNotConflictingWith(topRegistersMask28);
		}
		if (rNext28 == NoReg) {
			rNext28 = allocateRegNotConflictingWith(((rTop115 < 0) ? (((usqInt)(1)) >> (-rTop115)) : (1U << rTop115)));
		}
		assert(!(((rTop115 == NoReg)
 || (rNext28 == NoReg))));
		rResult13 = allocateFloatRegNotConflictingWith((1U << rTop115) | (1U << rNext28));
		assert(!((rResult13 == NoReg)));
		valueLow7 = rTop115;
		valueHigh7 = rNext28;
		result11 = rResult13;
		nativePopToRegsecondReg(ssNativeTop(), valueLow7, valueHigh7);
		ssNativePop(1);
		/* begin AndCq:R: */
		anInstruction22 = genoperandoperand(AndCqR, 0xFF, valueLow7);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(0xFF));
		}
		ssPushNativeRegister(valueLow7);
		return 0;

	case 222:
		/* begin genLowcodeUdiv32 */
		topRegistersMask7 = 0;
		rTop17 = (rNext8 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg7 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask7 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17)));
		}
		assert(!(((rTop17 == NoReg)
 || (rNext8 == NoReg))));
		second5 = rTop17;
		first9 = rNext8;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		gDivRRQuoRem(second5, first9, first9, second5);
		ssPushNativeRegister(first9);
		return 0;

	case 223:
		/* begin genLowcodeUdiv64 */
		topRegistersMask8 = 0;
		rTop18 = (rNext9 = NoReg);
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg8 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask8 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext9 == NoReg))));
		rResult2 = allocateFloatRegNotConflictingWith((1U << rTop18) | (1U << rNext9));
		assert(!((rResult2 == NoReg)));
		second6 = rTop18;
		first10 = rNext9;
		result6 = rResult2;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		abort();
		return 0;

	case 224:
		/* begin genLowcodeUint32Great */
		topRegistersMask29 = 0;
		rTop46 = (rNext29 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop46 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext29 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext29 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg27 = (rNext29 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask29 = ((reg27 < 0) ? (((usqInt)(1)) >> (-reg27)) : (1U << reg27));
			}
		}
		if (rTop46 == NoReg) {
			rTop46 = allocateRegNotConflictingWith(topRegistersMask29);
		}
		if (rNext29 == NoReg) {
			rNext29 = allocateRegNotConflictingWith(((rTop46 < 0) ? (((usqInt)(1)) >> (-rTop46)) : (1U << rTop46)));
		}
		assert(!(((rTop46 == NoReg)
 || (rNext29 == NoReg))));
		second16 = rTop46;
		first23 = rNext29;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first23);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second16 == SPReg)));
		genoperandoperand(CmpRR, second16, first23);
		/* True result */
		falseJump = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction23 = genoperandoperand(MoveCqR, 1, first23);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(1));
		}
		/* False result */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, first23);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first23);
		return 0;

	case 225:
		/* begin genLowcodeUint32GreatEqual */
		topRegistersMask30 = 0;
		rTop47 = (rNext30 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop47 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext30 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext30 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg28 = (rNext30 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask30 = ((reg28 < 0) ? (((usqInt)(1)) >> (-reg28)) : (1U << reg28));
			}
		}
		if (rTop47 == NoReg) {
			rTop47 = allocateRegNotConflictingWith(topRegistersMask30);
		}
		if (rNext30 == NoReg) {
			rNext30 = allocateRegNotConflictingWith(((rTop47 < 0) ? (((usqInt)(1)) >> (-rTop47)) : (1U << rTop47)));
		}
		assert(!(((rTop47 == NoReg)
 || (rNext30 == NoReg))));
		second17 = rTop47;
		first24 = rNext30;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first24);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second17 == SPReg)));
		genoperandoperand(CmpRR, second17, first24);
		/* True result */
		falseJump1 = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction24 = genoperandoperand(MoveCqR, 1, first24);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(1));
		}
		/* False result */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction113 = genoperandoperand(MoveCqR, 0, first24);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first24);
		return 0;

	case 226:
		/* begin genLowcodeUint32Less */
		topRegistersMask31 = 0;
		rTop48 = (rNext31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop48 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext31 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext31 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg29 = (rNext31 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask31 = ((reg29 < 0) ? (((usqInt)(1)) >> (-reg29)) : (1U << reg29));
			}
		}
		if (rTop48 == NoReg) {
			rTop48 = allocateRegNotConflictingWith(topRegistersMask31);
		}
		if (rNext31 == NoReg) {
			rNext31 = allocateRegNotConflictingWith(((rTop48 < 0) ? (((usqInt)(1)) >> (-rTop48)) : (1U << rTop48)));
		}
		assert(!(((rTop48 == NoReg)
 || (rNext31 == NoReg))));
		second18 = rTop48;
		first25 = rNext31;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first25);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second18 == SPReg)));
		genoperandoperand(CmpRR, second18, first25);
		/* True result */
		falseJump2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction25 = genoperandoperand(MoveCqR, 1, first25);
		if (usesOutOfLineLiteral(anInstruction25)) {
			(anInstruction25->dependent = locateLiteral(1));
		}
		/* False result */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction114 = genoperandoperand(MoveCqR, 0, first25);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first25);
		return 0;

	case 227:
		/* begin genLowcodeUint32LessEqual */
		topRegistersMask32 = 0;
		rTop49 = (rNext32 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop49 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext32 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext32 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg30 = (rNext32 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask32 = ((reg30 < 0) ? (((usqInt)(1)) >> (-reg30)) : (1U << reg30));
			}
		}
		if (rTop49 == NoReg) {
			rTop49 = allocateRegNotConflictingWith(topRegistersMask32);
		}
		if (rNext32 == NoReg) {
			rNext32 = allocateRegNotConflictingWith(((rTop49 < 0) ? (((usqInt)(1)) >> (-rTop49)) : (1U << rTop49)));
		}
		assert(!(((rTop49 == NoReg)
 || (rNext32 == NoReg))));
		second19 = rTop49;
		first26 = rNext32;
		nativePopToReg(ssNativeTop(), second19);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first26);
		ssNativePop(1);
		/* begin CmpR:R: */
		assert(!((second19 == SPReg)));
		genoperandoperand(CmpRR, second19, first26);
		/* True result */
		falseJump3 = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
		/* begin MoveCq:R: */
		anInstruction26 = genoperandoperand(MoveCqR, 1, first26);
		if (usesOutOfLineLiteral(anInstruction26)) {
			(anInstruction26->dependent = locateLiteral(1));
		}
		/* False result */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction115 = genoperandoperand(MoveCqR, 0, first26);
		if (usesOutOfLineLiteral(anInstruction115)) {
			(anInstruction115->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first26);
		return 0;

	case 228:
		/* begin genLowcodeUint32ToFloat32 */
		rTop3 = NoReg;
		frResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop3 == NoReg)
 || (frResult == NoReg))));
		value2 = rTop3;
		result = frResult;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value2, result);
		ssPushNativeRegisterSingleFloat(result);
		return 0;

	case 229:
		/* begin genLowcodeUint32ToFloat64 */
		rTop4 = NoReg;
		frResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop4 == NoReg)
 || (frResult1 == NoReg))));
		value3 = rTop4;
		result1 = frResult1;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value3, result1);
		ssPushNativeRegisterDoubleFloat(result1);
		return 0;

	case 230:
		/* begin genLowcodeUint64Great */
		topRegistersMask9 = 0;
		rTop19 = (rNext10 = NoReg);
		rResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg9 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask9 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop19 < 0) ? (((usqInt)(1)) >> (-rTop19)) : (1U << rTop19)));
		}
		assert(!(((rTop19 == NoReg)
 || (rNext10 == NoReg))));
		rResult3 = allocateFloatRegNotConflictingWith((1U << rTop19) | (1U << rNext10));
		assert(!((rResult3 == NoReg)));
		second7 = rTop19;
		first11 = rNext10;
		value10 = rResult3;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		abort();
		return 0;

	case 231:
		/* begin genLowcodeUint64GreatEqual */
		topRegistersMask10 = 0;
		rTop20 = (rNext12 = NoReg);
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg10 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask10 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
			}
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext12 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop20) | (1U << rNext12));
		assert(!((rResult4 == NoReg)));
		second8 = rTop20;
		first12 = rNext12;
		value11 = rResult4;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		abort();
		return 0;

	case 232:
		/* begin genLowcodeUint64Less */
		topRegistersMask11 = 0;
		rTop21 = (rNext13 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg11 = (rNext13 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask11 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext13 == NoReg) {
			rNext13 = allocateRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext13 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop21) | (1U << rNext13));
		assert(!((rResult5 == NoReg)));
		second9 = rTop21;
		first13 = rNext13;
		value12 = rResult5;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		abort();
		return 0;

	case 233:
		/* begin genLowcodeUint64LessEqual */
		topRegistersMask12 = 0;
		rTop22 = (rNext14 = NoReg);
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg12 = (rNext14 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask12 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
			}
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext14 == NoReg) {
			rNext14 = allocateRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		}
		assert(!(((rTop22 == NoReg)
 || (rNext14 == NoReg))));
		rResult6 = allocateFloatRegNotConflictingWith((1U << rTop22) | (1U << rNext14));
		assert(!((rResult6 == NoReg)));
		second10 = rTop22;
		first14 = rNext14;
		value13 = rResult6;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		abort();
		return 0;

	case 234:
		/* begin genLowcodeUint64ToFloat32 */
		rTop5 = NoReg;
		frResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop5 == NoReg)
 || (frResult2 == NoReg))));
		value4 = rTop5;
		result2 = frResult2;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		abort();
		return 0;

	case 235:
		/* begin genLowcodeUint64ToFloat64 */
		rTop6 = NoReg;
		frResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((rTop6 == NoReg)
 || (frResult3 == NoReg))));
		value5 = rTop6;
		result3 = frResult3;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		abort();
		return 0;

	case 236:
		/* begin genLowcodeUmul32 */
		topRegistersMask13 = 0;
		rTop23 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg13 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask13 = ((reg13 < 0) ? (((usqInt)(1)) >> (-reg13)) : (1U << reg13));
			}
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(((rTop23 < 0) ? (((usqInt)(1)) >> (-rTop23)) : (1U << rTop23)));
		}
		assert(!(((rTop23 == NoReg)
 || (rNext15 == NoReg))));
		second11 = rTop23;
		first15 = rNext15;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second11, first15);
		ssPushNativeRegister(first15);
		return 0;

	case 237:
		/* begin genLowcodeUmul64 */
		topRegistersMask14 = 0;
		rTop24 = (rNext16 = NoReg);
		rResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext16 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext16 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg14 = (rNext16 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask14 = ((reg14 < 0) ? (((usqInt)(1)) >> (-reg14)) : (1U << reg14));
			}
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		}
		assert(!(((rTop24 == NoReg)
 || (rNext16 == NoReg))));
		rResult7 = allocateFloatRegNotConflictingWith((1U << rTop24) | (1U << rNext16));
		assert(!((rResult7 == NoReg)));
		second12 = rTop24;
		first16 = rNext16;
		result7 = rResult7;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		abort();
		return 0;

	case 238:
		return 0 /* begin genLowcodeUnlockRegisters */;

	case 239:
		/* begin genLowcodeUnlockVM */
		abort();
		return 0;

	case 240:
		/* begin genLowcodeUrem32 */
		topRegistersMask15 = 0;
		rTop25 = (rNext17 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext17 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext17 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg15 = (rNext17 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask15 = ((reg15 < 0) ? (((usqInt)(1)) >> (-reg15)) : (1U << reg15));
			}
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(topRegistersMask15);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		}
		assert(!(((rTop25 == NoReg)
 || (rNext17 == NoReg))));
		second13 = rTop25;
		first17 = rNext17;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		gDivRRQuoRem(second13, first17, second13, first17);
		ssPushNativeRegister(first17);
		return 0;

	case 241:
		/* begin genLowcodeUrem64 */
		topRegistersMask16 = 0;
		rTop26 = (rNext18 = NoReg);
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext18 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext18 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg16 = (rNext18 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask16 = ((reg16 < 0) ? (((usqInt)(1)) >> (-reg16)) : (1U << reg16));
			}
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(topRegistersMask16);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateRegNotConflictingWith(((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26)));
		}
		assert(!(((rTop26 == NoReg)
 || (rNext18 == NoReg))));
		rResult8 = allocateFloatRegNotConflictingWith((1U << rTop26) | (1U << rNext18));
		assert(!((rResult8 == NoReg)));
		second14 = rTop26;
		first18 = rNext18;
		result8 = rResult8;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		abort();
		return 0;

	case 242:
		/* begin genLowcodeXor32 */
		topRegistersMask17 = 0;
		rTop27 = (rNext19 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext19 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext19 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg17 = (rNext19 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask17 = ((reg17 < 0) ? (((usqInt)(1)) >> (-reg17)) : (1U << reg17));
			}
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateRegNotConflictingWith(((rTop27 < 0) ? (((usqInt)(1)) >> (-rTop27)) : (1U << rTop27)));
		}
		assert(!(((rTop27 == NoReg)
 || (rNext19 == NoReg))));
		second15 = rTop27;
		first19 = rNext19;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first19);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, second15, first19);
		ssPushNativeRegister(first19);
		return 0;

	case 243:
		/* begin genLowcodeXor64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop7 = (rNext2 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop7 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext2 != NoReg) {
				nextRegisterMask1 = ((rNext2 < 0) ? (((usqInt)(1)) >> (-rNext2)) : (1U << rNext2));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop7 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext2 == NoReg) {
			nextRegisterMask1 = ((rTop7 < 0) ? (((usqInt)(1)) >> (-rTop7)) : (1U << rTop7));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext2 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			nextRegisterMask1 = (1U << rTop7) | (1U << rNext2);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			nextRegisterMask1 = ((1U << rTop7) | (1U << rNext2)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop7 == NoReg)
 || ((rNext2 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow1 = rTop7;
		secondHigh1 = rNext2;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, secondLow1, firstLow1);
		genoperandoperand(XorRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 244:
		/* begin genLowcodeZeroExtend32From16 */
		rTop8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop8 == NoReg)));
		value6 = rTop8;
		nativePopToReg(ssNativeTop(), value6);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		if (value6 == value6) {
			first4 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value6);
		}
		else {
			first4 = genoperandoperand(MoveRR, value6, value6);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, value6);
		}
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 16, value6);
		goto l16;
		genoperandoperand(ZeroExtend16RR, value6, value6);
	l16:	/* end ZeroExtend16R:R: */;
		ssPushNativeRegister(value6);
		return 0;

	case 245:
		/* begin genLowcodeZeroExtend32From8 */
		rTop9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop9 == NoReg)));
		value7 = rTop9;
		nativePopToReg(ssNativeTop(), value7);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		if (value7 == value7) {
			first5 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value7);
		}
		else {
			first5 = genoperandoperand(MoveRR, value7, value7);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, value7);
		}
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 8, value7);
		goto l18;
		genoperandoperand(ZeroExtend8RR, value7, value7);
	l18:	/* end ZeroExtend8R:R: */;
		ssPushNativeRegister(value7);
		return 0;

	case 246:
		/* begin genLowcodeZeroExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask33 = 0;
		rTop116 = (rNext33 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop116 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext33 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext33 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg31 = (rNext33 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask33 = ((reg31 < 0) ? (((usqInt)(1)) >> (-reg31)) : (1U << reg31));
			}
		}
		if (rTop116 == NoReg) {
			rTop116 = allocateRegNotConflictingWith(topRegistersMask33);
		}
		if (rNext33 == NoReg) {
			rNext33 = allocateRegNotConflictingWith(((rTop116 < 0) ? (((usqInt)(1)) >> (-rTop116)) : (1U << rTop116)));
		}
		assert(!(((rTop116 == NoReg)
 || (rNext33 == NoReg))));
		valueLow8 = rTop116;
		valueHigh8 = rNext33;
		nativePopToRegsecondReg(ssNativeTop(), valueLow8, valueHigh8);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		if (valueLow8 == valueLow8) {
			first27 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow8);
		}
		else {
			first27 = genoperandoperand(MoveRR, valueLow8, valueLow8);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 16, valueLow8);
		}
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 16, valueLow8);
		goto l134;
		genoperandoperand(ZeroExtend16RR, valueLow8, valueLow8);
	l134:	/* end ZeroExtend16R:R: */;
		/* begin MoveCq:R: */
		anInstruction27 = genoperandoperand(MoveCqR, 0, valueHigh8);
		if (usesOutOfLineLiteral(anInstruction27)) {
			(anInstruction27->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow8, valueHigh8);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive5(prim);
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive5: */
static NoDbgRegParms sqInt
genLowcodeUnaryInlinePrimitive5(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *first2;
    sqInt reg;
    sqInt resultHigh;
    sqInt resultLow;
    sqInt rNext;
    sqInt rResult;
    sqInt rResult2;
    sqInt rTop;
    sqInt rTop11;
    sqInt topRegistersMask;
    sqInt value;
    sqInt valueHigh;
    sqInt valueLow;

	switch (prim) {
	case 247:
		/* begin genLowcodeZeroExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop = NoReg;
		rResult = (rResult = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop)));
		rResult2 = allocateRegNotConflictingWith((1U << rTop) | (1U << rResult));
		assert(!(((rTop == NoReg)
 || ((rResult == NoReg)
 || (rResult2 == NoReg)))));
		value = rTop;
		resultLow = rResult;
		resultHigh = rResult2;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, resultLow);
		anInstruction = genoperandoperand(MoveCqR, 0, resultHigh);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(resultLow, resultHigh);
		return 0;

	case 0xF8:
		/* begin genLowcodeZeroExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask = 0;
		rTop11 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop11 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
		}
		if (rTop11 == NoReg) {
			rTop11 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(((rTop11 < 0) ? (((usqInt)(1)) >> (-rTop11)) : (1U << rTop11)));
		}
		assert(!(((rTop11 == NoReg)
 || (rNext == NoReg))));
		valueLow = rTop11;
		valueHigh = rNext;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		if (valueLow == valueLow) {
			first2 = genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow);
		}
		else {
			first2 = genoperandoperand(MoveRR, valueLow, valueLow);
			/* begin LogicalShiftLeftCq:R: */
			genoperandoperand(LogicalShiftLeftCqR, (BytesPerWord * 8) - 8, valueLow);
		}
		genoperandoperand(LogicalShiftRightCqR, (BytesPerWord * 8) - 8, valueLow);
		goto l8;
		genoperandoperand(ZeroExtend8RR, valueLow, valueLow);
	l8:	/* end ZeroExtend8R:R: */;
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	default:
		return EncounteredUnknownBytecode;
	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive: */
static NoDbgRegParms sqInt
genLowcodeUnaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    sqInt alignment;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt check;
    AbstractInstruction *contJump;
    AbstractInstruction *contJump1;
    AbstractInstruction *contJump10;
    AbstractInstruction *contJump11;
    AbstractInstruction *contJump2;
    AbstractInstruction *contJump3;
    AbstractInstruction *contJump4;
    AbstractInstruction *contJump5;
    AbstractInstruction *contJump6;
    AbstractInstruction *contJump7;
    AbstractInstruction *contJump8;
    AbstractInstruction *contJump9;
    sqInt dup2;
    sqInt dup21;
    sqInt dup22;
    sqInt dup24;
    sqInt dup2High;
    sqInt dup2Low;
    sqInt expectedSession;
    AbstractInstruction *falseJump;
    AbstractInstruction *falseJump1;
    AbstractInstruction *falseJump10;
    AbstractInstruction *falseJump11;
    AbstractInstruction *falseJump2;
    AbstractInstruction *falseJump3;
    AbstractInstruction *falseJump4;
    AbstractInstruction *falseJump5;
    AbstractInstruction *falseJump6;
    AbstractInstruction *falseJump7;
    AbstractInstruction *falseJump8;
    AbstractInstruction *falseJump9;
    sqInt first10;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first19;
    sqInt first2;
    sqInt first20;
    sqInt first21;
    sqInt first22;
    sqInt first23;
    sqInt first24;
    sqInt first25;
    sqInt first3;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt firstHigh;
    sqInt firstHigh1;
    sqInt firstLow;
    sqInt firstLow1;
    sqInt first9;
    sqInt frNext;
    sqInt frNext1;
    sqInt frNext10;
    sqInt frNext11;
    sqInt frNext2;
    sqInt frNext3;
    sqInt frNext4;
    sqInt frNext5;
    sqInt frNext6;
    sqInt frNext7;
    sqInt frNext8;
    sqInt frNext9;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop10;
    sqInt frTop11;
    sqInt frTop12;
    sqInt frTop13;
    sqInt frTop14;
    sqInt frTop15;
    sqInt frTop16;
    sqInt frTop17;
    sqInt frTop18;
    sqInt frTop19;
    sqInt frTop2;
    sqInt frTop20;
    sqInt frTop21;
    sqInt frTop22;
    sqInt frTop3;
    sqInt frTop4;
    sqInt frTop5;
    sqInt frTop6;
    sqInt frTop7;
    sqInt frTop8;
    sqInt frTop9;
    sqInt function;
    sqInt index;
    sqInt index1;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nativeValueIndex4;
    sqInt newValue;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt nextRegisterMask4;
    sqInt offset;
    sqInt offset1;
    sqInt oldValue;
    sqInt pointerValue;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt registerID;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt rNext;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNext4;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNextNextNext2;
    sqInt rNextNextNext3;
    sqInt rNext9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult11;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop10;
    sqInt rTop11;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt scale;
    sqInt scale1;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second19;
    sqInt second2;
    sqInt second20;
    sqInt second21;
    sqInt second22;
    sqInt second23;
    sqInt second24;
    sqInt second25;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt secondHigh;
    sqInt secondHigh1;
    sqInt secondLow;
    sqInt secondLow1;
    sqInt second9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt singleFloatValue;
    sqInt size1;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value21;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value3;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh;
    sqInt valueLow;
    sqInt value9;

	switch (prim) {
	case 0:
		/* begin genLowcodeAdd32 */
		topRegistersMask7 = 0;
		rTop10 = (rNext8 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg4 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask7 = ((reg4 < 0) ? (((usqInt)(1)) >> (-reg4)) : (1U << reg4));
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(((rTop10 < 0) ? (((usqInt)(1)) >> (-rTop10)) : (1U << rTop10)));
		}
		assert(!(((rTop10 == NoReg)
 || (rNext8 == NoReg))));
		second2 = rTop10;
		first2 = rNext8;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 1:
		/* begin genLowcodeAdd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop = (rNext = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop == NoReg) {
			nextRegisterMask = 0;
			if (rNext != NoReg) {
				nextRegisterMask = ((rNext < 0) ? (((usqInt)(1)) >> (-rNext)) : (1U << rNext));
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rTop = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext == NoReg) {
			nextRegisterMask = ((rTop < 0) ? (((usqInt)(1)) >> (-rTop)) : (1U << rTop));
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNext < 0) ? (((usqInt)(1)) >> (-rNextNext)) : (1U << rNextNext)));
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			nextRegisterMask = (1U << rTop) | (1U << rNext);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (((rNextNextNext < 0) ? (((usqInt)(1)) >> (-rNextNextNext)) : (1U << rNextNextNext)));
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			nextRegisterMask = ((1U << rTop) | (1U << rNext)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop == NoReg)
 || ((rNext == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop;
		secondHigh = rNext;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, secondLow, firstLow);
		genoperandoperand(AddcRR, secondHigh, firstHigh);
		ssPushNativeRegistersecondRegister(firstLow, firstHigh);
		return 0;

	case 2:
		/* begin genLowcodeAlloca32 */
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		size1 = rTop27;
		nativePopToReg(ssNativeTop(), size1);
		ssNativePop(1);
		/* begin gen:literal:operand: */
		checkLiteralforInstruction(nativeStackPointerAddress(), genoperandoperand(MoveAwR, nativeStackPointerAddress(), TempReg));
		genoperandoperand(SubRR, size1, TempReg);
		anInstruction = genoperandoperand(AndCqR, -16, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(-16));
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, size1);
		checkLiteralforInstruction(nativeStackPointerAddress(), genoperandoperand(MoveRAw, size1, nativeStackPointerAddress()));
		ssPushNativeRegister(size1);
		return 0;

	case 3:
		/* begin genLowcodeAlloca64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask1 = 0;
		rTop11 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop11 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg1 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask1 = ((reg1 < 0) ? (((usqInt)(1)) >> (-reg1)) : (1U << reg1));
			}
		}
		if (rTop11 == NoReg) {
			rTop11 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(((rTop11 < 0) ? (((usqInt)(1)) >> (-rTop11)) : (1U << rTop11)));
		}
		assert(!(((rTop11 == NoReg)
 || (rNext2 == NoReg))));
		sizeLow = rTop11;
		sizeHigh = rNext2;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, sizeLow, SPReg);
		genoperandoperand(MoveRR, SPReg, sizeLow);
		ssPushNativeRegister(sizeLow);
		return 0;

	case 4:
		/* begin genLowcodeAnd32 */
		topRegistersMask8 = 0;
		rTop14 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg5 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask8 = ((reg5 < 0) ? (((usqInt)(1)) >> (-reg5)) : (1U << reg5));
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(((rTop14 < 0) ? (((usqInt)(1)) >> (-rTop14)) : (1U << rTop14)));
		}
		assert(!(((rTop14 == NoReg)
 || (rNext9 == NoReg))));
		second3 = rTop14;
		first3 = rNext9;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first3);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, second3, first3);
		ssPushNativeRegister(first3);
		return 0;

	case 5:
		/* begin genLowcodeAnd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop3 = (rNext3 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop3 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext3 != NoReg) {
				nextRegisterMask1 = ((rNext3 < 0) ? (((usqInt)(1)) >> (-rNext3)) : (1U << rNext3));
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rTop3 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext3 == NoReg) {
			nextRegisterMask1 = ((rTop3 < 0) ? (((usqInt)(1)) >> (-rTop3)) : (1U << rTop3));
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNext1)) : (1U << rNextNext1)));
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNext3 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			nextRegisterMask1 = (1U << rTop3) | (1U << rNext3);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (((rNextNextNext1 < 0) ? (((usqInt)(1)) >> (-rNextNextNext1)) : (1U << rNextNextNext1)));
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			nextRegisterMask1 = ((1U << rTop3) | (1U << rNext3)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop3 == NoReg)
 || ((rNext3 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow1 = rTop3;
		secondHigh1 = rNext3;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, secondLow1, firstLow1);
		genoperandoperand(AndRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 6:
		/* begin genLowcodeArithmeticRightShift32 */
		topRegistersMask9 = 0;
		rTop15 = (rNext10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg6 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask9 = ((reg6 < 0) ? (((usqInt)(1)) >> (-reg6)) : (1U << reg6));
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(((rTop15 < 0) ? (((usqInt)(1)) >> (-rTop15)) : (1U << rTop15)));
		}
		assert(!(((rTop15 == NoReg)
 || (rNext10 == NoReg))));
		shiftAmount = rTop15;
		value13 = rNext10;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value13);
		ssNativePop(1);
		/* begin ArithmeticShiftRightR:R: */
		genoperandoperand(ArithmeticShiftRightRR, shiftAmount, value13);
		ssPushNativeRegister(value13);
		return 0;

	case 7:
		/* begin genLowcodeArithmeticRightShift64 */
		topRegistersMask10 = 0;
		rTop16 = (rNext12 = NoReg);
		rResult10 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg7 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask10 = ((reg7 < 0) ? (((usqInt)(1)) >> (-reg7)) : (1U << reg7));
			}
		}
		if (rTop16 == NoReg) {
			rTop16 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(((rTop16 < 0) ? (((usqInt)(1)) >> (-rTop16)) : (1U << rTop16)));
		}
		assert(!(((rTop16 == NoReg)
 || (rNext12 == NoReg))));
		rResult10 = allocateFloatRegNotConflictingWith((1U << rTop16) | (1U << rNext12));
		assert(!((rResult10 == NoReg)));
		shiftAmount1 = rTop16;
		value14 = rNext12;
		result7 = rResult10;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		abort();
		return 0;

	case 8:
		/* begin genLowcodeBeginCall */
		alignment = extA;
		beginHighLevelCall(alignment);
		extA = 0;
		return 0;

	case 9:
		/* begin genLowcodeCallArgumentFloat32 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin MoveRs:M32:r: */
		anInstruction22 = genoperandoperandoperand(MoveRsM32r, DPFPReg0, -BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction22)) {
			(anInstruction22->dependent = locateLiteral(-BytesPerWord));
		}
		/* begin SubCq:R: */
		anInstruction113 = genoperandoperand(SubCqR, BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction113)) {
			(anInstruction113->dependent = locateLiteral(BytesPerWord));
		}
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 10:
		/* begin genLowcodeCallArgumentFloat64 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin MoveRd:M64:r: */
		anInstruction23 = genoperandoperandoperand(MoveRdM64r, DPFPReg0, -8, SPReg);
		if (usesOutOfLineLiteral(anInstruction23)) {
			(anInstruction23->dependent = locateLiteral(-8));
		}
		/* begin SubCq:R: */
		anInstruction114 = genoperandoperand(SubCqR, 8, SPReg);
		if (usesOutOfLineLiteral(anInstruction114)) {
			(anInstruction114->dependent = locateLiteral(8));
		}
		currentCallCleanUpSize += 8;
		return 0;

	case 11:
		/* begin genLowcodeCallArgumentInt32 */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 12:
		/* begin genLowcodeCallArgumentInt64 */
				nativeStackPopToRegsecondReg(ssNativeTop(), TempReg, ReceiverResultReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		genoperand(PushR, ReceiverResultReg);
		currentCallCleanUpSize += 8;
		return 0;

	case 13:
		/* begin genLowcodeCallArgumentPointer */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 14:
		/* begin genLowcodeCallArgumentSpace */
		anInstruction24 = genoperandoperand(SubCqR, extA, SPReg);
		if (usesOutOfLineLiteral(anInstruction24)) {
			(anInstruction24->dependent = locateLiteral(extA));
		}
		currentCallCleanUpSize += extA;
		extA = 0;
		return 0;

	case 15:
		/* begin genLowcodeCallArgumentStructure */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin SubCq:R: */
		anInstruction25 = genoperandoperand(SubCqR, extA, SPReg);
		if (usesOutOfLineLiteral(anInstruction25)) {
			(anInstruction25->dependent = locateLiteral(extA));
		}
		/* Copy the structure */
		currentCallCleanUpSize += extA;
		genMemCopytoconstantSize(backEnd, TempReg, SPReg, extA);
		extA = 0;
		return 0;

	case 16:
		/* begin genLowcodeCallInstruction */
		function = extA;
		abstractInstruction = genoperand(Call, function);
		(abstractInstruction->annotation = IsRelativeCall);
		extA = 0;
		return 0;

	case 17:
		/* begin genLowcodeCallPhysical */
		registerID = extA;
		genoperand(CallR, registerID);
		extA = 0;
		return 0;

	case 18:
		/* begin genLowcodeCheckSessionIdentifier */
		expectedSession = extA;
		ssPushNativeConstantInt32((expectedSession == (getThisSessionID())
			? 1
			: 0));
		extA = 0;
		return 0;

	case 19:
		/* begin genLowcodeCompareAndSwap32 */
		rTop4 = (rNext4 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop4 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext4 != NoReg) {
				nextRegisterMask2 = ((rNext4 < 0) ? (((usqInt)(1)) >> (-rNext4)) : (1U << rNext4));
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rTop4 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext4 == NoReg) {
			nextRegisterMask2 = ((rTop4 < 0) ? (((usqInt)(1)) >> (-rTop4)) : (1U << rTop4));
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (((rNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNext2)) : (1U << rNextNext2)));
			}
			rNext4 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			nextRegisterMask2 = (1U << rTop4) | (1U << rNext4);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop4 == NoReg)
 || ((rNext4 == NoReg)
 || (rNextNext2 == NoReg)))));
		rResult = allocateRegNotConflictingWith(((1U << rTop4) | (1U << rNext4)) | (1U << rNextNext2));
		assert(!((rResult == NoReg)));
		newValue = rTop4;
		oldValue = rNext4;
		check = rNextNext2;
		value = rResult;
		nativePopToReg(ssNativeTop(), newValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), oldValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), check);
		ssNativePop(1);
		abort();
		return 0;

	case 20:
		/* begin genLowcodeDiv32 */
		topRegistersMask11 = 0;
		rTop17 = (rNext13 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg8 = (rNext13 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask11 = ((reg8 < 0) ? (((usqInt)(1)) >> (-reg8)) : (1U << reg8));
			}
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext13 == NoReg) {
			rNext13 = allocateRegNotConflictingWith(((rTop17 < 0) ? (((usqInt)(1)) >> (-rTop17)) : (1U << rTop17)));
		}
		assert(!(((rTop17 == NoReg)
 || (rNext13 == NoReg))));
		second4 = rTop17;
		first4 = rNext13;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		gDivRRQuoRem(second4, first4, first4, second4);
		ssPushNativeRegister(first4);
		return 0;

	case 21:
		/* begin genLowcodeDiv64 */
		topRegistersMask12 = 0;
		rTop18 = (rNext14 = NoReg);
		rResult12 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg9 = (rNext14 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask12 = ((reg9 < 0) ? (((usqInt)(1)) >> (-reg9)) : (1U << reg9));
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext14 == NoReg) {
			rNext14 = allocateRegNotConflictingWith(((rTop18 < 0) ? (((usqInt)(1)) >> (-rTop18)) : (1U << rTop18)));
		}
		assert(!(((rTop18 == NoReg)
 || (rNext14 == NoReg))));
		rResult12 = allocateFloatRegNotConflictingWith((1U << rTop18) | (1U << rNext14));
		assert(!((rResult12 == NoReg)));
		second5 = rTop18;
		first5 = rNext14;
		result8 = rResult12;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		abort();
		return 0;

	case 22:
		/* begin genLowcodeDuplicateFloat32 */
		frTop = NoReg;
		/* Float argument */
		frResult = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(((frTop < 0) ? (((usqInt)(1)) >> (-frTop)) : (1U << frTop)));
		assert(!(((frTop == NoReg)
 || (frResult == NoReg))));
		value1 = frTop;
		dup2 = frResult;
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		/* begin MoveRs:Rs: */
		genoperandoperand(MoveRsRs, value1, dup2);
		ssPushNativeRegisterSingleFloat(value1);
		ssPushNativeRegisterSingleFloat(dup2);
		return 0;

	case 23:
		/* begin genLowcodeDuplicateFloat64 */
		frTop1 = NoReg;
		/* Float argument */
		frResult1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(((frTop1 < 0) ? (((usqInt)(1)) >> (-frTop1)) : (1U << frTop1)));
		assert(!(((frTop1 == NoReg)
 || (frResult1 == NoReg))));
		value2 = frTop1;
		dup21 = frResult1;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value2, dup21);
		ssPushNativeRegisterDoubleFloat(value2);
		ssPushNativeRegisterDoubleFloat(dup21);
		return 0;

	case 24:
		/* begin genLowcodeDuplicateInt32 */
		rTop5 = NoReg;
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(((rTop5 < 0) ? (((usqInt)(1)) >> (-rTop5)) : (1U << rTop5)));
		assert(!(((rTop5 == NoReg)
 || (rResult1 == NoReg))));
		value3 = rTop5;
		dup22 = rResult1;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value3, dup22);
		ssPushNativeRegister(value3);
		ssPushNativeRegister(dup22);
		return 0;

	case 25:
		/* begin genLowcodeDuplicateInt64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask3 = 0;
		rTop13 = (rNext5 = NoReg);
		rResult11 = (rResult2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				reg3 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask3 = ((reg3 < 0) ? (((usqInt)(1)) >> (-reg3)) : (1U << reg3));
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(((rTop13 < 0) ? (((usqInt)(1)) >> (-rTop13)) : (1U << rTop13)));
		}
		assert(!(((rTop13 == NoReg)
 || (rNext5 == NoReg))));
		rResult11 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext5));
		rResult2 = allocateFloatRegNotConflictingWith(((1U << rTop13) | (1U << rNext5)) | (1U << rResult11));
		assert(!(((rResult11 == NoReg)
 || (rResult2 == NoReg))));
		valueLow = rTop13;
		valueHigh = rNext5;
		dup2Low = rResult11;
		dup2High = rResult2;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow, dup2Low);
		genoperandoperand(MoveRR, valueHigh, dup2High);
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		ssPushNativeRegistersecondRegister(dup2Low, dup2High);
		return 0;

	case 26:
		/* begin genLowcodeDuplicatePointer */
		rTop7 = NoReg;
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(((rTop7 < 0) ? (((usqInt)(1)) >> (-rTop7)) : (1U << rTop7)));
		assert(!(((rTop7 == NoReg)
 || (rResult4 == NoReg))));
		pointerValue = rTop7;
		dup24 = rResult4;
		nativePopToReg(ssNativeTop(), pointerValue);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointerValue, dup24);
		ssPushNativeRegister(pointerValue);
		ssPushNativeRegister(dup24);
		return 0;

	case 27:
		/* begin genLowcodeEffectiveAddress32 */
		rTop8 = (rNext6 = (rNextNext3 = (rNextNextNext2 = NoReg)));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext6 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				nativeValueIndex3 += 1;
			}
		}
		if (rTop8 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext6 != NoReg) {
				nextRegisterMask3 = ((rNext6 < 0) ? (((usqInt)(1)) >> (-rNext6)) : (1U << rNext6));
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rTop8 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext6 == NoReg) {
			nextRegisterMask3 = ((rTop8 < 0) ? (((usqInt)(1)) >> (-rTop8)) : (1U << rTop8));
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNext3)) : (1U << rNextNext3)));
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rNext6 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			nextRegisterMask3 = (1U << rTop8) | (1U << rNext6);
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (((rNextNextNext2 < 0) ? (((usqInt)(1)) >> (-rNextNextNext2)) : (1U << rNextNextNext2)));
			}
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNextNext2 == NoReg) {
			nextRegisterMask3 = ((1U << rTop8) | (1U << rNext6)) | (1U << rNextNext3);
			rNextNextNext2 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop8 == NoReg)
 || ((rNext6 == NoReg)
 || ((rNextNext3 == NoReg)
 || (rNextNextNext2 == NoReg))))));
		offset = rTop8;
		scale = rNext6;
		index = rNextNext3;
		base = rNextNextNext2;
		nativePopToReg(ssNativeTop(), offset);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, scale, index);
		genoperandoperand(AddRR, index, base);
		genoperandoperand(AddRR, offset, base);
		ssPushNativeRegister(base);
		return 0;

	case 28:
		/* begin genLowcodeEffectiveAddress64 */
		rTop9 = (rNext7 = (rNextNext4 = (rNextNextNext3 = NoReg)));
		rResult5 = NoReg;
		nativeValueIndex4 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNext7 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				nativeValueIndex4 += 1;
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask4 = 0;
			if (rNext7 != NoReg) {
				nextRegisterMask4 = ((rNext7 < 0) ? (((usqInt)(1)) >> (-rNext7)) : (1U << rNext7));
			}
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNext4 < 0) ? (((usqInt)(1)) >> (-rNextNext4)) : (1U << rNextNext4)));
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNext7 == NoReg) {
			nextRegisterMask4 = ((rTop9 < 0) ? (((usqInt)(1)) >> (-rTop9)) : (1U << rTop9));
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNext4 < 0) ? (((usqInt)(1)) >> (-rNextNext4)) : (1U << rNextNext4)));
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rNext7 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNext4 == NoReg) {
			nextRegisterMask4 = (1U << rTop9) | (1U << rNext7);
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (((rNextNextNext3 < 0) ? (((usqInt)(1)) >> (-rNextNextNext3)) : (1U << rNextNextNext3)));
			}
			rNextNext4 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNextNext3 == NoReg) {
			nextRegisterMask4 = ((1U << rTop9) | (1U << rNext7)) | (1U << rNextNext4);
			rNextNextNext3 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext7 == NoReg)
 || ((rNextNext4 == NoReg)
 || (rNextNextNext3 == NoReg))))));
		rResult5 = allocateRegNotConflictingWith((((1U << rTop9) | (1U << rNext7)) | (1U << rNextNext4)) | (1U << rNextNextNext3));
		offset1 = rTop9;
		scale1 = rNext7;
		index1 = rNextNext4;
		base1 = rNextNextNext3;
		result = rResult5;
		nativePopToReg(ssNativeTop(), offset1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		abort();
		return 0;

	case 29:
		/* begin genLowcodeEndCall */
		endHighLevelCallWithCleanup();
		return 0;

	case 30:
		/* begin genLowcodeEndCallNoCleanup */
		endHighLevelCallWithoutCleanup();
		return 0;

	case 0x1F:
		/* begin genLowcodeFloat32Add */
		topRegistersMask13 = 0;
		rTop19 = (rNext15 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg10 = (rNext15 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask13 = ((reg10 < 0) ? (((usqInt)(1)) >> (-reg10)) : (1U << reg10));
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateFloatRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateFloatRegNotConflictingWith(((rTop19 < 0) ? (((usqInt)(1)) >> (-rTop19)) : (1U << rTop19)));
		}
		assert(!(((rTop19 == NoReg)
 || (rNext15 == NoReg))));
		second6 = rTop19;
		first6 = rNext15;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin AddRs:Rs: */
		genoperandoperand(AddRsRs, second6, first6);
		ssPushNativeRegisterSingleFloat(first6);
		return 0;

	case 32:
		/* begin genLowcodeFloat32Div */
		topRegistersMask14 = 0;
		rTop20 = (rNext16 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg11 = (rNext16 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask14 = ((reg11 < 0) ? (((usqInt)(1)) >> (-reg11)) : (1U << reg11));
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateFloatRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateFloatRegNotConflictingWith(((rTop20 < 0) ? (((usqInt)(1)) >> (-rTop20)) : (1U << rTop20)));
		}
		assert(!(((rTop20 == NoReg)
 || (rNext16 == NoReg))));
		second7 = rTop20;
		first7 = rNext16;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin DivRs:Rs: */
		genoperandoperand(DivRsRs, second7, first7);
		ssPushNativeRegisterSingleFloat(first7);
		return 0;

	case 33:
		/* begin genLowcodeFloat32Equal */
		topRegistersMask21 = 0;
		frTop11 = (frNext = NoReg);
		rResult13 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop11 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg18 = (frNext = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask21 = ((reg18 < 0) ? (((usqInt)(1)) >> (-reg18)) : (1U << reg18));
		}
		if (frTop11 == NoReg) {
			frTop11 = allocateFloatRegNotConflictingWith(topRegistersMask21);
		}
		if (frNext == NoReg) {
			frNext = allocateFloatRegNotConflictingWith(((frTop11 < 0) ? (((usqInt)(1)) >> (-frTop11)) : (1U << frTop11)));
		}
		rResult13 = allocateRegNotConflictingWith(0);
		assert(!(((frTop11 == NoReg)
 || ((frNext == NoReg)
 || (rResult13 == NoReg)))));
		second14 = frTop11;
		first14 = frNext;
		value15 = rResult13;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second14, first14);
		/* True result */
		falseJump = gJumpFPNotEqual(0);
		anInstruction2 = genoperandoperand(MoveCqR, 1, value15);
		if (usesOutOfLineLiteral(anInstruction2)) {
			(anInstruction2->dependent = locateLiteral(1));
		}
		/* False result */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, value15);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(0));
		}
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value15);
		return 0;

	case 34:
		/* begin genLowcodeFloat32Great */
		topRegistersMask22 = 0;
		frTop12 = (frNext1 = NoReg);
		rResult14 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop12 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg19 = (frNext1 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask22 = ((reg19 < 0) ? (((usqInt)(1)) >> (-reg19)) : (1U << reg19));
		}
		if (frTop12 == NoReg) {
			frTop12 = allocateFloatRegNotConflictingWith(topRegistersMask22);
		}
		if (frNext1 == NoReg) {
			frNext1 = allocateFloatRegNotConflictingWith(((frTop12 < 0) ? (((usqInt)(1)) >> (-frTop12)) : (1U << frTop12)));
		}
		rResult14 = allocateRegNotConflictingWith(0);
		assert(!(((frTop12 == NoReg)
 || ((frNext1 == NoReg)
 || (rResult14 == NoReg)))));
		second15 = frTop12;
		first15 = frNext1;
		value16 = rResult14;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second15, first15);
		/* True result */
		falseJump1 = gJumpFPLessOrEqual(0);
		anInstruction3 = genoperandoperand(MoveCqR, 1, value16);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(1));
		}
		/* False result */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, value16);
		if (usesOutOfLineLiteral(anInstruction11)) {
			(anInstruction11->dependent = locateLiteral(0));
		}
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value16);
		return 0;

	case 35:
		/* begin genLowcodeFloat32GreatEqual */
		topRegistersMask23 = 0;
		frTop13 = (frNext2 = NoReg);
		rResult15 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop13 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg20 = (frNext2 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask23 = ((reg20 < 0) ? (((usqInt)(1)) >> (-reg20)) : (1U << reg20));
		}
		if (frTop13 == NoReg) {
			frTop13 = allocateFloatRegNotConflictingWith(topRegistersMask23);
		}
		if (frNext2 == NoReg) {
			frNext2 = allocateFloatRegNotConflictingWith(((frTop13 < 0) ? (((usqInt)(1)) >> (-frTop13)) : (1U << frTop13)));
		}
		rResult15 = allocateRegNotConflictingWith(0);
		assert(!(((frTop13 == NoReg)
 || ((frNext2 == NoReg)
 || (rResult15 == NoReg)))));
		second16 = frTop13;
		first16 = frNext2;
		value17 = rResult15;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second16, first16);
		/* True result */
		falseJump2 = gJumpFPLess(0);
		anInstruction4 = genoperandoperand(MoveCqR, 1, value17);
		if (usesOutOfLineLiteral(anInstruction4)) {
			(anInstruction4->dependent = locateLiteral(1));
		}
		/* False result */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, value17);
		if (usesOutOfLineLiteral(anInstruction12)) {
			(anInstruction12->dependent = locateLiteral(0));
		}
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value17);
		return 0;

	case 36:
		/* begin genLowcodeFloat32Less */
		topRegistersMask24 = 0;
		frTop14 = (frNext3 = NoReg);
		rResult16 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop14 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg21 = (frNext3 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask24 = ((reg21 < 0) ? (((usqInt)(1)) >> (-reg21)) : (1U << reg21));
		}
		if (frTop14 == NoReg) {
			frTop14 = allocateFloatRegNotConflictingWith(topRegistersMask24);
		}
		if (frNext3 == NoReg) {
			frNext3 = allocateFloatRegNotConflictingWith(((frTop14 < 0) ? (((usqInt)(1)) >> (-frTop14)) : (1U << frTop14)));
		}
		rResult16 = allocateRegNotConflictingWith(0);
		assert(!(((frTop14 == NoReg)
 || ((frNext3 == NoReg)
 || (rResult16 == NoReg)))));
		second17 = frTop14;
		first17 = frNext3;
		value18 = rResult16;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second17, first17);
		/* True result */
		falseJump3 = gJumpFPGreaterOrEqual(0);
		anInstruction5 = genoperandoperand(MoveCqR, 1, value18);
		if (usesOutOfLineLiteral(anInstruction5)) {
			(anInstruction5->dependent = locateLiteral(1));
		}
		/* False result */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, value18);
		if (usesOutOfLineLiteral(anInstruction13)) {
			(anInstruction13->dependent = locateLiteral(0));
		}
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value18);
		return 0;

	case 37:
		/* begin genLowcodeFloat32LessEqual */
		topRegistersMask25 = 0;
		frTop15 = (frNext4 = NoReg);
		rResult17 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop15 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg22 = (frNext4 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask25 = ((reg22 < 0) ? (((usqInt)(1)) >> (-reg22)) : (1U << reg22));
		}
		if (frTop15 == NoReg) {
			frTop15 = allocateFloatRegNotConflictingWith(topRegistersMask25);
		}
		if (frNext4 == NoReg) {
			frNext4 = allocateFloatRegNotConflictingWith(((frTop15 < 0) ? (((usqInt)(1)) >> (-frTop15)) : (1U << frTop15)));
		}
		rResult17 = allocateRegNotConflictingWith(0);
		assert(!(((frTop15 == NoReg)
 || ((frNext4 == NoReg)
 || (rResult17 == NoReg)))));
		second18 = frTop15;
		first18 = frNext4;
		value19 = rResult17;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second18, first18);
		/* True result */
		falseJump4 = gJumpFPGreater(0);
		anInstruction6 = genoperandoperand(MoveCqR, 1, value19);
		if (usesOutOfLineLiteral(anInstruction6)) {
			(anInstruction6->dependent = locateLiteral(1));
		}
		/* False result */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, value19);
		if (usesOutOfLineLiteral(anInstruction14)) {
			(anInstruction14->dependent = locateLiteral(0));
		}
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value19);
		return 0;

	case 38:
		/* begin genLowcodeFloat32Mul */
		topRegistersMask15 = 0;
		rTop21 = (rNext17 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg12 = (rNext17 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask15 = ((reg12 < 0) ? (((usqInt)(1)) >> (-reg12)) : (1U << reg12));
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateFloatRegNotConflictingWith(topRegistersMask15);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateFloatRegNotConflictingWith(((rTop21 < 0) ? (((usqInt)(1)) >> (-rTop21)) : (1U << rTop21)));
		}
		assert(!(((rTop21 == NoReg)
 || (rNext17 == NoReg))));
		second8 = rTop21;
		first8 = rNext17;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin MulRs:Rs: */
		genoperandoperand(MulRsRs, second8, first8);
		ssPushNativeRegisterSingleFloat(first8);
		return 0;

	case 39:
		/* begin genLowcodeFloat32Neg */
		frTop2 = NoReg;
		/* Float argument */
		frResult2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(((frTop2 < 0) ? (((usqInt)(1)) >> (-frTop2)) : (1U << frTop2)));
		assert(!(((frTop2 == NoReg)
 || (frResult2 == NoReg))));
		value5 = frTop2;
		result1 = frResult2;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin XorRs:Rs: */
		genoperandoperand(XorRsRs, result1, result1);
		genoperandoperand(SubRsRs, value5, result1);
		ssPushNativeRegisterSingleFloat(result1);
		return 0;

	case 40:
		/* begin genLowcodeFloat32NotEqual */
		topRegistersMask26 = 0;
		frTop16 = (frNext5 = NoReg);
		rResult18 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop16 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg23 = (frNext5 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask26 = ((reg23 < 0) ? (((usqInt)(1)) >> (-reg23)) : (1U << reg23));
		}
		if (frTop16 == NoReg) {
			frTop16 = allocateFloatRegNotConflictingWith(topRegistersMask26);
		}
		if (frNext5 == NoReg) {
			frNext5 = allocateFloatRegNotConflictingWith(((frTop16 < 0) ? (((usqInt)(1)) >> (-frTop16)) : (1U << frTop16)));
		}
		rResult18 = allocateRegNotConflictingWith(0);
		assert(!(((frTop16 == NoReg)
 || ((frNext5 == NoReg)
 || (rResult18 == NoReg)))));
		second19 = frTop16;
		first19 = frNext5;
		value20 = rResult18;
		nativePopToReg(ssNativeTop(), second19);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first19);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second19, first19);
		/* True result */
		falseJump5 = gJumpFPEqual(0);
		anInstruction7 = genoperandoperand(MoveCqR, 1, value20);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(1));
		}
		/* False result */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, value20);
		if (usesOutOfLineLiteral(anInstruction15)) {
			(anInstruction15->dependent = locateLiteral(0));
		}
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value20);
		return 0;

	case 41:
		/* begin genLowcodeFloat32Sqrt */
		topRegistersMask4 = 0;
		frTop3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask4);
		}
		assert(!((frTop3 == NoReg)));
		value6 = frTop3;
		nativePopToReg(ssNativeTop(), value6);
		ssNativePop(1);
		/* begin SqrtRs: */
		genoperand(SqrtRs, value6);
		ssPushNativeRegisterSingleFloat(value6);
		return 0;

	case 42:
		/* begin genLowcodeFloat32Sub */
		topRegistersMask16 = 0;
		rTop22 = (rNext18 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg13 = (rNext18 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask16 = ((reg13 < 0) ? (((usqInt)(1)) >> (-reg13)) : (1U << reg13));
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateFloatRegNotConflictingWith(topRegistersMask16);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateFloatRegNotConflictingWith(((rTop22 < 0) ? (((usqInt)(1)) >> (-rTop22)) : (1U << rTop22)));
		}
		assert(!(((rTop22 == NoReg)
 || (rNext18 == NoReg))));
		second9 = rTop22;
		first9 = rNext18;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin SubRs:Rs: */
		genoperandoperand(SubRsRs, second9, first9);
		ssPushNativeRegisterSingleFloat(first9);
		return 0;

	case 43:
		/* begin genLowcodeFloat32ToFloat64 */
		topRegistersMask5 = 0;
		frTop4 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(topRegistersMask5);
		}
		assert(!((frTop4 == NoReg)));
		singleFloatValue = frTop4;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ConvertRs:Rd: */
		genoperandoperand(ConvertRsRd, singleFloatValue, singleFloatValue);
		ssPushNativeRegisterDoubleFloat(singleFloatValue);
		return 0;

	case 44:
		/* begin genLowcodeFloat32ToInt32 */
		frTop5 = NoReg;
		/* Float argument */
		rResult6 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop5 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop5 == NoReg) {
			frTop5 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult6 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop5 == NoReg)
 || (rResult6 == NoReg))));
		value7 = frTop5;
		result2 = rResult6;
		nativePopToReg(ssNativeTop(), value7);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value7, result2);
		ssPushNativeRegister(result2);
		return 0;

	case 45:
		/* begin genLowcodeFloat32ToInt64 */
		frTop6 = NoReg;
		/* Float argument */
		rResult7 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop6 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop6 == NoReg) {
			frTop6 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop6 == NoReg)
 || (rResult7 == NoReg))));
		value8 = frTop6;
		result3 = rResult7;
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		abort();
		return 0;

	case 46:
		/* begin genLowcodeFloat32ToUInt32 */
		frTop7 = NoReg;
		/* Float argument */
		rResult8 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop7 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop7 == NoReg) {
			frTop7 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop7 == NoReg)
 || (rResult8 == NoReg))));
		value9 = frTop7;
		result4 = rResult8;
		nativePopToReg(ssNativeTop(), value9);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value9, result4);
		ssPushNativeRegister(result4);
		return 0;

	case 47:
		/* begin genLowcodeFloat32ToUInt64 */
		frTop8 = NoReg;
		/* Float argument */
		rResult9 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop8 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop8 == NoReg) {
			frTop8 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		assert(!(((frTop8 == NoReg)
 || (rResult9 == NoReg))));
		value10 = frTop8;
		result5 = rResult9;
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		abort();
		return 0;

	case 48:
		/* begin genLowcodeFloat64Add */
		topRegistersMask17 = 0;
		rTop23 = (rNext19 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg14 = (rNext19 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask17 = ((reg14 < 0) ? (((usqInt)(1)) >> (-reg14)) : (1U << reg14));
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateFloatRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateFloatRegNotConflictingWith(((rTop23 < 0) ? (((usqInt)(1)) >> (-rTop23)) : (1U << rTop23)));
		}
		assert(!(((rTop23 == NoReg)
 || (rNext19 == NoReg))));
		second10 = rTop23;
		first10 = rNext19;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		/* begin AddRd:Rd: */
		genoperandoperand(AddRdRd, second10, first10);
		ssPushNativeRegisterDoubleFloat(first10);
		return 0;

	case 49:
		/* begin genLowcodeFloat64Div */
		topRegistersMask18 = 0;
		rTop24 = (rNext20 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg15 = (rNext20 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask18 = ((reg15 < 0) ? (((usqInt)(1)) >> (-reg15)) : (1U << reg15));
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateFloatRegNotConflictingWith(topRegistersMask18);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateFloatRegNotConflictingWith(((rTop24 < 0) ? (((usqInt)(1)) >> (-rTop24)) : (1U << rTop24)));
		}
		assert(!(((rTop24 == NoReg)
 || (rNext20 == NoReg))));
		second11 = rTop24;
		first11 = rNext20;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		/* begin DivRd:Rd: */
		genoperandoperand(DivRdRd, second11, first11);
		ssPushNativeRegisterDoubleFloat(first11);
		return 0;

	case 50:
		/* begin genLowcodeFloat64Equal */
		topRegistersMask27 = 0;
		frTop17 = (frNext6 = NoReg);
		rResult19 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop17 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg24 = (frNext6 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask27 = ((reg24 < 0) ? (((usqInt)(1)) >> (-reg24)) : (1U << reg24));
		}
		if (frTop17 == NoReg) {
			frTop17 = allocateFloatRegNotConflictingWith(topRegistersMask27);
		}
		if (frNext6 == NoReg) {
			frNext6 = allocateFloatRegNotConflictingWith(((frTop17 < 0) ? (((usqInt)(1)) >> (-frTop17)) : (1U << frTop17)));
		}
		rResult19 = allocateRegNotConflictingWith(0);
		assert(!(((frTop17 == NoReg)
 || ((frNext6 == NoReg)
 || (rResult19 == NoReg)))));
		second20 = frTop17;
		first20 = frNext6;
		value21 = rResult19;
		nativePopToReg(ssNativeTop(), second20);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first20);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second20, first20);
		/* True result */
		falseJump6 = gJumpFPNotEqual(0);
		anInstruction8 = genoperandoperand(MoveCqR, 1, value21);
		if (usesOutOfLineLiteral(anInstruction8)) {
			(anInstruction8->dependent = locateLiteral(1));
		}
		/* False result */
		contJump6 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, value21);
		if (usesOutOfLineLiteral(anInstruction16)) {
			(anInstruction16->dependent = locateLiteral(0));
		}
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value21);
		return 0;

	case 51:
		/* begin genLowcodeFloat64Great */
		topRegistersMask28 = 0;
		frTop18 = (frNext7 = NoReg);
		rResult20 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop18 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg25 = (frNext7 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask28 = ((reg25 < 0) ? (((usqInt)(1)) >> (-reg25)) : (1U << reg25));
		}
		if (frTop18 == NoReg) {
			frTop18 = allocateFloatRegNotConflictingWith(topRegistersMask28);
		}
		if (frNext7 == NoReg) {
			frNext7 = allocateFloatRegNotConflictingWith(((frTop18 < 0) ? (((usqInt)(1)) >> (-frTop18)) : (1U << frTop18)));
		}
		rResult20 = allocateRegNotConflictingWith(0);
		assert(!(((frTop18 == NoReg)
 || ((frNext7 == NoReg)
 || (rResult20 == NoReg)))));
		second21 = frTop18;
		first21 = frNext7;
		value22 = rResult20;
		nativePopToReg(ssNativeTop(), second21);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first21);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second21, first21);
		/* True result */
		falseJump7 = gJumpFPLessOrEqual(0);
		anInstruction9 = genoperandoperand(MoveCqR, 1, value22);
		if (usesOutOfLineLiteral(anInstruction9)) {
			(anInstruction9->dependent = locateLiteral(1));
		}
		/* False result */
		contJump7 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction17 = genoperandoperand(MoveCqR, 0, value22);
		if (usesOutOfLineLiteral(anInstruction17)) {
			(anInstruction17->dependent = locateLiteral(0));
		}
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value22);
		return 0;

	case 52:
		/* begin genLowcodeFloat64GreatEqual */
		topRegistersMask29 = 0;
		frTop19 = (frNext8 = NoReg);
		rResult21 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop19 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg26 = (frNext8 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask29 = ((reg26 < 0) ? (((usqInt)(1)) >> (-reg26)) : (1U << reg26));
		}
		if (frTop19 == NoReg) {
			frTop19 = allocateFloatRegNotConflictingWith(topRegistersMask29);
		}
		if (frNext8 == NoReg) {
			frNext8 = allocateFloatRegNotConflictingWith(((frTop19 < 0) ? (((usqInt)(1)) >> (-frTop19)) : (1U << frTop19)));
		}
		rResult21 = allocateRegNotConflictingWith(0);
		assert(!(((frTop19 == NoReg)
 || ((frNext8 == NoReg)
 || (rResult21 == NoReg)))));
		second22 = frTop19;
		first22 = frNext8;
		value23 = rResult21;
		nativePopToReg(ssNativeTop(), second22);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first22);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second22, first22);
		/* True result */
		falseJump8 = gJumpFPLess(0);
		anInstruction10 = genoperandoperand(MoveCqR, 1, value23);
		if (usesOutOfLineLiteral(anInstruction10)) {
			(anInstruction10->dependent = locateLiteral(1));
		}
		/* False result */
		contJump8 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction18 = genoperandoperand(MoveCqR, 0, value23);
		if (usesOutOfLineLiteral(anInstruction18)) {
			(anInstruction18->dependent = locateLiteral(0));
		}
		jmpTarget(contJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value23);
		return 0;

	case 53:
		/* begin genLowcodeFloat64Less */
		topRegistersMask30 = 0;
		frTop20 = (frNext9 = NoReg);
		rResult22 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg27 = (frNext9 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask30 = ((reg27 < 0) ? (((usqInt)(1)) >> (-reg27)) : (1U << reg27));
		}
		if (frTop20 == NoReg) {
			frTop20 = allocateFloatRegNotConflictingWith(topRegistersMask30);
		}
		if (frNext9 == NoReg) {
			frNext9 = allocateFloatRegNotConflictingWith(((frTop20 < 0) ? (((usqInt)(1)) >> (-frTop20)) : (1U << frTop20)));
		}
		rResult22 = allocateRegNotConflictingWith(0);
		assert(!(((frTop20 == NoReg)
 || ((frNext9 == NoReg)
 || (rResult22 == NoReg)))));
		second23 = frTop20;
		first23 = frNext9;
		value24 = rResult22;
		nativePopToReg(ssNativeTop(), second23);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first23);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second23, first23);
		/* True result */
		falseJump9 = gJumpFPGreaterOrEqual(0);
		anInstruction19 = genoperandoperand(MoveCqR, 1, value24);
		if (usesOutOfLineLiteral(anInstruction19)) {
			(anInstruction19->dependent = locateLiteral(1));
		}
		/* False result */
		contJump9 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction110 = genoperandoperand(MoveCqR, 0, value24);
		if (usesOutOfLineLiteral(anInstruction110)) {
			(anInstruction110->dependent = locateLiteral(0));
		}
		jmpTarget(contJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value24);
		return 0;

	case 54:
		/* begin genLowcodeFloat64LessEqual */
		topRegistersMask31 = 0;
		frTop21 = (frNext10 = NoReg);
		rResult23 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg28 = (frNext10 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask31 = ((reg28 < 0) ? (((usqInt)(1)) >> (-reg28)) : (1U << reg28));
		}
		if (frTop21 == NoReg) {
			frTop21 = allocateFloatRegNotConflictingWith(topRegistersMask31);
		}
		if (frNext10 == NoReg) {
			frNext10 = allocateFloatRegNotConflictingWith(((frTop21 < 0) ? (((usqInt)(1)) >> (-frTop21)) : (1U << frTop21)));
		}
		rResult23 = allocateRegNotConflictingWith(0);
		assert(!(((frTop21 == NoReg)
 || ((frNext10 == NoReg)
 || (rResult23 == NoReg)))));
		second24 = frTop21;
		first24 = frNext10;
		value25 = rResult23;
		nativePopToReg(ssNativeTop(), second24);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first24);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second24, first24);
		/* True result */
		falseJump10 = gJumpFPGreater(0);
		anInstruction20 = genoperandoperand(MoveCqR, 1, value25);
		if (usesOutOfLineLiteral(anInstruction20)) {
			(anInstruction20->dependent = locateLiteral(1));
		}
		/* False result */
		contJump10 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction111 = genoperandoperand(MoveCqR, 0, value25);
		if (usesOutOfLineLiteral(anInstruction111)) {
			(anInstruction111->dependent = locateLiteral(0));
		}
		jmpTarget(contJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value25);
		return 0;

	case 55:
		/* begin genLowcodeFloat64Mul */
		topRegistersMask19 = 0;
		rTop25 = (rNext21 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg16 = (rNext21 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask19 = ((reg16 < 0) ? (((usqInt)(1)) >> (-reg16)) : (1U << reg16));
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateFloatRegNotConflictingWith(topRegistersMask19);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateFloatRegNotConflictingWith(((rTop25 < 0) ? (((usqInt)(1)) >> (-rTop25)) : (1U << rTop25)));
		}
		assert(!(((rTop25 == NoReg)
 || (rNext21 == NoReg))));
		second12 = rTop25;
		first12 = rNext21;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		/* begin MulRd:Rd: */
		genoperandoperand(MulRdRd, second12, first12);
		ssPushNativeRegisterDoubleFloat(first12);
		return 0;

	case 56:
		/* begin genLowcodeFloat64Neg */
		frTop9 = NoReg;
		/* Float argument */
		frResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop9 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop9 == NoReg) {
			frTop9 = allocateFloatRegNotConflictingWith(0 /* begin emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(((frTop9 < 0) ? (((usqInt)(1)) >> (-frTop9)) : (1U << frTop9)));
		assert(!(((frTop9 == NoReg)
 || (frResult3 == NoReg))));
		value11 = frTop9;
		result6 = frResult3;
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		/* begin XorRd:Rd: */
		genoperandoperand(XorRdRd, result6, result6);
		genoperandoperand(SubRdRd, value11, result6);
		ssPushNativeRegisterDoubleFloat(result6);
		return 0;

	case 57:
		/* begin genLowcodeFloat64NotEqual */
		topRegistersMask32 = 0;
		frTop22 = (frNext11 = NoReg);
		rResult24 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg29 = (frNext11 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask32 = ((reg29 < 0) ? (((usqInt)(1)) >> (-reg29)) : (1U << reg29));
		}
		if (frTop22 == NoReg) {
			frTop22 = allocateFloatRegNotConflictingWith(topRegistersMask32);
		}
		if (frNext11 == NoReg) {
			frNext11 = allocateFloatRegNotConflictingWith(((frTop22 < 0) ? (((usqInt)(1)) >> (-frTop22)) : (1U << frTop22)));
		}
		rResult24 = allocateRegNotConflictingWith(0);
		assert(!(((frTop22 == NoReg)
 || ((frNext11 == NoReg)
 || (rResult24 == NoReg)))));
		second25 = frTop22;
		first25 = frNext11;
		value26 = rResult24;
		nativePopToReg(ssNativeTop(), second25);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first25);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second25, first25);
		/* True result */
		falseJump11 = gJumpFPEqual(0);
		anInstruction21 = genoperandoperand(MoveCqR, 1, value26);
		if (usesOutOfLineLiteral(anInstruction21)) {
			(anInstruction21->dependent = locateLiteral(1));
		}
		/* False result */
		contJump11 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveCq:R: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, value26);
		if (usesOutOfLineLiteral(anInstruction112)) {
			(anInstruction112->dependent = locateLiteral(0));
		}
		jmpTarget(contJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value26);
		return 0;

	case 58:
		/* begin genLowcodeFloat64Sqrt */
		topRegistersMask6 = 0;
		frTop10 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop10 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop10 == NoReg) {
			frTop10 = allocateFloatRegNotConflictingWith(topRegistersMask6);
		}
		assert(!((frTop10 == NoReg)));
		value12 = frTop10;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		/* begin SqrtRd: */
		genoperand(SqrtRd, value12);
		ssPushNativeRegisterDoubleFloat(value12);
		return 0;

	case 59:
		/* begin genLowcodeFloat64Sub */
		topRegistersMask20 = 0;
		rTop26 = (rNext22 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			reg17 = (rNext22 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			/* begin registerMaskFor: */
			topRegistersMask20 = ((reg17 < 0) ? (((usqInt)(1)) >> (-reg17)) : (1U << reg17));
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateFloatRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateFloatRegNotConflictingWith(((rTop26 < 0) ? (((usqInt)(1)) >> (-rTop26)) : (1U << rTop26)));
		}
		assert(!(((rTop26 == NoReg)
 || (rNext22 == NoReg))));
		second13 = rTop26;
		first13 = rNext22;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		/* begin SubRd:Rd: */
		genoperandoperand(SubRdRd, second13, first13);
		ssPushNativeRegisterDoubleFloat(first13);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive2(prim);
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#genMarshalledSend:numArgs:sendTable: */
static NoDbgRegParms sqInt
genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt annotation;
    AbstractInstruction *instruction;

	assert(needsFrame);
	/* begin annotationForSendTable: */
	if (sendTable == ordinarySendTrampolines) {
		annotation = IsSendCall;
		goto l1;
	}
		if (sendTable == directedSuperSendTrampolines) {
		annotation = IsDirectedSuperSend;
		goto l1;
	}
	if (sendTable == directedSuperBindingSendTrampolines) {
		annotation = IsDirectedSuperBindingSend;
		goto l1;
	}
	assert(sendTable == superSendTrampolines);
	annotation = IsSuperSend;
	l1:	/* end annotationForSendTable: */;
	if (	/* begin annotationIsForUncheckedEntryPoint: */
		(annotation == IsSuperSend)
	 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend)))) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg: */
		instruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(ReceiverResultReg, TempReg, instruction, 0);
	}
	if (numArgs >= (NumSendTrampolines - 1)) {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(numArgs));
		}
	}
	if (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(tempOop)) {
			annotateobjRef(checkLiteralforInstruction(tempOop, genoperandoperand(MoveCwR, tempOop, TempReg)), tempOop);
		}
		else {
			/* begin MoveCq:R: */
			anInstruction1 = genoperandoperand(MoveCqR, tempOop, TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(tempOop));
			}
		}
	}
	genLoadInlineCacheWithSelector(selectorIndex);
	((genoperand(Call, sendTable[((numArgs < (NumSendTrampolines - 1)) ? numArgs : (NumSendTrampolines - 1))]))->annotation = annotation);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	return ssPushRegister(ReceiverResultReg);
}


/*	Generate the abort for a method. This abort performs either a call of
	ceSICMiss: to handle a single-in-line cache miss or a call of
	ceStackOverflow: to handle a
	stack overflow. It distinguishes the two by testing ResultReceiverReg. If
	the register is zero then this is a stack-overflow because a) the receiver
	has already
	been pushed and so can be set to zero before calling the abort, and b) the
	receiver must always contain an object (and hence be non-zero) on SIC
	miss.  */

	/* StackToRegisterMappingCogit>>#genMethodAbortTrampolineFor: */
static NoDbgRegParms usqInt
genMethodAbortTrampolineFor(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpSICMiss;

	zeroOpcodeIndex();
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(0));
	}
	/* The abort sequence has pushed the LinkReg a second time - because a stack
	   overflow can only happen after building a frame, which pushes LinkReg anyway, and
	   we still need to push LinkReg in case we get to this routine from a sendMissAbort.
	   (On ARM there is a simpler way; use two separate abort calls since all instructions are 32-bits
	   but on x86 the zero receiver reg, call methodAbort sequence is smaller; we may fix this one day).
	   Overwrite that duplicate with the right one - the return address for the call to the abort trampoline.
	   The only reason it matters is an assert in ceStackOverflow: uses it */
	jumpSICMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:Mw:r: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, LinkReg, 0, SPReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(0));
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceStackOverflow, 1, SendNumArgsReg, null, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpSICMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSICMiss, trampolineNamenumRegArgs("ceMethodAbort", numArgs), 1, ReceiverResultReg, null, null, null, 0 /* begin emptyRegisterMask */, 0, NoReg, 1);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged
	target or a call of ceMNUFromPICMNUMethod:receiver: to handle an
	MNU dispatch in a closed PIC. It distinguishes the two by testing
	ClassReg. If the register is zero then this is an MNU. */

	/* StackToRegisterMappingCogit>>#genPICAbortTrampolineFor: */
static NoDbgRegParms usqInt
genPICAbortTrampolineFor(sqInt numArgs)
{
	zeroOpcodeIndex();
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genInnerPICAbortTrampoline(trampolineNamenumRegArgs("cePICAbort", numArgs));
}

	/* StackToRegisterMappingCogit>>#genPICMissTrampolineFor: */
static NoDbgRegParms usqInt
genPICMissTrampolineFor(sqInt numArgs)
{
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCPICMissreceiver, trampolineNamenumRegArgs("cePICMiss", numArgs), 2, ClassReg, ReceiverResultReg, null, null, 0 /* begin emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genPopStackBytecode */
static sqInt
genPopStackBytecode(void)
{
    AbstractInstruction *anInstruction;

	if (((ssTop())->spilled)) {
		/* begin AddCq:R: */
		anInstruction = genoperandoperand(AddCqR, BytesPerWord, SPReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(BytesPerWord));
		}
	}
	ssPop(1);
	return 0;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive.
	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveClosureValue */
static sqInt
genPrimitiveClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail1;
    AbstractInstruction *jumpFail2;
    AbstractInstruction *jumpFail3;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailNArgs;
    sqInt offset;
    void (*primitiveRoutine)(void);
    sqInt quickConstant;
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)methodOrBlockNumArgs << 1) | 1)));
	}
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ClassReg);
	jumpFail1 = genJumpImmediate(ClassReg);
	genGetCompactClassIndexNonImmOfinto(ClassReg, TempReg);
	genCmpClassMethodContextCompactIndexR(TempReg);
	/* We defer unforwarding the receiver to the prologue; scanning blocks
	   for inst var refs and only unforwarding if the block refers to inst vars. */
	jumpFail2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(MethodIndex, ClassReg, SendNumArgsReg);
	jumpFail3 = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	/* begin MoveM16:r:R: */
	offset = offsetof(CogMethod, blockEntryOffset);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction2 = genoperandoperandoperand(MoveM16rR, offset, ClassReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(offset));
	}
	/* begin AddR:R: */
	genoperandoperand(AddRR, ClassReg, TempReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, null);
	if (primitiveRoutine == primitiveClosureValueNoContextSwitch) {
		if (blockNoContextSwitchOffset == null) {
			return NotFullyInitialized;
		}
		/* begin SubCq:R: */
		anInstruction3 = genoperandoperand(SubCqR, blockNoContextSwitchOffset, TempReg);
		if (usesOutOfLineLiteral(anInstruction3)) {
			(anInstruction3->dependent = locateLiteral(blockNoContextSwitchOffset));
		}
	}
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFail1, jmpTarget(jumpFail2, jmpTarget(jumpFail3, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlagsnumArgs(primitiveIndex, methodOrBlockNumArgs)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveFullClosureValue */
static sqInt
genPrimitiveFullClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailImmediateMethod;
    AbstractInstruction *jumpFailNArgs;
    void (*primitiveRoutine)(void);
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral((((usqInt)methodOrBlockNumArgs << 1) | 1)));
	}
	/* We defer unforwarding the receiver to the prologue; scanning blocks
	   for inst var refs and only unforwarding if the block refers to inst vars. */
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(FullClosureCompiledBlockIndex, ReceiverResultReg, SendNumArgsReg);
	jumpFailImmediateMethod = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin gen:quickConstant:operand: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(quickConstant));
	}
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndexprimitivePropertyFlagsInto(methodObj, primitiveIndex, null);
	/* begin AddCq:R: */
	quickConstant1 = (primitiveRoutine == primitiveFullClosureValueNoContextSwitch
		? fullBlockNoContextSwitchEntryOffset()
		: fullBlockEntryOffset());
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant1, ClassReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant1));
	}
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFailImmediateMethod, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlagsnumArgs(primitiveIndex, methodOrBlockNumArgs)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Generate an in-line perform primitive. The lookup code requires the
	selector to be in Arg0Reg.
	adjustArgumentsForPerform: adjusts the arguments once
	genLookupForPerformNumArgs: has generated the code for the lookup. */

	/* StackToRegisterMappingCogit>>#genPrimitivePerform */
static sqInt
genPrimitivePerform(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	if (methodOrBlockNumArgs > (numRegArgs())) {
		/* begin MoveMw:r:R: */
		offset = (methodOrBlockNumArgs - 1) * BytesPerWord;
		/* begin gen:quickConstant:operand:operand: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, SPReg, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(offset));
		}
	}
	return genLookupForPerformNumArgs(methodOrBlockNumArgs);
}


/*	Generate an in-line perform:withArguments: primitive. The lookup code
	requires the selector to be in Arg0Reg
	and the array to be in Arg1Reg. The primitive will only handle cases 0 to
	numRegArgs. Is it worth it you ask?
	Here are arguemnt count requencies for a short run of Croquet/Virtend
	which show that even for V3, with only
	one rtegister arg, it very much is (but we wimp out on V3 cuz of the
	complexity of checking the Array):
	[0] = 253743		52.5%
	[1] = 116117		24%/76.5%
	[2] = 99876		20.7%/97.2%
	[3] = 12837		2.7%/99.9%
	[4] = 209
	[5] = 84
	[6] = 2
	[7] = 313
	[8] = 0
	[9] = 0
	[10] = 0
	[11] = 1
	[12] = 0
	[13] = 0
	[14] = 0
	[15] = 0 */

	/* StackToRegisterMappingCogit>>#genPrimitivePerformWithArguments */
static sqInt
genPrimitivePerformWithArguments(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpBadNumArgs1;
    AbstractInstruction *jumpBadNumArgs2;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpImmArray;
    AbstractInstruction *jumpInterpret;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt quickConstant;


	/* begin genLookupForPerformWithArguments */
	jumpImmArray = genJumpImmediate(Arg1Reg);
	genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, SendNumArgsReg, 0);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 0, cacheBaseReg);
	/* Fetch the method, and check if it is cogged. */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (methodCacheAddress()) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	itsAHit = anInstruction;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	/* check the argument count; if it's wrong fall back on the interpreter primitive. */
	jumpInterpret = genJumpImmediate(ClassReg);
	/* begin genLoadcmNumArgsOf:into: */
	anInstruction1 = genoperandoperandoperand(MoveMbrR, BytesPerWord, ClassReg, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(BytesPerWord));
	}
	genGetRawSlotSizeOfNonImminto(Arg1Reg, TempReg);
	/* begin CmpR:R: */
	assert(!((TempReg == SPReg)));
	genoperandoperand(CmpRR, TempReg, SendNumArgsReg);
	jumpBadNumArgs1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant = numRegArgs();
	/* begin gen:quickConstant:operand: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction2)) {
		(anInstruction2->dependent = locateLiteral(quickConstant));
	}
	/* Fetch arguments and jump to the method's unchecked entry-point. */
	jumpBadNumArgs2 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	genFetchRegArgsForPerformWithArguments(TempReg);
	/* begin AddCq:R: */
	anInstruction3 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	if (usesOutOfLineLiteral(anInstruction3)) {
		(anInstruction3->dependent = locateLiteral(cmNoCheckEntryOffset));
	}
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpImmArray, jmpTarget(jumpSelectorMiss, jmpTarget(jumpInterpret, jmpTarget(jumpBadNumArgs1, jmpTarget(jumpBadNumArgs2, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genPushActiveContextBytecode */
static sqInt
genPushActiveContextBytecode(void)
{
	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genGetActiveContextNumArgslargeinBlock(methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	return ssPushRegister(ReceiverResultReg);
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	143 10001111 llllkkkk jjjjjjjj iiiiiiii	Push Closure Num Copied llll Num
	Args kkkk BlockSize jjjjjjjjiiiiiiii */

	/* StackToRegisterMappingCogit>>#genPushClosureCopyCopiedValuesBytecode */
static sqInt
genPushClosureCopyCopiedValuesBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = byte1 & 15), (numCopied = ((usqInt)(byte1)) >> 4), (((sqInt)((usqInt)(byte2) << 8))) + byte3);
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateCallReg:and:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg)), simStackPtr, simNativeStackPtr);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	<SmallInteger> */
/*	Override to avoid the BytecodeSetHasDirectedSuperSend check, which is
	unnecessary here given the simulation stack. */

	/* StackToRegisterMappingCogit>>#genPushLiteralIndex: */
static NoDbgRegParms sqInt
genPushLiteralIndex(sqInt literalIndex)
{
    sqInt literal;

	literal = getLiteral(literalIndex);
	return ssPushConstant(literal);
}

	/* StackToRegisterMappingCogit>>#genPushLiteralVariable: */
static NoDbgRegParms sqInt
genPushLiteralVariable(sqInt literalIndex)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt bcpc;
    BytecodeDescriptor *descriptor1;
    sqInt eA;
    sqInt eB;
    sqInt freeReg;
    sqInt savedB0;
    sqInt savedB1;
    sqInt savedB2;
    sqInt savedB3;
    sqInt savedEA;
    sqInt savedEB;
    sqInt savedNEB;


	/* If followed by a directed super send bytecode, avoid generating any code yet.
	   The association will be passed to the directed send trampoline in a register
	   and fully dereferenced only when first linked.  It will be ignored in later sends. */
	association = getLiteral(literalIndex);
		assert(!(directedSendUsesBinding));
	/* begin nextDescriptorExtensionsAndNextPCInto: */
	descriptor1 = generatorAt(byte0);
	savedB0 = byte0;
	savedB1 = byte1;
	savedB2 = byte2;
	savedB3 = byte3;
	savedEA = extA;
	savedEB = extB;
	savedNEB = numExtB;
	bcpc = bytecodePC + ((descriptor1->numBytes));
	do {
		if (bcpc > endPC) {
			goto l1;
		}
		byte0 = (fetchByteofObject(bcpc, methodObj)) + bytecodeSetOffset;
		descriptor1 = generatorAt(byte0);
		loadSubsequentBytesForDescriptorat(descriptor1, bcpc);
		if (!((descriptor1->isExtension))) {
			eA = extA;
			eB = extB;
			extA = savedEA;
			extB = savedEB;
			numExtB = savedNEB;
			byte0 = savedB0;
			byte1 = savedB1;
			byte2 = savedB2;
			byte3 = savedB3;
			if (			/* begin isDirectedSuper:extA:extB: */
				(descriptor1 != null)
			 && ((((descriptor1->generator)) == genExtSendSuperBytecode)
			 && (eB >= 64))) {
				ssPushConstant(association);
				directedSendUsesBinding = 1;
				return 0;
			}
			goto l1;
		}
		((descriptor1->generator))();
		bcpc += (descriptor1->numBytes);
	} while(1);
	l1:	/* end nextDescriptorExtensionsAndNextPCInto: */;
	/* N.B. Do _not_ use ReceiverResultReg to avoid overwriting receiver in assignment in frameless methods. */
	/* So far descriptors are not rich enough to describe the entire dereference so generate the register
	   load but don't push the result.  There is an order-of-evaluation issue if we defer the dereference. */
	freeReg = allocateRegNotConflictingWith(0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(checkLiteralforInstruction(association, genoperandoperand(MoveCwR, association, TempReg)), association);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, association, TempReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(association));
		}
	}
	genLoadSlotsourceRegdestReg(ValueIndex, TempReg, freeReg);
	ssPushRegister(freeReg);
	return 0;
}

	/* StackToRegisterMappingCogit>>#genPushMaybeContextReceiverVariable: */
static NoDbgRegParms sqInt
genPushMaybeContextReceiverVariable(sqInt slotIndex)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmpDone;
    AbstractInstruction *jmpSingle;


	/* begin ssAllocateCallReg:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ReceiverResultReg)) | ((1U << SendNumArgsReg))), simStackPtr, simNativeStackPtr);
	ensureReceiverResultRegContainsSelf();
	/* begin genPushMaybeContextSlotIndex: */
	assert(needsFrame);
	if (((CallerSavedRegisterMask & ((1U << ReceiverResultReg))) != 0)) {
		/* We have no way of reloading ReceiverResultReg since we need the inst var value as the result. */
		voidReceiverResultRegContainsSelf();
	}
	if (slotIndex == InstructionPointerIndex) {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(slotIndex));
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFetchContextInstVarTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return ssPushRegister(SendNumArgsReg);
	}
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	jmpSingle = genJumpNotSmallIntegerInScratchReg(TempReg);
	/* begin MoveCq:R: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(slotIndex));
	}
	/* begin CallRT: */
	abstractInstruction1 = genoperand(Call, ceFetchContextInstVarTrampoline);
	(abstractInstruction1->annotation = IsRelativeCall);
	jmpDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jmpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genLoadSlotsourceRegdestReg(slotIndex, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jmpDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return ssPushRegister(SendNumArgsReg);
}

	/* StackToRegisterMappingCogit>>#genPushNewArrayBytecode */
static sqInt
genPushNewArrayBytecode(void)
{
    sqInt i;
    sqInt i1;
    int popValues;
    sqInt size;

	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	if ((popValues = byte1 > 0x7F)) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	else {
		/* begin ssAllocateCallReg:and: */
		ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << SendNumArgsReg)) | ((1U << ReceiverResultReg))), simStackPtr, simNativeStackPtr);
	}
	size = byte1 & 0x7F;
	if (!popValues) {
		if (tryCollapseTempVectorInitializationOfSize(size)) {
			return 0;
		}
	}
	genNewArrayOfSizeinitialized(size, !popValues);
	if (popValues) {
		for (i = (size - 1); i >= 0; i += -1) {
			/* begin PopR: */
			genoperand(PopR, TempReg);
			genStoreSourceRegslotIndexintoNewObjectInDestReg(TempReg, i, ReceiverResultReg);
		}
		ssPop(size);
	}
	return ssPushRegister(ReceiverResultReg);
}

	/* StackToRegisterMappingCogit>>#genPushReceiverBytecode */
static sqInt
genPushReceiverBytecode(void)
{
	if ((((simSelf())->liveRegister)) == ReceiverResultReg) {
		return ssPushRegister(ReceiverResultReg);
	}
	return ssPushDesc(ssSelfDescriptor());
}

	/* StackToRegisterMappingCogit>>#genPushReceiverVariable: */
static NoDbgRegParms sqInt
genPushReceiverVariable(sqInt index)
{
	ensureReceiverResultRegContainsSelf();
	return ssPushBaseoffset(ReceiverResultReg, slotOffsetOfInstVarIndex(index));
}


/*	Ensure that the register args are pushed before the retpc for methods with
	arity <= self numRegArgs.
 */
/*	This isn't as clumsy on a RISC. But putting the receiver and
	args above the return address means the CoInterpreter has a
	single machine-code frame format which saves us a lot of work. */

	/* StackToRegisterMappingCogit>>#genPushRegisterArgs */
static void
genPushRegisterArgs(void)
{
	if (!(regArgsHaveBeenPushed
		 || (methodOrBlockNumArgs > (numRegArgs())))) {
		genPushRegisterArgsForNumArgsscratchReg(backEnd, methodOrBlockNumArgs, SendNumArgsReg);
		regArgsHaveBeenPushed = 1;
	}
}

	/* StackToRegisterMappingCogit>>#genPushRemoteTempLongBytecode */
static sqInt
genPushRemoteTempLongBytecode(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt remoteTempReg;
    sqInt tempVectReg;

	tempVectReg = allocateRegNotConflictingWith(0);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(byte2);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, tempVectReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	remoteTempReg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | (((tempVectReg < 0) ? (((usqInt)(1)) >> (-tempVectReg)) : (1U << tempVectReg))));
	if (remoteTempReg == NoReg) {
		remoteTempReg = tempVectReg;
	}
	genLoadSlotsourceRegdestReg(byte1, tempVectReg, remoteTempReg);
	return ssPushRegister(remoteTempReg);
}


/*	If a frameless method (not a block), only argument temps can be accessed.
	This is assured by the use of needsFrameIfMod16GENumArgs: in pushTemp. */

	/* StackToRegisterMappingCogit>>#genPushTemporaryVariable: */
static NoDbgRegParms sqInt
genPushTemporaryVariable(sqInt index)
{
	assert((inBlock > 0)
	 || (needsFrame
	 || (index < methodOrBlockNumArgs)));
	return ssPushDesc(simStack[index + 1]);
}


/*	In a frameless method ReceiverResultReg already contains self.
	In a frameful method, ReceiverResultReg /may/ contain self. */

	/* StackToRegisterMappingCogit>>#genReturnReceiver */
static sqInt
genReturnReceiver(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			/* begin putSelfInReceiverResultReg */
			storeToReg(simSelf(), ReceiverResultReg);
		}
	}
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromBlock */
static sqInt
genReturnTopFromBlock(void)
{
	assert(inBlock > 0);
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genBlockReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromMethod */
static sqInt
genReturnTopFromMethod(void)
{
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genSendDirectedSuper:numArgs: */
static NoDbgRegParms sqInt
genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
    sqInt result;

	assert((((ssTop())->type)) == SSConstant);
	tempOop = ((ssTop())->constant);
	ssPop(1);
	marshallSendArguments(numArgs);
	result = genMarshalledSendnumArgssendTable(selectorIndex, numArgs, (directedSendUsesBinding
		? directedSuperBindingSendTrampolines
		: directedSuperSendTrampolines));
	directedSendUsesBinding = 0;
	return result;
}

	/* StackToRegisterMappingCogit>>#genSendSuper:numArgs: */
static NoDbgRegParms sqInt
genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, superSendTrampolines);
}


/*	Generate a trampoline with four arguments.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* StackToRegisterMappingCogit>>#genSendTrampolineFor:numArgs:called:arg:arg:arg:arg: */
static NoDbgRegParms usqInt
genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3)
{
    sqInt routine;
    usqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	routine = null;
	if (!(routine == null)) {
		/* Explicitly save LinkReg via ExtraReg2; it's presumably faster than pushing/popping */
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, LinkReg, Extra2Reg);
		genoperand(Call, routine);
		genoperandoperand(MoveRR, Extra2Reg, LinkReg);
	}
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 4, regOrConst0, regOrConst1, regOrConst2, regOrConst3, 0 /* begin emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genSend:numArgs: */
static NoDbgRegParms sqInt
genSendnumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, ordinarySendTrampolines);
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorArithmetic */
static sqInt
genSpecialSelectorArithmetic(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    sqInt argInt;
    int argIsConst;
    sqInt argIsInt;
    sqInt i;
    sqInt index;
    AbstractInstruction *jumpContinue;
    AbstractInstruction *jumpNotSmallInts;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	argIsInt = ((argIsConst = (((ssTop())->type)) == SSConstant))
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && ((((rcvrInt = ((ssValue(1))->constant))) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsInt
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		rcvrInt = (rcvrInt >> 1);
		argInt = (argInt >> 1);
		switch ((primDescriptor->opcode)) {
		case AddRR:
			result = rcvrInt + argInt;
			break;
		case SubRR:
			result = rcvrInt - argInt;
			break;
		case AndRR:
			result = rcvrInt & argInt;
			break;
		case OrRR:
			result = rcvrInt | argInt;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
		if (isIntegerValue(result)) {
			/* Must annotate the bytecode for correct pc mapping. */
			ssPop(2);
			return ssPushAnnotatedConstant((((usqInt)result << 1) | 1));
		}
		return genSpecialSelectorSend();
	}
	if ((rcvrIsConst
	 && (!rcvrIsInt))
	 || (argIsConst
	 && (!argIsInt))) {
		return genSpecialSelectorSend();
	}
	if (!(argIsInt
		 || (rcvrIsInt))) {
		return genSpecialSelectorSend();
	}
	if (argIsInt) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= (simStackPtr - 2)) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = (simStackPtr - 2) + 1;
		}
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsInt))
		? (argIsInt
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: genJumpNotSmallIntegersInandscratch(ReceiverResultReg, Arg0Reg, TempReg)))
		: 0);
	switch ((primDescriptor->opcode)) {
	case AddRR:
		if (argIsInt) {
			/* begin AddCq:R: */
			anInstruction = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(argInt - ConstZero));
			}
			/* overflow; must undo the damage before continuing */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin SubCq:R: */
			anInstruction1 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(argInt - ConstZero));
			}
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
			/* begin AddR:R: */
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			/* overflow; must undo the damage before continuing */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			if (rcvrIsInt
			 && (rcvrIsConst)) {
				/* begin MoveCq:R: */
				anInstruction2 = genoperandoperand(MoveCqR, rcvrInt, ReceiverResultReg);
				if (usesOutOfLineLiteral(anInstruction2)) {
					(anInstruction2->dependent = locateLiteral(rcvrInt));
				}
			}
			else {
				/* begin SubR:R: */
				genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
				genSetSmallIntegerTagsIn(ReceiverResultReg);
			}
		}
		break;
	case SubRR:
		if (argIsInt) {
			/* begin SubCq:R: */
			anInstruction3 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction3)) {
				(anInstruction3->dependent = locateLiteral(argInt - ConstZero));
			}
			/* overflow; must undo the damage before continuing */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin AddCq:R: */
			anInstruction4 = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction4)) {
				(anInstruction4->dependent = locateLiteral(argInt - ConstZero));
			}
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
			/* begin SubR:R: */
			genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
			/* overflow; must undo the damage before continuing */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			genSetSmallIntegerTagsIn(Arg0Reg);
		}
		break;
	case AndRR:
		if (argIsInt) {
			/* begin AndCq:R: */
			anInstruction5 = genoperandoperand(AndCqR, argInt, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction5)) {
				(anInstruction5->dependent = locateLiteral(argInt));
			}
		}
		else {
			/* begin AndR:R: */
			genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? genoperand(Jump, ((sqInt)0))
			: 0);
		break;
	case OrRR:
		if (argIsInt) {
			/* begin OrCq:R: */
			anInstruction6 = genoperandoperand(OrCqR, argInt, ReceiverResultReg);
			if (usesOutOfLineLiteral(anInstruction6)) {
				(anInstruction6->dependent = locateLiteral(argInt));
			}
		}
		else {
			/* begin OrR:R: */
			genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? genoperand(Jump, ((sqInt)0))
			: 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	if (jumpNotSmallInts == null) {
		if (!jumpContinue) {
			/* overflow cannot happen */
			if (prevInstIsPCAnnotated()) {
				abstractInstruction = gen(Nop);
			}
			else {
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			/* begin annotateBytecode: */
			(abstractInstruction->annotation = HasBytecodePC);
			ssPushRegister(ReceiverResultReg);
			return 0;
		}
	}
	else {
		jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	if (argIsInt) {
		/* begin MoveCq:R: */
		anInstruction7 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction7)) {
			(anInstruction7->dependent = locateLiteral(argInt));
		}
	}
	index = byte0 - (/* begin firstSpecialSelectorBytecodeOffset */
	(bytecodeSetOffset == 0x100
	? AltFirstSpecialSelector + 0x100
	: FirstSpecialSelector));
	genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
	jmpTarget(jumpContinue, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorClass */
static sqInt
genSpecialSelectorClass(void)
{
    sqInt requiredReg1;
    sqInt topReg;

	topReg = registerOrNone(ssTop());
	ssPop(1);
	if ((topReg == NoReg)
	 || (topReg == ClassReg)) {
		requiredReg1 = (topReg = SendNumArgsReg);
		/* begin ssAllocateRequiredReg:and: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((((requiredReg1 < 0) ? (((usqInt)(1)) >> (-requiredReg1)) : (1U << requiredReg1))) | ((1U << ClassReg)), simStackPtr, simNativeStackPtr);
	}
	else {
		/* begin ssAllocateRequiredReg: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr, simNativeStackPtr);
	}
	ssPush(1);
	popToReg(ssTop(), topReg);
	genGetClassObjectOfintoscratchRegmayBeAForwarder(topReg, ClassReg, TempReg, mayBeAForwarder(ssTop()));
	ssPop(1);
	return ssPushRegister(ClassReg);
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorComparison */
static sqInt
genSpecialSelectorComparison(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt argInt;
    sqInt argIsIntConst;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt i;
    sqInt index;
    sqInt inlineCAB;
    AbstractInstruction *jumpNotSmallInts;
    void *jumpTarget;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    BytecodeDescriptor *primDescriptor1;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt targetBytecodePC;
    sqInt targetPC;


	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	primDescriptor = generatorAt(byte0);
	argIsIntConst = ((((ssTop())->type)) == SSConstant)
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && (((((ssValue(1))->constant)) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsIntConst
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		return genStaticallyResolvedSpecialSelectorComparison();
	}
	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor1 = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		if (!(		/* begin isUnconditionalBranch */
			(isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetPC = targetBytecodePC;
	/* Further, only interested in inlining = and ~= if there's a SmallInteger constant involved.
	   The relational operators successfully statically predict SmallIntegers; the equality operators do not. */
	inlineCAB = ((branchDescriptor->isBranchTrue))
	 || ((branchDescriptor->isBranchFalse));
	if (inlineCAB
	 && ((((primDescriptor->opcode)) == JumpZero)
	 || (((primDescriptor->opcode)) == JumpNonZero))) {
		inlineCAB = argIsIntConst
		 || (rcvrIsInt);
	}
	if (!inlineCAB) {
		return genSpecialSelectorSend();
	}
	if (argIsIntConst) {
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsIntConst))
		? (argIsIntConst
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: genJumpNotSmallIntegersInandscratch(ReceiverResultReg, Arg0Reg, TempReg)))
		: 0);
	if (argIsIntConst) {
		/* begin CmpCq:R: */
		anInstruction = genoperandoperand(CmpCqR, argInt, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(argInt));
		}
	}
	else {
		/* begin CmpR:R: */
		assert(!((Arg0Reg == SPReg)));
		genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	}
	genConditionalBranchoperand(((branchDescriptor->isBranchTrue)
		? (primDescriptor->opcode)
		: inverseBranchFor((primDescriptor->opcode))), ((usqInt)(ensureNonMergeFixupAt(targetPC))));
	jumpTarget = ensureNonMergeFixupAt(postBranchPC);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)jumpTarget));
	if (!jumpNotSmallInts) {
		if (prevInstIsPCAnnotated()) {
			abstractInstruction = gen(Nop);
		}
		else {
			abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
		ensureFixupAt(postBranchPC);
		ensureFixupAt(targetPC);
		deadCode = 1;
		return 0;
	}
	jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (argIsIntConst) {
		/* begin MoveCq:R: */
		anInstruction1 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
		if (usesOutOfLineLiteral(anInstruction1)) {
			(anInstruction1->dependent = locateLiteral(argInt));
		}
	}
	index = byte0 - (/* begin firstSpecialSelectorBytecodeOffset */
	(bytecodeSetOffset == 0x100
	? AltFirstSpecialSelector + 0x100
	: FirstSpecialSelector));
	return genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
}


/*	Assumes both operands are ints */

	/* StackToRegisterMappingCogit>>#genStaticallyResolvedSpecialSelectorComparison */
static sqInt
genStaticallyResolvedSpecialSelectorComparison(void)
{
    sqInt argInt;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int result;

	primDescriptor = generatorAt(byte0);
	argInt = ((ssTop())->constant);
	rcvrInt = ((ssValue(1))->constant);
	switch ((primDescriptor->opcode)) {
	case JumpLess:
		result = rcvrInt < argInt;
		break;
	case JumpLessOrEqual:
		result = rcvrInt <= argInt;
		break;
	case JumpGreater:
		result = rcvrInt > argInt;
		break;
	case JumpGreaterOrEqual:
		result = rcvrInt >= argInt;
		break;
	case JumpZero:
		result = rcvrInt == argInt;
		break;
	case JumpNonZero:
		result = rcvrInt != argInt;
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	ssPop(2);
	return ssPushAnnotatedConstant((result
		? trueObject()
		: falseObject()));
}


/*	We need a frame because the association has to be in ReceiverResultReg for
	the various trampolines
	and ReceiverResultReg holds only the receiver in frameless methods.
 */

	/* StackToRegisterMappingCogit>>#genStorePop:LiteralVariable:needsStoreCheck:needsImmutabilityCheck: */
static NoDbgRegParms sqInt
genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt i;
    sqInt topReg;

	assert(needsFrame);
	/* begin genLoadLiteralVariable:in: */
	association = getLiteral(litVarIndex);
	voidReceiverResultRegContainsSelf();
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(checkLiteralforInstruction(association, genoperandoperand(MoveCwR, association, ReceiverResultReg)), association);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, association, ReceiverResultReg);
		if (usesOutOfLineLiteral(anInstruction)) {
			(anInstruction->dependent = locateLiteral(association));
		}
	}
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
#  if IMMUTABILITY
	if (needsImmCheck) {
		/* begin ssAllocateRequiredReg:upThrough: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr - 1, simNativeStackPtr);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, ValueIndex, ReceiverResultReg, TempReg, needsStoreCheck, 0);
	}
#  endif // IMMUTABILITY

	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, ValueIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}


/*	The reason we need a frame here is that assigning to an inst var of a
	context may
	involve wholesale reorganization of stack pages, and the only way to
	preserve the
	execution state of an activation in that case is if it has a frame. */

	/* StackToRegisterMappingCogit>>#genStorePop:MaybeContextReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static NoDbgRegParms sqInt
genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt i;
    AbstractInstruction *immutabilityFailure;
    AbstractInstruction *mutableJump;

	immutabilityFailure = ((AbstractInstruction *) 0);
	assert(needsFrame);
	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	/* begin genGenericStorePop:MaybeContextSlotIndex:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	assert(needsFrame);
#  if IMMUTABILITY
	if (needsImmCheck) {
		mutableJump = genJumpMutablescratchReg(ReceiverResultReg, TempReg);
		/* begin genStoreTrampolineCall: */
		assert(IMMUTABILITY);
		if (slotIndex >= (NumStoreTrampolines - 1)) {
			/* begin MoveCq:R: */
			anInstruction = genoperandoperand(MoveCqR, slotIndex, TempReg);
			if (usesOutOfLineLiteral(anInstruction)) {
				(anInstruction->dependent = locateLiteral(slotIndex));
			}
			/* begin CallRT: */
			abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
			(abstractInstruction3->annotation = IsRelativeCall);
		}
		else {
			/* begin CallRT: */
			abstractInstruction1 = genoperand(Call, ceStoreTrampolines[slotIndex]);
			(abstractInstruction1->annotation = IsRelativeCall);
		}
		abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction2->annotation = HasBytecodePC);
		storeToReg(simSelf(), ReceiverResultReg);
		immutabilityFailure = genoperand(Jump, ((sqInt)0));
		jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif // IMMUTABILITY

	ssPop(1);
	/* begin ssAllocateCallReg:and: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << ClassReg)) | ((1U << SendNumArgsReg))), simStackPtr, simNativeStackPtr);
	ssPush(1);
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	/* begin MoveCq:R: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(slotIndex));
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreContextInstVarTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
#  if IMMUTABILITY
	if (needsImmCheck) {
		jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif

	return 0;
}

	/* StackToRegisterMappingCogit>>#genStorePop:ReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static NoDbgRegParms sqInt
genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    sqInt i;
    sqInt needsImmCheck1;
    sqInt needsStoreCheck1;
    sqInt topReg;

	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	needsStoreCheck1 = (!useTwoPaths)
	 && (needsStoreCheck);
	needsImmCheck1 = needsImmCheck
	 && (!useTwoPaths);
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
#  if IMMUTABILITY
	if (needsImmCheck1) {
		/* begin ssAllocateRequiredReg:upThrough: */
		ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ClassReg), simStackPtr - 1, simNativeStackPtr);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, slotIndex, ReceiverResultReg, TempReg, needsStoreCheck1, 1);
	}
#  endif // IMMUTABILITY

	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck1);
}


/*	The only reason we assert needsFrame here is that in a frameless method
	ReceiverResultReg must and does contain only self, but the ceStoreCheck
	trampoline expects the target of the store to be in ReceiverResultReg. So
	in a frameless method we would have a conflict between the receiver and
	the temote temp store, unless we we smart enough to realise that
	ReceiverResultReg was unused after the literal variable store, unlikely
	given that methods return self by default. */

	/* StackToRegisterMappingCogit>>#genStorePop:RemoteTemp:At:needsStoreCheck: */
static NoDbgRegParms sqInt
genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt topReg;

	assert(needsFrame);
	/* begin ssAllocateRequiredReg: */
	ssAllocateRequiredRegMaskupThroughupThroughNative((1U << ReceiverResultReg), simStackPtr, simNativeStackPtr);
	voidReceiverResultRegContainsSelf();
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(remoteTempIndex);
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, ReceiverResultReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */

	topReg = allocateRegForStackEntryAtnotConflictingWith(0, (1U << ReceiverResultReg));
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}

	/* StackToRegisterMappingCogit>>#genStorePop:TemporaryVariable: */
static NoDbgRegParms sqInt
genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt reg;

	ssFlushUpThroughTemporaryVariable(tempIndex);
	reg = ssStorePoptoPreferredReg(popBoolean, TempReg);
	/* begin MoveR:Mw:r: */
	offset = frameOffsetOfTemporary(tempIndex);
	/* begin gen:operand:quickConstant:operand: */
	anInstruction = genoperandoperandoperand(MoveRMwr, reg, offset, FPReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	((simStackAt(tempIndex + 1))->bcptr = bytecodePC);
	return 0;
}


/*	Generate a method return from within a method or a block.
	Frameless method activation looks like
	CISCs (x86):
	receiver
	args
	sp->	ret pc.
	RISCs (ARM):
	receiver
	args
	ret pc in LR.
	A fully framed activation is described in CoInterpreter
	class>initializeFrameIndices. Return pops receiver and arguments off the
	stack. Callee pushes the result. */

	/* StackToRegisterMappingCogit>>#genUpArrowReturn */
static sqInt
genUpArrowReturn(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt i;
    sqInt offset;


	/* can't fall through */
	deadCode = 1;
	if (inBlock > 0) {
		assert(needsFrame);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceNonLocalReturnTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin annotateBytecode: */
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	if (
#  if IMMUTABILITY
		needsFrame
			 && (!useTwoPaths)
#  else
		needsFrame
#  endif
		) {
		if (hasNativeFrame) {
			leaveNativeFrame();
		};
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		genoperand(PopR, FPReg);
		genoperand(PopR, LinkReg);
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	else {
		offset = ((methodOrBlockNumArgs > (numRegArgs()))
		 || (regArgsHaveBeenPushed)
			? (methodOrBlockNumArgs + 1) * BytesPerWord
			: 0);
		/* begin RetN: */
		genoperand(RetN, offset);
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#genVanillaInlinedIdenticalOrNotIf: */
static NoDbgRegParms sqInt
genVanillaInlinedIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    int argIsConstant;
    sqInt argNeedsReg;
    sqInt argReg;
    sqInt argReg1;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;
    void *jumpTarget2;
    void *jumpTarget3;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt rcvrIsConstant;
    sqInt rcvrNeedsReg;
    sqInt rcvrReg;
    sqInt rcvrReg1;
    sqInt reg;
    sqInt rNext1;
    sqInt rTop1;
    sqInt targetBytecodePC;
    sqInt targetPC;
    sqInt topRegistersMask;


	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		if (!(		/* begin isUnconditionalBranch */
			(isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetPC = targetBytecodePC;
	/* They can't be both constants to use correct machine opcodes.
	   However annotable constants can't be resolved statically, hence we need to careful. */
	argIsConstant = (((ssTop())->type)) == SSConstant;
	rcvrIsConstant = (!argIsConstant)
	 && ((((ssValue(1))->type)) == SSConstant);
	argNeedsReg = !argIsConstant;
	rcvrNeedsReg = !rcvrIsConstant;
	/* begin allocateEqualsEqualsRegistersArgNeedsReg:rcvrNeedsReg:into: */
	assert(argNeedsReg
	 || (rcvrNeedsReg));
	argReg1 = (rcvrReg1 = NoReg);
	if (argNeedsReg) {
		if (rcvrNeedsReg) {
			/* begin allocateRegForStackTopTwoEntriesInto: */
			topRegistersMask = 0;
			rTop1 = (rNext1 = NoReg);
			if ((registerOrNone(ssTop())) != NoReg) {
				rTop1 = registerOrNone(ssTop());
			}
			if ((registerOrNone(ssValue(1))) != NoReg) {
				reg = (rNext1 = registerOrNone(ssValue(1)));
				/* begin registerMaskFor: */
				topRegistersMask = ((reg < 0) ? (((usqInt)(1)) >> (-reg)) : (1U << reg));
			}
			if (rTop1 == NoReg) {
				rTop1 = allocateRegNotConflictingWith(topRegistersMask);
			}
			if (rNext1 == NoReg) {
				rNext1 = allocateRegNotConflictingWith(((rTop1 < 0) ? (((usqInt)(1)) >> (-rTop1)) : (1U << rTop1)));
			}
			assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
			argReg1 = rTop1;
			rcvrReg1 = rNext1;
			popToReg(ssTop(), argReg1);
			popToReg(ssValue(1), rcvrReg1);
		}
		else {
			argReg1 = allocateRegForStackEntryAtnotConflictingWith(0, 0);
			popToReg(ssTop(), argReg1);
			if (((ssValue(1))->spilled)) {
				/* begin AddCq:R: */
				anInstruction = genoperandoperand(AddCqR, BytesPerWord, SPReg);
				if (usesOutOfLineLiteral(anInstruction)) {
					(anInstruction->dependent = locateLiteral(BytesPerWord));
				}
			}
		}
	}
	else {
		assert(rcvrNeedsReg);
		assert(!((((ssTop())->spilled))));
		rcvrReg1 = allocateRegForStackEntryAtnotConflictingWith(1, 0);
		popToReg(ssValue(1), rcvrReg1);
	}
	assert(!((argNeedsReg
 && (argReg1 == NoReg))));
	assert(!((rcvrNeedsReg
 && (rcvrReg1 == NoReg))));
	rcvrReg = rcvrReg1;
	argReg = argReg1;
	if (!(((branchDescriptor->isBranchTrue))
		 || ((branchDescriptor->isBranchFalse)))) {
		return genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(argIsConstant, rcvrIsConstant, argReg, rcvrReg, orNot);
	}
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrReg != NoReg));
	if (argIsConstant) {
		/* begin genCmpConstant:R: */
		if (shouldAnnotateObjectReference(((ssTop())->constant))) {
			annotateobjRef(checkLiteralforInstruction(((ssTop())->constant), genoperandoperand(CmpCwR, ((ssTop())->constant), rcvrReg)), ((ssTop())->constant));
		}
		else {
			/* begin CmpCq:R: */
			quickConstant = ((ssTop())->constant);
			/* begin gen:quickConstant:operand: */
			anInstruction2 = genoperandoperand(CmpCqR, quickConstant, rcvrReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(quickConstant));
			}
		}
	}
	else {
		if (rcvrIsConstant) {
			/* begin genCmpConstant:R: */
			if (shouldAnnotateObjectReference(((ssValue(1))->constant))) {
				annotateobjRef(checkLiteralforInstruction(((ssValue(1))->constant), genoperandoperand(CmpCwR, ((ssValue(1))->constant), argReg)), ((ssValue(1))->constant));
			}
			else {
				/* begin CmpCq:R: */
				quickConstant1 = ((ssValue(1))->constant);
				/* begin gen:quickConstant:operand: */
				anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, argReg);
				if (usesOutOfLineLiteral(anInstruction1)) {
					(anInstruction1->dependent = locateLiteral(quickConstant1));
				}
			}
		}
		else {
			/* begin CmpR:R: */
			assert(!((argReg == SPReg)));
			genoperandoperand(CmpRR, argReg, rcvrReg);
		}
	}
	ssPop(2);
	if (notAFixup(fixupAt(nextPC))) {
		/* The next instruction is dead.  we can skip it. */
		deadCode = 1;
		ensureFixupAt(targetPC);
		ensureFixupAt(postBranchPC);
	}
	else {
		assert(!(deadCode));
	}
	if (orNot == ((branchDescriptor->isBranchTrue))) {
		/* a == b ifFalse: ... or a ~~ b ifTrue: ... jump on equal to post-branch pc */
		ensureNonMergeFixupAt(targetPC);
		jumpTarget = ensureNonMergeFixupAt(postBranchPC);
		/* begin JumpZero: */
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
		jumpTarget1 = ensureNonMergeFixupAt(targetPC);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)jumpTarget1));
	}
	else {
		/* orNot is true for ~~ */
		/* a == b ifTrue: ... or a ~~ b ifFalse: ... jump on equal to target pc */
		jumpTarget2 = ensureNonMergeFixupAt(targetPC);
		/* begin JumpZero: */
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget2));
		jumpTarget3 = ensureNonMergeFixupAt(postBranchPC);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)jumpTarget3));
	}
	if (!deadCode) {
		ssPushConstant(trueObject());
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramefulMethod: */
static NoDbgRegParms void
initSimStackForFramefulMethod(sqInt startpc)
{
    CogSimStackEntry *cascade0;
    CogSimStackEntry *desc;
    sqInt i;


	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
		simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
	cascade0 = simSelf();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 1);
	(cascade0->registerr = FPReg);
	(cascade0->offset = FoxMFReceiver);
	(cascade0->liveRegister = NoReg);
	for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxCallerSavedIP + (((methodOrBlockNumArgs - i) + 1) * BytesPerWord));
		(desc->bcptr = startpc);
	}
	for (i = (methodOrBlockNumArgs + 1); i <= simStackPtr; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxMFReceiver - ((i - methodOrBlockNumArgs) * BytesPerWord));
		(desc->bcptr = startpc);
	}
}


/*	The register receiver (the closure itself) and args are pushed by the
	closure value primitive(s)
	and hence a frameless block has all arguments and copied values pushed to
	the stack. However,
	the method receiver (self) is put in the ReceiverResultReg by the block
	entry. 
 */

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessBlock: */
static NoDbgRegParms void
initSimStackForFramelessBlock(sqInt startpc)
{
    CogSimStackEntry *cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps >= methodOrBlockNumArgs);
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = SPReg);
		(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
		(desc->bcptr = startpc);
	}
	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
		simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessMethod: */
static NoDbgRegParms void
initSimStackForFramelessMethod(sqInt startpc)
{
    CogSimStackEntry *cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps == methodOrBlockNumArgs);
	assert((numRegArgs()) <= 2);
	if (((methodOrBlockNumArgs >= 1) && (methodOrBlockNumArgs <= (numRegArgs())))) {
		desc = simStackAt(1);
		(desc->type = SSRegister);
		(desc->spilled = 0);
		(desc->registerr = Arg0Reg);
		(desc->bcptr = startpc);
		if (methodOrBlockNumArgs > 1) {
			desc = simStackAt(2);
			(desc->type = SSRegister);
			(desc->spilled = 0);
			(desc->registerr = Arg1Reg);
			(desc->bcptr = startpc);
		}
	}
	else {
		for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
			desc = simStackAt(i);
			(desc->type = SSBaseOffset);
			(desc->registerr = SPReg);
			(desc->spilled = 1);
			(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
			(desc->bcptr = startpc);
		}
	}
	simStackPtr = methodOrBlockNumArgs;
	simSpillBase = methodOrBlockNumArgs + 1;
		simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}


/*	Do not inline (inBlock access) */

	/* StackToRegisterMappingCogit>>#isNonForwarderReceiver: */
static NoDbgRegParms sqInt
isNonForwarderReceiver(sqInt reg)
{
	return ((((simSelf())->liveRegister)) == ReceiverResultReg)
	 && ((inBlock == 0)
	 && (reg == ReceiverResultReg));
}

	/* StackToRegisterMappingCogit>>#leaveNativeFrame */
static void
leaveNativeFrame(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt offset;

	assert(needsFrame);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin gen:quickConstant:operand:operand: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
	if (usesOutOfLineLiteral(anInstruction)) {
		(anInstruction->dependent = locateLiteral(offset));
	}
	/* begin SubCq:R: */
	anInstruction1 = genoperandoperand(SubCqR, 1, TempReg);
	if (usesOutOfLineLiteral(anInstruction1)) {
		(anInstruction1->dependent = locateLiteral(1));
	}
	/* begin gen:operand:literal: */
	checkLiteralforInstruction(nativeStackPointerAddress(), genoperandoperand(MoveRAw, TempReg, nativeStackPointerAddress()));
}

	/* StackToRegisterMappingCogit>>#liveFloatRegisters */
static sqInt
liveFloatRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	regsSet = 0;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | (floatRegisterMask(simStackAt(i)));
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeFloatRegisterMask(simNativeStackAt(i)));
	};
	return regsSet;
}

	/* StackToRegisterMappingCogit>>#liveRegisters */
static sqInt
liveRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	if (needsFrame) {
		regsSet = 0;
	}
	else {
		regsSet = (1U << ReceiverResultReg);
		if ((methodOrBlockNumArgs <= (numRegArgs()))
		 && (methodOrBlockNumArgs > 0)) {
			regsSet = regsSet | ((1U << Arg0Reg));
			if (methodOrBlockNumArgs > 1) {
				regsSet = regsSet | ((1U << Arg1Reg));
			}
		}
	}
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | (registerMask(simStackAt(i)));
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeRegisterMask(simNativeStackAt(i)));
	};
	return regsSet;
}


/*	insert nops for dead code that is mapped so that bc 
	to mc mapping is not many to one */

	/* StackToRegisterMappingCogit>>#mapDeadDescriptorIfNeeded: */
static NoDbgRegParms sqInt
mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor)
{
    AbstractInstruction *abstractInstruction;

	flag("annotateInstruction");
	if (((descriptor->isMapped))
	 || ((inBlock > 0)
	 && ((descriptor->isMappedInBlock)))) {
		abstractInstruction = gen(Nop);
		/* begin annotateBytecode: */
		(abstractInstruction->annotation = HasBytecodePC);
	}
	return 0;
}


/*	Spill everything on the simulated stack that needs spilling (that below
	receiver and arguments).
	Marshall receiver and arguments to stack and/or registers depending on arg
	count. If the args don't fit in registers push receiver and args (spill
	everything), but still assign
	the receiver to ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#marshallSendArguments: */
static NoDbgRegParms void
marshallSendArguments(sqInt numArgs)
{
    sqInt anyRefs;
    CogSimStackEntry *cascade0;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt numSpilled;


	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= ((simStackPtr - numArgs) - 1)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < ((simStackPtr - numArgs) - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : ((simStackPtr - numArgs) - 1))); i < (simStackPtr - numArgs); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = ((simStackPtr - numArgs) - 1) + 1;
	}
	if (numArgs > (numRegArgs())) {
		/* If there are no spills and no references to ReceiverResultReg
		   the fetch of ReceiverResultReg from the stack can be avoided
		   by assigning directly to ReceiverResultReg and pushing it. */
		numSpilled = numberOfSpillsInTopNItems(numArgs + 1);
		anyRefs = anyReferencesToRegisterinTopNItems(ReceiverResultReg, numArgs + 1);
		if ((numSpilled > 0)
		 || (anyRefs)) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			storeToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
		}
		else {
			cascade0 = simStackAt(simStackPtr - numArgs);
			storeToReg(cascade0, ReceiverResultReg);
			(cascade0->type = SSRegister);
			(cascade0->registerr = ReceiverResultReg);
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
		}
	}
	else {
		/* Move the args to the register arguments, being careful to do
		   so last to first so e.g. previous contents don't get overwritten.
		   Also check for any arg registers in use by other args. */
		if (numArgs > 0) {
			if (numArgs > 1) {
				/* begin ssAllocateRequiredReg:upThrough: */
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg0Reg), simStackPtr - 2, simNativeStackPtr);
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg1Reg), simStackPtr - 1, simNativeStackPtr);
			}
			else {
				/* begin ssAllocateRequiredReg:upThrough: */
				ssAllocateRequiredRegMaskupThroughupThroughNative((1U << Arg0Reg), simStackPtr - 1, simNativeStackPtr);
			}
		}
		if (numArgs > 1) {
			popToReg(simStackAt(simStackPtr), Arg1Reg);
		}
		if (numArgs > 0) {
			popToReg(simStackAt((simStackPtr - numArgs) + 1), Arg0Reg);
		}
		popToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
	}
	ssPop(numArgs + 1);
}


/*	For assert checking; or rather for avoiding assert fails when dealing with
	the hack for block temps in the SqueakV3PlusClosures bytecode set.
 */

	/* StackToRegisterMappingCogit>>#maybeCompilingFirstPassOfBlockWithInitialPushNil */
static sqInt
maybeCompilingFirstPassOfBlockWithInitialPushNil(void)
{
	return (inBlock == InVanillaBlock)
	 && ((methodOrBlockNumTemps > methodOrBlockNumArgs)
	 && (compilationPass == 1));
}


/*	If this bytecode has a fixup, some kind of merge needs to be done. There
	are 4 cases:
	1) the bytecode has no fixup (fixup isNotAFixup)
	do nothing
	2) the bytecode has a non merge fixup
	the fixup has needsNonMergeFixup.
	The code generating non merge fixup (currently only special selector code)
	is responsible
	for the merge so no need to do it.
	We set deadCode to false as the instruction can be reached from jumps.
	3) the bytecode has a merge fixup, but execution flow *cannot* fall
	through to the merge point.
	the fixup has needsMergeFixup and deadCode = true.
	ignores the current simStack as it does not mean anything 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	4) the bytecode has a merge fixup and execution flow *can* fall through to
	the merge point.
	the fixup has needsMergeFixup and deadCode = false.
	flushes the stack to the stack pointer so the fall through execution path
	simStack is 
	in the state the merge point expects it to be. 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	
	In addition, if this is a backjump merge point, we patch the fixup to hold
	the current simStackPtr 
	for later assertions. */

	/* StackToRegisterMappingCogit>>#mergeWithFixupIfRequired: */
static NoDbgRegParms sqInt
mergeWithFixupIfRequired(BytecodeFixup *fixup)
{
    CogSimStackEntry *cascade0;
    sqInt i;
    sqInt i1;


	/* begin assertCorrectSimStackPtr */
	assert((simSpillBase >= methodOrBlockNumTemps)
	 || ((maybeCompilingFirstPassOfBlockWithInitialPushNil())
	 && (simSpillBase > methodOrBlockNumArgs)));
	if (needsFrame
	 && (simSpillBase > 0)) {
		assert(((((simStackAt(simSpillBase - 1))->spilled)) == 1)
		 || ((maybeCompilingFirstPassOfBlockWithInitialPushNil())
		 && (simSpillBase > methodOrBlockNumArgs)));
		assert((simSpillBase > simStackPtr)
		 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	}
	if (((fixup->targetInstruction)) == 0) {
		return 0;
	}
	if ((((usqInt)((fixup->targetInstruction)))) == NeedsNonMergeFixupFlag) {
		deadCode = 0;
		return 0;
	}
	assert(isMergeFixup(fixup));
	traceMerge(fixup);
	if (deadCode) {
		/* case 3 */
		/* Would like to assert fixup simStackPtr >= methodOrBlockNumTemps
		   but can't because of the initialNils hack. */
		assert((((fixup->simStackPtr)) >= methodOrBlockNumTemps)
		 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
		simStackPtr = (fixup->simStackPtr);
				simNativeStackPtr = (fixup->simNativeStackPtr);
		simNativeStackSize = (fixup->simNativeStackSize);
	}
	else {
		/* case 4 */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	deadCode = 0;
	if ((fixup->isTargetOfBackwardBranch)) {
		(fixup->simStackPtr = simStackPtr);
				(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	(fixup->targetInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	assert(simStackPtr == ((fixup->simStackPtr)));
		assert(simNativeStackPtr == ((fixup->simNativeStackPtr)));
	assert(simNativeStackSize == ((fixup->simNativeStackSize)));
	/* begin restoreSimStackAtMergePoint: */
	((simSelf())->liveRegister = NoReg);
	for (i1 = (methodOrBlockNumTemps + 1); i1 <= simStackPtr; i1 += 1) {
		cascade0 = simStackAt(i1);
		(cascade0->type = SSSpill);
		(cascade0->offset = FoxMFReceiver - ((i1 - methodOrBlockNumArgs) * BytesPerOop));
		(cascade0->registerr = FPReg);
		(cascade0->spilled = 1);
	}
	simSpillBase = simStackPtr + 1;
		for (i1 = 0; i1 <= simNativeStackPtr; i1 += 1) {
		ensureIsMarkedAsSpilled(simNativeStackAt(i1));
	}
	simNativeSpillBase = simNativeStackPtr + 1;
	return 0;
}

	/* StackToRegisterMappingCogit>>#methodAbortTrampolineFor: */
static NoDbgRegParms sqInt
methodAbortTrampolineFor(sqInt numArgs)
{
	return methodAbortTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}


/*	This is a hook for subclasses to filter out methods they can't deal with. */
/*	Frameless methods with local temporaries cause problems,
	mostly in asserts, and yet they matter not at all for performance.
	Shun them. */

	/* StackToRegisterMappingCogit>>#methodFoundInvalidPostScan */
static sqInt
methodFoundInvalidPostScan(void)
{
	if (!needsFrame) {
		return methodOrBlockNumTemps > methodOrBlockNumArgs;
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#needsFrameIfMod16GENumArgs: */
static NoDbgRegParms int
needsFrameIfMod16GENumArgs(sqInt stackDelta)
{
	return (byte0 % 16) >= methodOrBlockNumArgs;
}


/*	As of August 2013, the code generator can't deal with spills in frameless
	methods (the
	issue is to do with the stack offset to get at an argument, which is
	changed when there's a spill).
	In e.g. TextColor>>#dominates: other ^other class == self class the second
	send of class
	needs also rto allocate a register that the first one used, but the first
	one's register can't be
	spilled. So avoid this by only allowing class to be sent if the stack
	contains a single element. */

	/* StackToRegisterMappingCogit>>#needsFrameIfStackGreaterThanOne: */
static NoDbgRegParms int
needsFrameIfStackGreaterThanOne(sqInt stackDelta)
{
	return stackDelta > 1;
}

	/* StackToRegisterMappingCogit>>#numberOfSpillsInTopNItems: */
static NoDbgRegParms sqInt
numberOfSpillsInTopNItems(sqInt n)
{
    sqInt i;

	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((((simStackAt(i))->type)) == SSSpill) {
			return n - (simStackPtr - i);
		}
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#picAbortTrampolineFor: */
static NoDbgRegParms sqInt
picAbortTrampolineFor(sqInt numArgs)
{
	return picAbortTrampolines[((numArgs < ((numRegArgs()) + 1)) ? numArgs : ((numRegArgs()) + 1))];
}

	/* StackToRegisterMappingCogit>>#prevInstIsPCAnnotated */
static sqInt
prevInstIsPCAnnotated(void)
{
    sqInt prevIndex;
    AbstractInstruction *prevInst;

	if (!(opcodeIndex > 0)) {
		return 0;
	}
	prevIndex = opcodeIndex - 1;
	while (1) {
		if (prevIndex <= 0) {
			return 0;
		}
		prevInst = abstractInstructionAt(prevIndex);
		if (((!((prevInst->annotation))
			? 0
			: (prevInst->annotation))) >= HasBytecodePC) {
			return 1;
		}
		if (!(((prevInst->opcode)) == Label)) break;
		prevIndex -= 1;
	}
	return 0;
}


/*	Used to mark ReceiverResultReg as dead or not containing simSelf.
	Used when the simStack has already been flushed, e.g. for sends. */

	/* StackToRegisterMappingCogit>>#receiverIsInReceiverResultReg */
static int
receiverIsInReceiverResultReg(void)
{
	return (((simSelf())->liveRegister)) == ReceiverResultReg;
}


/*	When a block must be recompiled due to overestimating the
	numInitialNils fixups must be restored, which means rescannning
	since backward branches need their targets initialized. */

	/* StackToRegisterMappingCogit>>#reinitializeFixupsFrom:through: */
static NoDbgRegParms void
reinitializeFixupsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup *fixup;
    sqInt nExts;
    sqInt pc;
    BytecodeFixup *self_in_CogSSBytecodeFixup;
    sqInt targetPC;

	pc = start;
	nExts = 0;
	while (pc <= end) {
		/* begin fixupAt: */
		self_in_CogSSBytecodeFixup = fixupAtIndex(pc - initialPC);
		(self_in_CogSSBytecodeFixup->targetInstruction) = 0;
		(self_in_CogSSBytecodeFixup->simStackPtr) = 0;
		(self_in_CogSSBytecodeFixup->simNativeStackPtr) = ((self_in_CogSSBytecodeFixup->simNativeStackSize) = 0);
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((isBranch(descriptor))
		 && ((		/* begin isBackwardBranch:at:exts:in: */
			assert(((descriptor->spanFunction)) != null),
		(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0))) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			/* begin initializeFixupAt: */
			fixup = fixupAtIndex(targetPC - initialPC);
			(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
			/* begin setIsBackwardBranchFixup */
			(fixup->isTargetOfBackwardBranch) = 1;
		}
		if ((descriptor->isBlockCreation)) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			pc = (pc + ((descriptor->numBytes))) + distance;
		}
		else {
			pc += (descriptor->numBytes);
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
}


/*	Scan the block to determine if the block needs a frame or not */

	/* StackToRegisterMappingCogit>>#scanBlock: */
static NoDbgRegParms sqInt
scanBlock(BlockStart *blockStart)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt framelessStackDelta;
    sqInt nExts;
    sqInt numPushNils;
    sqInt (* const numPushNilsFunction)(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt) = squeakV3orSistaV1NumPushNils;
    sqInt pc;
    sqInt pushingNils;

	needsFrame = 0;
	hasNativeFrame = 0;
	prevBCDescriptor = null;
	methodOrBlockNumArgs = (blockStart->numArgs);
	inBlock = InVanillaBlock;
	pc = (blockStart->startpc);
	end = ((blockStart->startpc)) + ((blockStart->span));
	framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0))));
	pushingNils = 1;
	while (pc < end) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {
				needsFrame = 1;
			}
			else {
				framelessStackDelta += (descriptor->stackDelta);
			}
		}
		/* begin maybeNoteDescriptor:blockStart: */
		if ((descriptor->isInstVarRef)) {
			(blockStart->hasInstVarRef = 1);
		}
		if (pushingNils
		 && (!((descriptor->isExtension)))) {
			/* Count the initial number of pushed nils acting as temp initializers.  We can't tell
			   whether an initial pushNil is an operand reference or a temp initializer, except
			   when the pushNil is a jump target (has a fixup), which never happens:
			   self systemNavigation browseAllSelect:
			   [:m| | ebc |
			   (ebc := m embeddedBlockClosures
			   select: [:ea| ea decompile statements first isMessage]
			   thenCollect: [:ea| ea decompile statements first selector]) notEmpty
			   and: [(#(whileTrue whileFalse whileTrue: whileFalse:) intersection: ebc) notEmpty]]
			   or if the bytecode set has a push multiple nils bytecode.  We simply count initial nils.
			   Rarely we may end up over-estimating.  We will correct by checking the stack depth
			   at the end of the block in compileBlockBodies. */
			if (((numPushNils = numPushNilsFunction(descriptor, pc, nExts, methodObj))) > 0) {
				assert(((descriptor->numBytes)) == 1);
				(blockStart->numInitialNils = ((blockStart->numInitialNils)) + numPushNils);
			}
			else {
				pushingNils = 0;
			}
		}
		pc = (pc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)
	: 0));
		if ((descriptor->isExtension)) {
			nExts += 1;
		}
		else {
			nExts = (extA = (numExtB = (extB = 0)));
		}
		prevBCDescriptor = descriptor;
	}
	if (!needsFrame) {
		assert((framelessStackDelta >= 0)
		 && (((blockStart->numInitialNils)) >= framelessStackDelta));
		(blockStart->numInitialNils = ((blockStart->numInitialNils)) - framelessStackDelta);
	}
	return 0;
}


/*	Scan the method (and all embedded blocks) to determine
	- what the last bytecode is; extra bytes at the end of a method are used
	to encode things like source pointers or temp names
	- if the method needs a frame or not
	- what are the targets of any backward branches.
	- how many blocks it creates
	Answer the block count or on error a negative error code */

	/* StackToRegisterMappingCogit>>#scanMethod */
static sqInt
scanMethod(void)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup *fixup;
    sqInt framelessStackDelta;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt numBlocks;
    sqInt pc;
    sqInt seenInstVarStore;
    sqInt targetPC;

	needsFrame = (useTwoPaths = (seenInstVarStore = 0));
	hasNativeFrame = 0;
	/* begin maybeInitNumFixups */
	prevBCDescriptor = null;
	if ((primitiveIndex > 0)
	 && (isQuickPrimitiveIndex(primitiveIndex))) {
		return 0;
	}
	pc = (latestContinuation = initialPC);
	numBlocks = (framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0)))));
	while (pc <= endPC) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			if (((descriptor->opcode)) == Nop) {
				/* unknown bytecode tag; see Cogit class>>#generatorTableFrom: */
				return EncounteredUnknownBytecode;
			}
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			endPC = pc;
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {
				/* With immutability we win simply by avoiding a frame build if the receiver is young and not immutable. */
#        if IMMUTABILITY
				if ((descriptor->is1ByteInstVarStore)) {
					useTwoPaths = 1;
				}
				else {
					needsFrame = 1;
					useTwoPaths = 0;
				}
#        else // IMMUTABILITY
				needsFrame = 1;
				useTwoPaths = 0;
#        endif

			}
			else {
				/* Without immutability we win if there are two or more stores and the receiver is new. */
				framelessStackDelta += (descriptor->stackDelta);
#        if IMMUTABILITY
#        else
				if ((descriptor->is1ByteInstVarStore)) {
					if (seenInstVarStore) {
						useTwoPaths = 1;
					}
					else {
						seenInstVarStore = 1;
					}
				}
#        endif // IMMUTABILITY

			}
		}
		if (isBranch(descriptor)) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			/* begin maybeCountFixup: */
			if ((			/* begin isBackwardBranch:at:exts:in: */
				assert(((descriptor->spanFunction)) != null),
			(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0)) {
				/* begin initializeFixupAt: */
				fixup = fixupAtIndex(targetPC - initialPC);
				(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
				/* begin setIsBackwardBranchFixup */
				(fixup->isTargetOfBackwardBranch) = 1;
			}
			else {
				latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
				/* begin maybeCountCounter */
			}
		}
		if ((descriptor->isBlockCreation)) {
			numBlocks += 1;
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			/* begin maybeCountFixup: */
		}
		pc += (descriptor->numBytes);
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: (extA = (numExtB = (extB = 0))));
		prevBCDescriptor = descriptor;
	}
	return numBlocks;
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1PushNilSize:numInitialNils: */
static NoDbgRegParms sqInt
squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils)
{
	return (methodUsesAlternateBytecodeSet(aMethodObj),
	numInitialNils);
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1:Num:Push:Nils: */
static NoDbgRegParms sqInt
squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	return (	/* begin v3:Num:Push:Nils: */
		(((descriptor->generator)) == genPushConstantNilBytecode
		? 1
		: 0));
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatRegMask:upThrough:upThroughNative: */
static NoDbgRegParms void
ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;
	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	liveRegs = NoReg;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if (((floatRegisterMask(simStackAt(i))) & requiredRegsMask) != 0) {
			lastRequired = i;
		}
	}
	assert(lastRequiredNative == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if (((floatRegisterMask(simNativeStackAt(i))) & requiredRegsMask) != 0) {
			lastRequiredNative = i;
		}
	}
	if (!((liveRegs & requiredRegsMask) == 0)) {
		/* Some live, must spill */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(((liveFloatRegisters()) & requiredRegsMask) == 0);
	}
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatReg: */
static NoDbgRegParms void
ssAllocateRequiredFloatReg(sqInt requiredReg)
{
	ssAllocateRequiredFloatRegMaskupThroughupThroughNative(((requiredReg < 0) ? (((usqInt)(1)) >> (-requiredReg)) : (1U << requiredReg)), simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredRegMask:upThrough:upThroughNative: */
static NoDbgRegParms void
ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;
	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	liveRegs = (1U << FPReg) | (1U << SPReg);
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if ((((registerMask(simStackAt(i))) & requiredRegsMask) != 0)) {
			lastRequired = i;
		}
	}
		assert(nativeStackPtr == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if ((((nativeRegisterMask(simNativeStackAt(i))) & requiredRegsMask) != 0)) {
			lastRequiredNative = i;
		}
	}
	if (((liveRegs & requiredRegsMask) != 0)) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(!(((((liveRegisters()) & requiredRegsMask) != 0))));
	}
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughReceiverVariable: */
static NoDbgRegParms void
ssFlushUpThroughReceiverVariable(sqInt slotIndex)
{
    CogSimStackEntry *desc1;
    sqInt i;
    sqInt index;

	ssNativeFlushTo(simNativeStackPtr);
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((desc1 = simStackAt(index)),
		(((desc1->type)) == SSBaseOffset)
			 && ((((desc1->registerr)) == ReceiverResultReg)
			 && (((desc1->offset)) == (slotOffsetOfInstVarIndex(slotIndex)))))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			return;
		}
	}
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughTemporaryVariable: */
static NoDbgRegParms void
ssFlushUpThroughTemporaryVariable(sqInt tempIndex)
{
    CogSimStackEntry *desc1;
    sqInt i;
    sqInt index;
    sqInt offset;

	ssNativeFlushTo(simNativeStackPtr);
	offset = ((simStackAt(tempIndex + 1))->offset);
	assert(offset == (frameOffsetOfTemporary(tempIndex)));
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((desc1 = simStackAt(index)),
		(((desc1->type)) == SSBaseOffset)
			 && ((((desc1->registerr)) == FPReg)
			 && (((desc1->offset)) == offset)))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			return;
		}
	}
}

	/* StackToRegisterMappingCogit>>#ssNativeFlushTo: */
static NoDbgRegParms void
ssNativeFlushTo(sqInt index)
{
    sqInt allocatedScratchRegister;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt i;
    sqInt loadedPointer;
    sqInt offset;
    sqInt offset1;

	if (simNativeSpillBase <= index) {
		loadedPointer = 0;
		allocatedScratchRegister = 0;
		for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= index; i += 1) {
			if (!loadedPointer) {
				/* begin MoveMw:r:R: */
				offset = frameOffsetOfNativeFramePointer();
				/* begin gen:quickConstant:operand:operand: */
				anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
				if (usesOutOfLineLiteral(anInstruction)) {
					(anInstruction->dependent = locateLiteral(offset));
				}
				loadedPointer = 1;
			}
			if ((spillingNeedsScratchRegister(simNativeStackAt(i)))
			 && (!allocatedScratchRegister)) {
				/* begin PushR: */
				genoperand(PushR, FPReg);
				allocatedScratchRegister = 1;
			}
			ensureSpilledSPscratchRegister(simNativeStackAt(i), TempReg, FPReg);
		}
		simNativeSpillBase = index + 1;
		if (allocatedScratchRegister) {
			/* begin PopR: */
			genoperand(PopR, FPReg);
		}
		if (loadedPointer) {
			/* begin SubCq:R: */
			anInstruction1 = genoperandoperand(SubCqR, simNativeStackSize, TempReg);
			if (usesOutOfLineLiteral(anInstruction1)) {
				(anInstruction1->dependent = locateLiteral(simNativeStackSize));
			}
			/* begin MoveR:Mw:r: */
			offset1 = frameOffsetOfNativeStackPointer();
			/* begin gen:operand:quickConstant:operand: */
			anInstruction2 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, FPReg);
			if (usesOutOfLineLiteral(anInstruction2)) {
				(anInstruction2->dependent = locateLiteral(offset1));
			}
		}
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePop: */
static NoDbgRegParms void
ssNativePop(sqInt n)
{
	assert((simNativeStackPtr - n) >= -1);
	simNativeStackPtr -= n;
	if (simNativeStackPtr >= 0) {
		simNativeStackSize = ((ssNativeTop())->offset);
	}
	else {
		simNativeStackSize = 0;
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePush: */
static NoDbgRegParms void
ssNativePush(sqInt n)
{
	simNativeStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssNativeTop */
static CogSimStackNativeEntry *
ssNativeTop(void)
{
	assert(simNativeStackPtr >= 0);
	return simNativeStackAt(simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssNativeValue: */
static NoDbgRegParms CogSimStackNativeEntry *
ssNativeValue(sqInt n)
{
	return simNativeStackAt(simNativeStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#ssPopNativeSize: */
static NoDbgRegParms void
ssPopNativeSize(sqInt popSize)
{
    sqInt popCount;
    sqInt poppingSize;
    sqInt stackPosition;

	poppingSize = 0;
	stackPosition = simNativeStackPtr;
	while ((poppingSize < popSize)
	 && (stackPosition >= 0)) {
		poppingSize += stackSpillSize(simNativeStackAt(stackPosition));
		stackPosition -= 1;
	}
	assert(poppingSize == popSize);
	popCount = simNativeStackPtr - stackPosition;
	ssNativePop(popCount);
}

	/* StackToRegisterMappingCogit>>#ssPop: */
static NoDbgRegParms void
ssPop(sqInt n)
{
    sqInt i;

	assert(((simStackPtr - n) >= methodOrBlockNumTemps)
	 || (((!needsFrame)
	 && ((simStackPtr - n) >= 0))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil())));
	simStackPtr -= n;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
}

	/* StackToRegisterMappingCogit>>#ssPushAnnotatedConstant: */
static NoDbgRegParms sqInt
ssPushAnnotatedConstant(sqInt literal)
{
    AbstractInstruction *abstractInstruction;

	ssPushConstant(literal);
	/* begin annotateInstructionForBytecode */
	abstractInstruction = (prevInstIsPCAnnotated()
		? gen(Nop)
		: genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin annotateBytecode: */
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushBase:offset: */
static NoDbgRegParms sqInt
ssPushBaseoffset(sqInt reg, sqInt offset)
{
    CogSimStackEntry *cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->offset = offset);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushConstant: */
static NoDbgRegParms sqInt
ssPushConstant(sqInt literal)
{
    CogSimStackEntry *cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSConstant);
	(cascade0->spilled = 0);
	(cascade0->constant = literal);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushDesc: */
static NoDbgRegParms sqInt
ssPushDesc(SimStackEntry simStackEntry)
{
    sqInt i;

	if (((simStackEntry.type)) == SSSpill) {
		(simStackEntry.type = SSBaseOffset);
	}
	(simStackEntry.spilled = 0);
	(simStackEntry.bcptr = bytecodePC);
	simStack[(simStackPtr += 1)] = simStackEntry;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat32: */
static NoDbgRegParms sqInt
ssPushNativeConstantFloat32(float aFloat32)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat32 = aFloat32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat64: */
static NoDbgRegParms sqInt
ssPushNativeConstantFloat64(double aFloat64)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat64 = aFloat64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt32: */
static NoDbgRegParms sqInt
ssPushNativeConstantInt32(sqInt anInt32)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt32 = anInt32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt64: */
static NoDbgRegParms sqInt
ssPushNativeConstantInt64(sqLong anInt64)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt64 = anInt64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantPointer: */
static NoDbgRegParms sqInt
ssPushNativeConstantPointer(sqInt aNativePointer)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantNativePointer);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantNativePointer = aNativePointer);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterDoubleFloat: */
static NoDbgRegParms sqInt
ssPushNativeRegisterDoubleFloat(sqInt reg)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterDoubleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterSingleFloat: */
static NoDbgRegParms sqInt
ssPushNativeRegisterSingleFloat(sqInt reg)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterSingleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister: */
static NoDbgRegParms sqInt
ssPushNativeRegister(sqInt reg)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSNativeRegister);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister:secondRegister: */
static NoDbgRegParms sqInt
ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg)
{
    CogSimStackNativeEntry *cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterPair);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->registerSecond = secondReg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushRegister: */
static NoDbgRegParms sqInt
ssPushRegister(sqInt reg)
{
    CogSimStackEntry *cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPush: */
static NoDbgRegParms void
ssPush(sqInt n)
{
	simStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssSelfDescriptor */
static SimStackEntry
ssSelfDescriptor(void)
{
	return simStack[0];
}


/*	In addition to ssStorePop:toReg:, if this is a store and not
	a popInto I change the simulated stack to use the register 
	for the top value */

	/* StackToRegisterMappingCogit>>#ssStoreAndReplacePop:toReg: */
static NoDbgRegParms void
ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg)
{
    char topSpilled;

	topSpilled = ((ssTop())->spilled);
	ssStorePoptoReg(popBoolean
	 || (topSpilled), reg);
	if (!popBoolean) {
		if (!topSpilled) {
			ssPop(1);
		}
		ssPushRegister(reg);
	}
}


/*	Store or pop the top simulated stack entry to a register.
	Use preferredReg if the entry is not itself a register.
	Answer the actual register the result ends up in. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toPreferredReg: */
static NoDbgRegParms sqInt
ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg)
{
    sqInt actualReg;

	actualReg = preferredReg;
	if ((((ssTop())->type)) == SSRegister) {
		assert(!(((ssTop())->spilled)));
		actualReg = ((ssTop())->registerr);
	}
	ssStorePoptoReg(popBoolean, actualReg);
	return actualReg;
}


/*	Store or pop the top simulated stack entry to a register.
	N.B.: popToReg: and storeToReg: does not generate anything if 
	it moves a register to the same register. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toReg: */
static NoDbgRegParms void
ssStorePoptoReg(sqInt popBoolean, sqInt reg)
{
	if (popBoolean) {
		popToReg(ssTop(), reg);
		ssPop(1);
	}
	else {
		storeToReg(ssTop(), reg);
	}
}

	/* StackToRegisterMappingCogit>>#ssTop */
static CogSimStackEntry *
ssTop(void)
{
	return simStackAt(simStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssValue: */
static NoDbgRegParms CogSimStackEntry *
ssValue(sqInt n)
{
	return simStackAt(simStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#stackEntryIsBoolean: */
static NoDbgRegParms sqInt
stackEntryIsBoolean(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((((simStackEntry->constant)) == (trueObject()))
	 || (((simStackEntry->constant)) == (falseObject())));
}


/*	Answer if the stack is valid up to, but not including, simSpillBase. */

	/* StackToRegisterMappingCogit>>#tempsValidAndVolatileEntriesSpilled */
static sqInt
tempsValidAndVolatileEntriesSpilled(void)
{
    sqInt culprit;
    sqInt i;

	culprit = 0;
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		if (!(((((simStackAt(i))->type)) == SSBaseOffset)
			 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()))) {
			if (!culprit) {
				culprit = i;
			}
			return 0;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i < simSpillBase; i += 1) {
		if (!(((simStackAt(i))->spilled))) {
			if (!culprit) {
				culprit = i;
			}
			return 0;
		}
	}
	return 1;
}


/*	If the sequence of bytecodes is
	push: (Array new: 1)
	popIntoTemp: tempIndex
	pushConstant: const or pushTemp: n
	popIntoTemp: 0 inVectorAt: tempIndex
	collapse this into
	tempAt: tempIndex put: {const or temp}
	and answer true, otherwise answer false.
	One might think that we should look for a sequence of more than
	one pushes and pops but this is extremely rare.
	Exclude pushRcvr: n to avoid potential complications with context inst
	vars.  */

	/* StackToRegisterMappingCogit>>#tryCollapseTempVectorInitializationOfSize: */
static NoDbgRegParms sqInt
tryCollapseTempVectorInitializationOfSize(sqInt slots)
{
    sqInt pc;
    sqInt pc1;
    sqInt pc2;
    BytecodeDescriptor *pushArrayDesc;
    BytecodeDescriptor *pushValueDesc;
    sqInt reg;
    sqInt remoteTempIndex;
    BytecodeDescriptor *storeArrayDesc;
    BytecodeDescriptor *storeValueDesc;
    sqInt tempIndex;

	if (slots != 1) {
		return 0;
	}
	/* begin generatorForPC: */
	pushArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(bytecodePC, methodObj)));
	assert(((pushArrayDesc->generator)) == genPushNewArrayBytecode);
	pc = bytecodePC + ((pushArrayDesc->numBytes));
	/* begin generatorForPC: */
	storeArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
	if (((storeArrayDesc->generator)) == genStoreAndPopTemporaryVariableBytecode) {
		tempIndex = (fetchByteofObject(bytecodePC + ((pushArrayDesc->numBytes)), methodObj)) & 7;
	}
	else {
		if (!(((storeArrayDesc->generator)) == genLongStoreAndPopTemporaryVariableBytecode)) {
			return 0;
		}
		tempIndex = fetchByteofObject((bytecodePC + ((pushArrayDesc->numBytes))) + 1, methodObj);
	}
	pc1 = (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes));
	/* begin generatorForPC: */
	pushValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc1, methodObj)));
	if (!((((pushValueDesc->generator)) == genPushLiteralConstantBytecode)
		 || ((((pushValueDesc->generator)) == genPushQuickIntegerConstantBytecode)
		 || (((pushValueDesc->generator)) == genPushTemporaryVariableBytecode)))) {
		return 0;
	}
	pc2 = ((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes));
	/* begin generatorForPC: */
	storeValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc2, methodObj)));
	remoteTempIndex = fetchByteofObject((((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + 2, methodObj);
	if (!((((storeValueDesc->generator)) == genStoreAndPopRemoteTempLongBytecode)
		 && (tempIndex == remoteTempIndex))) {
		return 0;
	}
	genNewArrayOfSizeinitialized(1, 0);
	evaluateat(pushValueDesc, (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes)));
	reg = ssStorePoptoPreferredReg(1, TempReg);
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, 0, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	evaluateat(storeArrayDesc, bytecodePC + ((pushArrayDesc->numBytes)));
	/* + pushArrayDesc numBytes this gets added by nextBytecodePCFor:at:exts:in: */
	bytecodePC = ((bytecodePC + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + ((storeValueDesc->numBytes));
	return 1;
}

	/* StackToRegisterMappingCogit>>#violatesEnsureSpilledSpillAssert */
static sqInt
violatesEnsureSpilledSpillAssert(void)
{
	return 1;
}


/*	Used when ReceiverResultReg is allocated for other than simSelf, and
	there may be references to ReceiverResultReg which need to be spilled. */

	/* StackToRegisterMappingCogit>>#voidReceiverResultRegContainsSelf */
static void
voidReceiverResultRegContainsSelf(void)
{
    sqInt i;
    sqInt i1;
    sqInt spillIndex;


	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	spillIndex = 0;
	for (i = ((((methodOrBlockNumTemps + 1) < simSpillBase) ? simSpillBase : (methodOrBlockNumTemps + 1))); i <= simStackPtr; i += 1) {
		if ((registerOrNone(simStackAt(i))) == ReceiverResultReg) {
			spillIndex = i;
		}
	}
	if (spillIndex > 0) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= spillIndex) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < spillIndex) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : spillIndex)); i1 <= spillIndex; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = spillIndex + 1;
		}
	}
}
