<script src="../comm.js"></script>
<link rel="stylesheet" href="../css.css" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<div id="container">
    <h1>7 Segment Display Decoder</h1>
    <h2>Design Code</h2>
    <pre><code class="language-verilog">
        module segment7(bcd, seg );
        //Declare inputs, outputs and internal variables.
            input [3:0] bcd;
            output [6:0] seg;
            reg [6:0] seg;
       //always block for converting bcd digit into 7 segment format
           always @(bcd)
           begin
       case (bcd) //case statement
       0 : seg = 7'b1000000;
       1 : seg = 7'b1111001;   
       2 : seg = 7'b0100100;
       3 : seg = 7'b0110000;
       4 : seg = 7'b0011001;
       5 : seg = 7'b0010010;
       6 : seg = 7'b0000010;
       7 : seg = 7'b1111000;
       8 : seg = 7'b0000000;
       9 : seg = 7'b0010000;
       //switch off 7 segment character when the bcd digit is not a decimal number.
                   default : seg = 7'b1111111; 
               endcase
           end endmodule    
    </code></pre>
    <h2>Test Bench Code</h2>
    <pre><code class="language-verilog">
        module tb_segment7;
        reg [3:0] bcd;
        wire [6:0] seg;
        integer i;
        // Instantiate the Unit Under Test (UUT)
       segment7 uut ( bcd, seg);
    //Apply inputs
        initial begin
            for(i = 0;i < 10;i = i+1)   //run loop for 0 to 9.
            begin
                bcd = i; 
                #10; 	            //wait for 10 ns
            end     
        end endmodule     
    </code></pre>
    <h2>Top Module Code</h2>
    <pre><code class="language-verilog">
        module sevensegment_top(an,sw,seg);
        input [3:0]sw;
        output [6:0]seg;
        output reg [7:0]an=8'b11111110;
        segment7 s1(sw,seg);
        endmodule        
    </code></pre>