{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740637973201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740637973201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 09:32:53 2025 " "Processing started: Thu Feb 27 09:32:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740637973201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740637973201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740637973201 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740637974667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_15_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_15_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_15_bit " "Found entity 1: TWIDLE_15_bit" {  } { { "../TWIDLE_15_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_15_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_13_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_13_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_13_bit " "Found entity 1: TWIDLE_13_bit" {  } { { "../TWIDLE_13_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_13_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_11_bit " "Found entity 1: TWIDLE_11_bit" {  } { { "../TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_9_bit " "Found entity 1: TWIDLE_9_bit" {  } { { "../TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_7_bit " "Found entity 1: TWIDLE_7_bit" {  } { { "../TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_6_bit " "Found entity 1: TWIDLE_6_bit" {  } { { "../TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/TWIDLE_6_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_generator " "Found entity 1: tw_factor_generator" {  } { { "../tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(20) " "Verilog HDL Declaration information at top_module.v(20): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637974917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(21) " "Verilog HDL Declaration information at top_module.v(21): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637974917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(58) " "Verilog HDL Declaration information at top_module.v(58): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637974917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/test_real.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/test_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_real " "Found entity 1: test_real" {  } { { "../test_real.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/test_real.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/signed_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/signed_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shift_register " "Found entity 1: signed_shift_register" {  } { { "../signed_shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/signed_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(50) " "Verilog HDL Declaration information at seg7_data2.v(50): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1740637974965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637974997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637974997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_25_v " "Found entity 1: M_TWIDLE_16_B_0_25_v" {  } { { "../M_TWIDLE_16_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_20_v " "Found entity 1: M_TWIDLE_16_B_0_20_v" {  } { { "../M_TWIDLE_16_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_15_v " "Found entity 1: M_TWIDLE_16_B_0_15_v" {  } { { "../M_TWIDLE_16_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_10_v " "Found entity 1: M_TWIDLE_16_B_0_10_v" {  } { { "../M_TWIDLE_16_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_16_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_5_v " "Found entity 1: M_TWIDLE_16_B_0_5_v" {  } { { "../M_TWIDLE_16_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_16_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_25_v " "Found entity 1: M_TWIDLE_15_B_0_25_v" {  } { { "../M_TWIDLE_15_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_20_v " "Found entity 1: M_TWIDLE_15_B_0_20_v" {  } { { "../M_TWIDLE_15_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_15_v " "Found entity 1: M_TWIDLE_15_B_0_15_v" {  } { { "../M_TWIDLE_15_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_10_v " "Found entity 1: M_TWIDLE_15_B_0_10_v" {  } { { "../M_TWIDLE_15_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_15_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_5_v " "Found entity 1: M_TWIDLE_15_B_0_5_v" {  } { { "../M_TWIDLE_15_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_15_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_25_v " "Found entity 1: M_TWIDLE_14_B_0_25_v" {  } { { "../M_TWIDLE_14_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_20_v " "Found entity 1: M_TWIDLE_14_B_0_20_v" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_15_v " "Found entity 1: M_TWIDLE_14_B_0_15_v" {  } { { "../M_TWIDLE_14_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_10_v " "Found entity 1: M_TWIDLE_14_B_0_10_v" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_14_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_5_v " "Found entity 1: M_TWIDLE_14_B_0_5_v" {  } { { "../M_TWIDLE_14_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_25_v " "Found entity 1: M_TWIDLE_13_B_0_25_v" {  } { { "../M_TWIDLE_13_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_20_v " "Found entity 1: M_TWIDLE_13_B_0_20_v" {  } { { "../M_TWIDLE_13_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_15_v " "Found entity 1: M_TWIDLE_13_B_0_15_v" {  } { { "../M_TWIDLE_13_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_10_v " "Found entity 1: M_TWIDLE_13_B_0_10_v" {  } { { "../M_TWIDLE_13_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_13_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_5_v " "Found entity 1: M_TWIDLE_13_B_0_5_v" {  } { { "../M_TWIDLE_13_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_13_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_25_v " "Found entity 1: M_TWIDLE_12_B_0_25_v" {  } { { "../M_TWIDLE_12_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_15_v " "Found entity 1: M_TWIDLE_12_B_0_15_v" {  } { { "../M_TWIDLE_12_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_10_v " "Found entity 1: M_TWIDLE_12_B_0_10_v" {  } { { "../M_TWIDLE_12_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_12_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_5_v " "Found entity 1: M_TWIDLE_12_B_0_5_v" {  } { { "../M_TWIDLE_12_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_12_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_25_v " "Found entity 1: M_TWIDLE_11_B_0_25_v" {  } { { "../M_TWIDLE_11_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_bit " "Found entity 1: M_TWIDLE_11_bit" {  } { { "../M_TWIDLE_11_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_15_v " "Found entity 1: M_TWIDLE_11_B_0_15_v" {  } { { "../M_TWIDLE_11_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_10_v " "Found entity 1: M_TWIDLE_11_B_0_10_v" {  } { { "../M_TWIDLE_11_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_11_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_5_v " "Found entity 1: M_TWIDLE_11_B_0_5_v" {  } { { "../M_TWIDLE_11_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_11_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_25_v " "Found entity 1: M_TWIDLE_10_B_0_25_v" {  } { { "../M_TWIDLE_10_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_bit " "Found entity 1: M_TWIDLE_10_bit" {  } { { "../M_TWIDLE_10_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_15_v " "Found entity 1: M_TWIDLE_10_B_0_15_v" {  } { { "../M_TWIDLE_10_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_10_v " "Found entity 1: M_TWIDLE_10_B_0_10_v" {  } { { "../M_TWIDLE_10_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_10_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_5_v " "Found entity 1: M_TWIDLE_10_B_0_5_v" {  } { { "../M_TWIDLE_10_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_10_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_25_v " "Found entity 1: M_TWIDLE_9_B_0_25_v" {  } { { "../M_TWIDLE_9_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_bit " "Found entity 1: M_TWIDLE_9_bit" {  } { { "../M_TWIDLE_9_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_15_v " "Found entity 1: M_TWIDLE_9_B_0_15_v" {  } { { "../M_TWIDLE_9_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_10_v " "Found entity 1: M_TWIDLE_9_B_0_10_v" {  } { { "../M_TWIDLE_9_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_9_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_5_v " "Found entity 1: M_TWIDLE_9_B_0_5_v" {  } { { "../M_TWIDLE_9_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_9_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_25_v " "Found entity 1: M_TWIDLE_8_B_0_25_v" {  } { { "../M_TWIDLE_8_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_20_v " "Found entity 1: M_TWIDLE_8_B_0_20_v" {  } { { "../M_TWIDLE_8_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_15_v " "Found entity 1: M_TWIDLE_8_B_0_15_v" {  } { { "../M_TWIDLE_8_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_10_v " "Found entity 1: M_TWIDLE_8_B_0_10_v" {  } { { "../M_TWIDLE_8_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_8_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_5_v " "Found entity 1: M_TWIDLE_8_B_0_5_v" {  } { { "../M_TWIDLE_8_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_8_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_25_v " "Found entity 1: M_TWIDLE_7_B_0_25_v" {  } { { "../M_TWIDLE_7_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637975998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637975998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_20_v " "Found entity 1: M_TWIDLE_7_B_0_20_v" {  } { { "../M_TWIDLE_7_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_15_v " "Found entity 1: M_TWIDLE_7_B_0_15_v" {  } { { "../M_TWIDLE_7_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_10_v " "Found entity 1: M_TWIDLE_7_B_0_10_v" {  } { { "../M_TWIDLE_7_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_7_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_5_v " "Found entity 1: M_TWIDLE_7_B_0_5_v" {  } { { "../M_TWIDLE_7_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_7_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_25_v " "Found entity 1: M_TWIDLE_6_B_0_25_v" {  } { { "../M_TWIDLE_6_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_20_v " "Found entity 1: M_TWIDLE_6_B_0_20_v" {  } { { "../M_TWIDLE_6_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_15_v " "Found entity 1: M_TWIDLE_6_B_0_15_v" {  } { { "../M_TWIDLE_6_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_10_v " "Found entity 1: M_TWIDLE_6_B_0_10_v" {  } { { "../M_TWIDLE_6_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/m_twidle_6_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_5_v " "Found entity 1: M_TWIDLE_6_B_0_5_v" {  } { { "../M_TWIDLE_6_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_6_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_CONTROL " "Found entity 1: MODIFY_CONTROL" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/control_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/control_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_norm " "Found entity 1: CONTROL_norm" {  } { { "../CONTROL_norm.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL_norm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_tw_factor_generator " "Found entity 1: class_tw_factor_generator" {  } { { "../class_tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/class_tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_FFT " "Found entity 1: CLASS_FFT" {  } { { "../CLASS_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CLASS_FFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/class_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/class_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_CONTROL " "Found entity 1: CLASS_CONTROL" {  } { { "../CLASS_CONTROL.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CLASS_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab _for _quatus_ii/add_multiplier_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab _for _quatus_ii/add_multiplier_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_multiplier_generator " "Found entity 1: add_multiplier_generator" {  } { { "../add_multiplier_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/add_multiplier_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637976308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637976308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_modify_tw MODIFY_FFT.v(71) " "Verilog HDL Implicit Net warning at MODIFY_FFT.v(71): created implicit net for \"en_modify_tw\"" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637976308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(43) " "Verilog HDL Parameter Declaration warning at top_module.v(43): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1740637976870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740637977525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_multiplier_generator MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst " "Elaborating entity \"add_multiplier_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst\"" {  } { { "../MODIFY_FFT.v" "multiplier_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_CONTROL MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit " "Elaborating entity \"MODIFY_CONTROL\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\"" {  } { { "../MODIFY_FFT.v" "control_unit" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977585 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ptr CONTROL2.v(118) " "Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable \"rd_ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ptr_angle CONTROL2.v(118) " "Verilog HDL Always Construct warning at CONTROL2.v(118): inferring latch(es) for variable \"rd_ptr_angle\", which holds its previous value in one or more paths through the always construct" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_ptr_angle_temp\[8\] 0 CONTROL2.v(31) " "Net \"rd_ptr_angle_temp\[8\]\" at CONTROL2.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[0\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[0\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[1\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[1\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[2\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[2\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[3\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[3\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[4\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[4\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[5\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[5\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[6\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[6\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[7\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[7\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[8\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[8\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[9\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[9\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr_angle\[10\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr_angle\[10\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[0\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[0\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[1\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[1\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[2\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[2\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[3\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[3\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[4\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[4\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[5\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[5\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[6\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[6\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[7\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[7\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ptr\[8\] CONTROL2.v(118) " "Inferred latch for \"rd_ptr\[8\]\" at CONTROL2.v(118)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637977602 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register\"" {  } { { "../CONTROL2.v" "shift_register" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_1st_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator " "Elaborating entity \"addres_1st_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_1st_generator:addres_1st_generator\"" {  } { { "../CONTROL2.v" "addres_1st_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[2\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[2\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977649 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[3\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[3\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977672 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[4\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[4\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977680 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[5\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[5\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977696 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[6\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[6\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977712 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0 " "Elaborating entity \"addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|addres_generator:gen_address_generator\[7\].u0\"" {  } { { "../CONTROL2.v" "gen_address_generator\[7\].u0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addres_generator.v(70) " "Verilog HDL assignment warning at addres_generator.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/addres_generator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977739 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator " "Elaborating entity \"final_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\"" {  } { { "../CONTROL2.v" "addres_final_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 final_addres_generator.v(74) " "Verilog HDL assignment warning at final_addres_generator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1740637977743 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator " "Elaborating entity \"out_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\"" {  } { { "../CONTROL2.v" "out_addres_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\"" {  } { { "../MODIFY_FFT.v" "shift_reg_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\"" {  } { { "../MODIFY_FFT.v" "ram_data_store" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../MODIFY_FFT.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_TWIDLE_14_B_0_20_v MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst " "Elaborating entity \"M_TWIDLE_14_B_0_20_v\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\"" {  } { { "../tw_factor_generator.v" "M_TWIDLE_14_B_0_20_v_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/tw_factor_generator.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637977818 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.data_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.data_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.data_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.data_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.data_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.data_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.we_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.we_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.we_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.we_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.we_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.we_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978013 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst " "Elaborating entity \"demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\"" {  } { { "../MODIFY_FFT.v" "demux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\"" {  } { { "../MODIFY_FFT.v" "modify_radix2_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1 " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\"" {  } { { "../MODIFY_RADIX2.v" "multiply1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\"" {  } { { "../MODIFY_RADIX2.v" "modifying_adder" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_RADIX2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978074 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978077 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o2\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Im_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[0\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[1\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[2\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[3\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[4\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[5\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[6\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[7\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[8\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[9\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978089 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[10\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[11\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[12\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[13\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[14\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[15\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[16\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[17\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[18\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[19\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[20\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[21\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[22\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modifying_adder.v(24) " "Inferred latch for \"Re_o1\[23\]\" at modifying_adder.v(24)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/modifying_adder.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1740637978090 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst " "Elaborating entity \"multiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\"" {  } { { "../MODIFY_FFT.v" "mux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/MODIFY_FFT.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_data2 seg7_data2:SEG7_DATA2 " "Elaborating entity \"seg7_data2\" for hierarchy \"seg7_data2:SEG7_DATA2\"" {  } { { "../top_module.v" "SEG7_DATA2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637978124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "re_o_temp seg7_data2.v(41) " "Verilog HDL or VHDL warning at seg7_data2.v(41): object \"re_o_temp\" assigned a value but never read" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740637978140 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "im_o_temp seg7_data2.v(42) " "Verilog HDL or VHDL warning at seg7_data2.v(42): object \"im_o_temp\" assigned a value but never read" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1740637978140 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "max_chanel seg7_data2.v(50) " "Verilog HDL warning at seg7_data2.v(50): object max_chanel used but never assigned" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1740637978140 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "max_chanel 0 seg7_data2.v(50) " "Net \"max_chanel\" at seg7_data2.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1740637978140 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1740637978696 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1740637978696 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979206 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740637979206 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1740637979222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637979396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aod1 " "Found entity 1: altsyncram_aod1" {  } { { "db/altsyncram_aod1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_aod1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637979492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637979492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbh1 " "Found entity 1: altsyncram_cbh1" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_cbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637979560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637979560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637979618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_du81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_du81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_du81 " "Found entity 1: altsyncram_du81" {  } { { "db/altsyncram_du81.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_du81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637979665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637979665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637979729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu81 " "Found entity 1: altsyncram_fu81" {  } { { "db/altsyncram_fu81.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_fu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637979777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637979777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637979841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eu81 " "Found entity 1: altsyncram_eu81" {  } { { "db/altsyncram_eu81.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_eu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637979887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637979887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637979967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637979967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu81 " "Found entity 1: altsyncram_gu81" {  } { { "db/altsyncram_gu81.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_gu81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637980142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst\|altshift_taps:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637980142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d0m " "Found entity 1: shift_taps_d0m" {  } { { "db/shift_taps_d0m.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/shift_taps_d0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i681 " "Found entity 1: altsyncram_i681" {  } { { "db/altsyncram_i681.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/altsyncram_i681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980492 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637980492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k1t " "Found entity 1: mult_k1t" {  } { { "db/mult_k1t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_k1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980597 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637980597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_65t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_65t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_65t " "Found entity 1: mult_65t" {  } { { "db/mult_65t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/db/mult_65t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740637980646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740637980646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740637980675 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1740637980675 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "484 " "Ignored 484 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "484 " "Ignored 484 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1740637981157 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1740637981157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[0\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[1\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[2\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[3\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[4\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[5\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[6\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[7\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\|en_rd" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/out_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981197 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[2\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[3\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[4\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[5\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[6\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[7\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[8\] " "Latch MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|rd_ptr_angle\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd " "Ports D and ENA on the latch are fed by the same signal MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|final_addres_generator:addres_final_generator\|en_rd" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/final_addres_generator.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1740637981198 ""}  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/CONTROL2.v" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1740637981198 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/seg7_data2.v" 292 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1740637981202 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1740637981202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637981529 "|top_module|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637981529 "|top_module|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637981529 "|top_module|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740637981529 "|top_module|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1740637981529 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1740637982645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1740637982785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740637983093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637983093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637983394 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab _For _Quatus_II/top_module.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740637983394 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1740637983394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1964 " "Implemented 1964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740637983394 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740637983394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1776 " "Implemented 1776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740637983394 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1740637983394 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1740637983394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740637983394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740637983453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 09:33:03 2025 " "Processing ended: Thu Feb 27 09:33:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740637983453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740637983453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740637983453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740637983453 ""}
