

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4'
================================================================
* Date:           Mon Dec 20 19:03:10 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.107 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      367|      367|  1.468 us|  1.468 us|  367|  367|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_432_3_VITIS_LOOP_433_4  |      365|      365|         6|          1|          1|   361|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln432 = icmp_eq  i9 %indvar_flatten_load, i9 361" [GAT_compute.cpp:432]   --->   Operation 20 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln432_1 = add i9 %indvar_flatten_load, i9 1" [GAT_compute.cpp:432]   --->   Operation 21 'add' 'add_ln432_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %icmp_ln432, void %.preheader, void %.exitStub" [GAT_compute.cpp:432]   --->   Operation 22 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [GAT_compute.cpp:433]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [GAT_compute.cpp:432]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln432 = add i5 %i_load, i5 1" [GAT_compute.cpp:432]   --->   Operation 25 'add' 'add_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln433 = icmp_eq  i5 %j_load, i5 19" [GAT_compute.cpp:433]   --->   Operation 26 'icmp' 'icmp_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln432 = select i1 %icmp_ln433, i5 0, i5 %j_load" [GAT_compute.cpp:432]   --->   Operation 27 'select' 'select_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln432_1 = select i1 %icmp_ln433, i5 %add_ln432, i5 %i_load" [GAT_compute.cpp:432]   --->   Operation 28 'select' 'select_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i5 %select_ln432_1" [GAT_compute.cpp:434]   --->   Operation 29 'zext' 'zext_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i12 %zext_ln434, i12 100" [GAT_compute.cpp:434]   --->   Operation 30 'mul' 'mul_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln433 = add i5 %select_ln432, i5 1" [GAT_compute.cpp:433]   --->   Operation 31 'add' 'add_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln432 = store i9 %add_ln432_1, i9 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 32 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln432 = store i5 %select_ln432_1, i5 %i" [GAT_compute.cpp:432]   --->   Operation 33 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln433 = store i5 %add_ln433, i5 %j" [GAT_compute.cpp:433]   --->   Operation 34 'store' 'store_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i12 %zext_ln434, i12 100" [GAT_compute.cpp:434]   --->   Operation 36 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i12 %zext_ln434, i12 100" [GAT_compute.cpp:434]   --->   Operation 37 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln434_1 = zext i5 %select_ln432" [GAT_compute.cpp:434]   --->   Operation 38 'zext' 'zext_ln434_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i12 %mul_ln434, i12 %zext_ln434_1" [GAT_compute.cpp:434]   --->   Operation 39 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 40 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i12 %mul_ln434, i12 %zext_ln434_1" [GAT_compute.cpp:434]   --->   Operation 40 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln434_2 = zext i12 %add_ln434" [GAT_compute.cpp:434]   --->   Operation 41 'zext' 'zext_ln434_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln434_2" [GAT_compute.cpp:434]   --->   Operation 42 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln434_2" [GAT_compute.cpp:435]   --->   Operation 43 'getelementptr' 'connectivity_mask_final_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 44 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_432_3_VITIS_LOOP_433_4_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 361, i64 361, i64 361"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [GAT_compute.cpp:433]   --->   Operation 48 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 49 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln434 = icmp_eq  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:434]   --->   Operation 50 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln434 = br i1 %icmp_ln434, void, void" [GAT_compute.cpp:434]   --->   Operation 51 'br' 'br_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln436 = icmp_sgt  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:436]   --->   Operation 52 'icmp' 'icmp_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %._crit_edge, void" [GAT_compute.cpp:436]   --->   Operation 53 'br' 'br_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln432)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln437 = store i32 0, i14 %connectivity_mask_final_addr" [GAT_compute.cpp:437]   --->   Operation 55 'store' 'store_ln437' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln438 = br void %._crit_edge" [GAT_compute.cpp:438]   --->   Operation 56 'br' 'br_ln438' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.24ns)   --->   "%store_ln435 = store i32 2147483648, i14 %connectivity_mask_final_addr" [GAT_compute.cpp:435]   --->   Operation 57 'store' 'store_ln435' <Predicate = (icmp_ln434)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln436 = br void" [GAT_compute.cpp:436]   --->   Operation 58 'br' 'br_ln436' <Predicate = (icmp_ln434)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ connectivity_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                            (alloca           ) [ 0100000]
i                            (alloca           ) [ 0100000]
indvar_flatten               (alloca           ) [ 0100000]
specmemcore_ln0              (specmemcore      ) [ 0000000]
specmemcore_ln0              (specmemcore      ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
br_ln0                       (br               ) [ 0000000]
indvar_flatten_load          (load             ) [ 0000000]
specpipeline_ln0             (specpipeline     ) [ 0000000]
icmp_ln432                   (icmp             ) [ 0111110]
add_ln432_1                  (add              ) [ 0000000]
br_ln432                     (br               ) [ 0000000]
j_load                       (load             ) [ 0000000]
i_load                       (load             ) [ 0000000]
add_ln432                    (add              ) [ 0000000]
icmp_ln433                   (icmp             ) [ 0000000]
select_ln432                 (select           ) [ 0111000]
select_ln432_1               (select           ) [ 0000000]
zext_ln434                   (zext             ) [ 0111000]
add_ln433                    (add              ) [ 0000000]
store_ln432                  (store            ) [ 0000000]
store_ln432                  (store            ) [ 0000000]
store_ln433                  (store            ) [ 0000000]
br_ln0                       (br               ) [ 0000000]
mul_ln434                    (mul              ) [ 0100100]
zext_ln434_1                 (zext             ) [ 0100100]
add_ln434                    (add              ) [ 0000000]
zext_ln434_2                 (zext             ) [ 0000000]
connectivity_mask_addr       (getelementptr    ) [ 0100010]
connectivity_mask_final_addr (getelementptr    ) [ 0100011]
specloopname_ln0             (specloopname     ) [ 0000000]
empty                        (speclooptripcount) [ 0000000]
specpipeline_ln0             (specpipeline     ) [ 0000000]
specloopname_ln433           (specloopname     ) [ 0000000]
connectivity_mask_load       (load             ) [ 0000000]
icmp_ln434                   (icmp             ) [ 0100011]
br_ln434                     (br               ) [ 0000000]
icmp_ln436                   (icmp             ) [ 0100001]
br_ln436                     (br               ) [ 0000000]
br_ln0                       (br               ) [ 0000000]
store_ln437                  (store            ) [ 0000000]
br_ln438                     (br               ) [ 0000000]
store_ln435                  (store            ) [ 0000000]
br_ln436                     (br               ) [ 0000000]
ret_ln0                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connectivity_mask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_432_3_VITIS_LOOP_433_4_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="connectivity_mask_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="connectivity_mask_final_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_final_addr/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="connectivity_mask_load/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2"/>
<pin id="87" dir="0" index="4" bw="14" slack="0"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln437/6 store_ln435/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln432_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln432/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln432_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln432_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln433_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln433/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln432_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln432/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln432_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln432_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln434_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln433_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln433/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln432_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln432_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln433_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln433/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln434_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="2"/>
<pin id="184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln434_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434_2/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln434_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln436_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln436/5 "/>
</bind>
</comp>

<comp id="202" class="1007" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln434/1 add_ln434/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln432_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="4"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln432 "/>
</bind>
</comp>

<comp id="236" class="1005" name="select_ln432_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="2"/>
<pin id="238" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln432 "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln434_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln434 "/>
</bind>
</comp>

<comp id="246" class="1005" name="zext_ln434_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="1"/>
<pin id="248" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln434_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="connectivity_mask_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="1"/>
<pin id="253" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="connectivity_mask_final_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="2"/>
<pin id="258" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="connectivity_mask_final_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln434_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln434 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln436_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln436 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="123" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="123" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="135" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="129" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="126" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="141" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="117" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="149" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="161" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="194"><net_src comp="76" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="76" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="157" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="182" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="214"><net_src comp="50" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="221"><net_src comp="54" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="228"><net_src comp="58" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="235"><net_src comp="111" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="141" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="244"><net_src comp="157" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="249"><net_src comp="182" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="254"><net_src comp="62" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="259"><net_src comp="69" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="264"><net_src comp="190" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="196" pin="2"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connectivity_mask_final | {6 }
 - Input state : 
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4 : connectivity_mask | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln432 : 2
		add_ln432_1 : 2
		br_ln432 : 3
		j_load : 1
		i_load : 1
		add_ln432 : 2
		icmp_ln433 : 2
		select_ln432 : 3
		select_ln432_1 : 3
		zext_ln434 : 4
		mul_ln434 : 5
		add_ln433 : 4
		store_ln432 : 3
		store_ln432 : 4
		store_ln433 : 5
	State 2
	State 3
		add_ln434 : 1
	State 4
		zext_ln434_2 : 1
		connectivity_mask_addr : 2
		connectivity_mask_final_addr : 2
		connectivity_mask_load : 3
	State 5
		icmp_ln434 : 1
		br_ln434 : 2
		icmp_ln436 : 1
		br_ln436 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln432_fu_111   |    0    |    0    |    11   |
|   icmp   |   icmp_ln433_fu_135   |    0    |    0    |    9    |
|          |   icmp_ln434_fu_190   |    0    |    0    |    20   |
|          |   icmp_ln436_fu_196   |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln432_1_fu_117  |    0    |    0    |    16   |
|    add   |    add_ln432_fu_129   |    0    |    0    |    12   |
|          |    add_ln433_fu_161   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln432_fu_141  |    0    |    0    |    5    |
|          | select_ln432_1_fu_149 |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_202      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln434_fu_157   |    0    |    0    |    0    |
|   zext   |  zext_ln434_1_fu_182  |    0    |    0    |    0    |
|          |  zext_ln434_2_fu_185  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   110   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|   connectivity_mask_addr_reg_251   |   14   |
|connectivity_mask_final_addr_reg_256|   14   |
|              i_reg_218             |    5   |
|         icmp_ln432_reg_232         |    1   |
|         icmp_ln434_reg_261         |    1   |
|         icmp_ln436_reg_265         |    1   |
|       indvar_flatten_reg_225       |    9   |
|              j_reg_211             |    5   |
|        select_ln432_reg_236        |    5   |
|        zext_ln434_1_reg_246        |   12   |
|         zext_ln434_reg_241         |   12   |
+------------------------------------+--------+
|                Total               |   79   |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_82 |  p4  |   2  |  14  |   28   |
|    grp_fu_202    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_202    |  p1  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  1.548  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   79   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   79   |   137  |
+-----------+--------+--------+--------+--------+
