// Seed: 2578093387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1
    , id_11,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
  generate
    logic [-1 'b0 : 1] id_13, id_14;
  endgenerate
endmodule
