Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 18 15:08:33 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8499)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3679)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8499)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/ctr/current_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/ctr/current_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/ctr/current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/ctr/current_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/DataFF/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD1/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/Data_RD2/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/InstrFF/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/OldPCFF/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/aluResult/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rvmulti/dp/pcreg/q_reg[9]/Q (HIGH)

 There are 1267 register/latch pins with no clock driven by root clock pin: slow_clock_counter_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3679)
---------------------------------------------------
 There are 3679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.748        0.000                      0                   42        0.214        0.000                      0                   42       40.686        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        71.748        0.000                      0                   42        0.214        0.000                      0                   42       40.686        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       71.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.748ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.014ns  (logic 0.884ns (8.026%)  route 10.130ns (91.974%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.137 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        8.070    15.032    <hidden>
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.118    15.150 r  <hidden>
                         net (fo=3, routed)           0.918    16.068    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476    88.137    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.395    
                         clock uncertainty           -0.035    88.360    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTREGARSTREG)
                                                     -0.544    87.816    <hidden>
  -------------------------------------------------------------------
                         required time                         87.816    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                 71.748    

Slack (MET) :             71.949ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 0.884ns (7.968%)  route 10.210ns (92.032%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 88.092 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        8.070    15.032    <hidden>
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.118    15.150 r  <hidden>
                         net (fo=3, routed)           0.998    16.148    <hidden>
    SLICE_X12Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.430    88.092    <hidden>
    SLICE_X12Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.272    88.364    
                         clock uncertainty           -0.035    88.329    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)       -0.232    88.097    <hidden>
  -------------------------------------------------------------------
                         required time                         88.097    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                 71.949    

Slack (MET) :             71.950ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 0.884ns (8.180%)  route 9.923ns (91.820%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.132 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        8.070    15.032    <hidden>
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.118    15.150 r  <hidden>
                         net (fo=3, routed)           0.711    15.861    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471    88.132    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.390    
                         clock uncertainty           -0.035    88.355    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTREGB)
                                                     -0.544    87.811    <hidden>
  -------------------------------------------------------------------
                         required time                         87.811    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 71.950    

Slack (MET) :             78.942ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.915ns (24.675%)  route 2.793ns (75.325%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.132 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.462     6.834    rvmulti/ctr/rststate_reg[5]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.958 r  rvmulti/ctr/ram_i_2/O
                         net (fo=5, routed)           1.012     7.970    <hidden>
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.149     8.119 r  <hidden>
                         net (fo=2, routed)           0.643     8.762    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471    88.132    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.390    
                         clock uncertainty           -0.035    88.355    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    87.704    <hidden>
  -------------------------------------------------------------------
                         required time                         87.704    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 78.942    

Slack (MET) :             78.947ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.915ns (24.675%)  route 2.793ns (75.325%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.137 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.462     6.834    rvmulti/ctr/rststate_reg[5]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.958 r  rvmulti/ctr/ram_i_2/O
                         net (fo=5, routed)           1.012     7.970    <hidden>
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.149     8.119 r  <hidden>
                         net (fo=2, routed)           0.643     8.762    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476    88.137    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.395    
                         clock uncertainty           -0.035    88.360    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.651    87.709    <hidden>
  -------------------------------------------------------------------
                         required time                         87.709    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 78.947    

Slack (MET) :             79.698ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.766ns (23.622%)  route 2.477ns (76.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 88.132 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.462     6.834    rvmulti/ctr/rststate_reg[5]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.958 r  rvmulti/ctr/ram_i_2/O
                         net (fo=5, routed)           1.338     8.297    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471    88.132    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.390    
                         clock uncertainty           -0.035    88.355    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    87.995    <hidden>
  -------------------------------------------------------------------
                         required time                         87.995    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 79.698    

Slack (MET) :             79.703ns  (required time - arrival time)
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.766ns (23.622%)  route 2.477ns (76.378%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.137 - 83.333 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.462     6.834    rvmulti/ctr/rststate_reg[5]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.958 r  rvmulti/ctr/ram_i_2/O
                         net (fo=5, routed)           1.338     8.297    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476    88.137    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.258    88.395    
                         clock uncertainty           -0.035    88.360    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    88.000    <hidden>
  -------------------------------------------------------------------
                         required time                         88.000    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 79.703    

Slack (MET) :             79.990ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.923ns (27.389%)  route 2.447ns (72.611%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.109 - 83.333 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.073    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  slow_clock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  slow_clock_counter_reg[20]/Q
                         net (fo=1, routed)           0.725     6.254    slow_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.350 r  slow_clock_BUFG_inst/O
                         net (fo=1269, routed)        1.722     8.072    slow_clock_BUFG
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.443 r  slow_clock_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.443    slow_clock_counter_reg[20]_i_1_n_7
    SLICE_X16Y48         FDRE                                         r  slow_clock_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447    88.109    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  slow_clock_counter_reg[20]/C
                         clock pessimism              0.297    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.062    88.433    slow_clock_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 79.990    

Slack (MET) :             80.075ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            D3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.552ns (17.906%)  route 2.531ns (82.094%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.073    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  slow_clock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  slow_clock_counter_reg[20]/Q
                         net (fo=1, routed)           0.725     6.254    slow_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.350 r  slow_clock_BUFG_inst/O
                         net (fo=1269, routed)        1.805     8.156    slow_clock_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.493    88.154    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  D3_reg/C
                         clock pessimism              0.179    88.333    
                         clock uncertainty           -0.035    88.298    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067    88.231    D3_reg
  -------------------------------------------------------------------
                         required time                         88.231    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                 80.075    

Slack (MET) :             80.946ns  (required time - arrival time)
  Source:                 slow_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            slow_clock_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.806ns (75.584%)  route 0.583ns (24.416%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.109 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  slow_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  slow_clock_counter_reg[1]/Q
                         net (fo=1, routed)           0.583     6.111    slow_clock_counter_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  slow_clock_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    slow_clock_counter_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  slow_clock_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    slow_clock_counter_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  slow_clock_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    slow_clock_counter_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  slow_clock_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    slow_clock_counter_reg[12]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.461 r  slow_clock_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.461    slow_clock_counter_reg[16]_i_1_n_6
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.447    88.109    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  slow_clock_counter_reg[17]/C
                         clock pessimism              0.272    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.062    88.408    slow_clock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         88.408    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 80.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.767%)  route 0.102ns (29.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.555     1.426    <hidden>
    SLICE_X14Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.148     1.574 r  <hidden>
                         net (fo=1, routed)           0.102     1.675    <hidden>
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.098     1.773 r  <hidden>
                         net (fo=1, routed)           0.000     1.773    <hidden>
    SLICE_X12Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.936    <hidden>
    SLICE_X12Y22         FDRE                                         r  <hidden>
                         clock pessimism             -0.497     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.121     1.560    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.022%)  route 0.174ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.555     1.426    <hidden>
    SLICE_X12Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.148     1.574 r  <hidden>
                         net (fo=2, routed)           0.174     1.747    <hidden>
    SLICE_X14Y22         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.936    <hidden>
    SLICE_X14Y22         SRL16E                                       r  <hidden>
                         clock pessimism             -0.497     1.439    
    SLICE_X14Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.503    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rststate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.246%)  route 0.163ns (43.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.555     1.426    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  rststate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  rststate_reg[1]/Q
                         net (fo=8, routed)           0.163     1.752    rststate_reg[1]
    SLICE_X12Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  rststate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    p_0_in__0[0]
    SLICE_X12Y21         FDRE                                         r  rststate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.822     1.937    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  rststate_reg[0]/C
                         clock pessimism             -0.511     1.426    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120     1.546    rststate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    <hidden>
    SLICE_X12Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.148     1.572 r  <hidden>
                         net (fo=1, routed)           0.116     1.688    <hidden>
    SLICE_X12Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.819     1.934    <hidden>
    SLICE_X12Y23         FDRE                                         r  <hidden>
                         clock pessimism             -0.510     1.424    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.006     1.430    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rststate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.073%)  route 0.178ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  rststate_reg[3]/Q
                         net (fo=9, routed)           0.178     1.765    rststate_reg[3]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  rststate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_0_in__0[4]
    SLICE_X12Y23         FDRE                                         r  rststate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.819     1.934    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[4]/C
                         clock pessimism             -0.510     1.424    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.121     1.545    rststate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rststate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  rststate_reg[2]/Q
                         net (fo=9, routed)           0.194     1.782    rststate_reg[2]
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  rststate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    p_0_in__0[5]
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.936    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
                         clock pessimism             -0.497     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120     1.559    rststate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rststate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.297%)  route 0.198ns (48.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  rststate_reg[2]/Q
                         net (fo=9, routed)           0.198     1.786    rststate_reg[2]
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  rststate[6]_i_1/O
                         net (fo=1, routed)           0.000     1.831    p_0_in__0[6]
    SLICE_X12Y22         FDRE                                         r  rststate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.936    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[6]/C
                         clock pessimism             -0.497     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.121     1.560    rststate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rststate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.052%)  route 0.193ns (47.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  rststate_reg[4]/Q
                         net (fo=9, routed)           0.193     1.780    rststate_reg[4]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  rststate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    p_0_in__0[2]
    SLICE_X12Y23         FDRE                                         r  rststate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.819     1.934    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[2]/C
                         clock pessimism             -0.510     1.424    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.120     1.544    rststate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rststate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.539%)  route 0.197ns (48.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.424    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  rststate_reg[4]/Q
                         net (fo=9, routed)           0.197     1.784    rststate_reg[4]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  rststate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    p_0_in__0[3]
    SLICE_X12Y23         FDRE                                         r  rststate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.819     1.934    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rststate_reg[3]/C
                         clock pessimism             -0.510     1.424    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.121     1.545    rststate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rststate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rststate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.555     1.426    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  rststate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  rststate_reg[0]/Q
                         net (fo=8, routed)           0.198     1.788    rststate_reg[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  rststate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    p_0_in__0[1]
    SLICE_X12Y21         FDRE                                         r  rststate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.822     1.937    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  rststate_reg[1]/C
                         clock pessimism             -0.511     1.426    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.121     1.547    rststate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y12    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y12    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y63     D3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X6Y31     led_green_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y21    rststate_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y21    rststate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y23    rststate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y23    rststate_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y23    rststate_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X14Y22    <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X14Y22    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X0Y63     D3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X0Y63     D3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X6Y31     led_green_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X6Y31     led_green_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X12Y21    rststate_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X12Y21    rststate_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X12Y21    rststate_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X12Y21    rststate_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X14Y22    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X14Y22    <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y63     D3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y63     D3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y31     led_green_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X6Y31     led_green_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X12Y21    rststate_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X12Y21    rststate_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X12Y21    rststate_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X12Y21    rststate_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2356 Endpoints
Min Delay          2356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/rf/rf_reg[17][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.604ns  (logic 2.937ns (20.111%)  route 11.667ns (79.889%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.833    rvmulti/dp/Data_RD1/q_reg[7]_i_2__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  rvmulti/dp/Data_RD1/ram_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.947    rvmulti/dp/Data_RD1/ram_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  rvmulti/dp/Data_RD1/q_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    rvmulti/dp/Data_RD1/q_reg[15]_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  rvmulti/dp/Data_RD1/q_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.175    rvmulti/dp/Data_RD1/q_reg[19]_i_2__1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  rvmulti/dp/Data_RD1/q_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    rvmulti/dp/Data_RD1/q_reg[23]_i_2__1_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  rvmulti/dp/Data_RD1/q_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.403    rvmulti/dp/Data_RD1/q_reg[27]_i_2__1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.625 r  rvmulti/dp/Data_RD1/q_reg[31]_i_3__1/O[0]
                         net (fo=1, routed)           0.448     9.073    rvmulti/dp/Data_RD1/data0[28]
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.299     9.372 r  rvmulti/dp/Data_RD1/rf[31][28]_i_2/O
                         net (fo=2, routed)           1.208    10.579    rvmulti/ctr/rf_reg[0][28]
    SLICE_X6Y33          LUT5 (Prop_lut5_I2_O)        0.124    10.703 r  rvmulti/ctr/rf[31][28]_i_1/O
                         net (fo=34, routed)          3.900    14.604    rvmulti/dp/rf/rf_reg[0][31]_0[28]
    SLICE_X16Y39         FDRE                                         r  rvmulti/dp/rf/rf_reg[17][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/rf/rf_reg[18][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.303ns  (logic 2.937ns (20.534%)  route 11.366ns (79.466%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.833    rvmulti/dp/Data_RD1/q_reg[7]_i_2__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  rvmulti/dp/Data_RD1/ram_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.947    rvmulti/dp/Data_RD1/ram_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  rvmulti/dp/Data_RD1/q_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    rvmulti/dp/Data_RD1/q_reg[15]_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  rvmulti/dp/Data_RD1/q_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.175    rvmulti/dp/Data_RD1/q_reg[19]_i_2__1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  rvmulti/dp/Data_RD1/q_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    rvmulti/dp/Data_RD1/q_reg[23]_i_2__1_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  rvmulti/dp/Data_RD1/q_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.403    rvmulti/dp/Data_RD1/q_reg[27]_i_2__1_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.625 r  rvmulti/dp/Data_RD1/q_reg[31]_i_3__1/O[0]
                         net (fo=1, routed)           0.448     9.073    rvmulti/dp/Data_RD1/data0[28]
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.299     9.372 r  rvmulti/dp/Data_RD1/rf[31][28]_i_2/O
                         net (fo=2, routed)           1.208    10.579    rvmulti/ctr/rf_reg[0][28]
    SLICE_X6Y33          LUT5 (Prop_lut5_I2_O)        0.124    10.703 r  rvmulti/ctr/rf[31][28]_i_1/O
                         net (fo=34, routed)          3.600    14.303    rvmulti/dp/rf/rf_reg[0][31]_0[28]
    SLICE_X17Y39         FDRE                                         r  rvmulti/dp/rf/rf_reg[18][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/rf/rf_reg[26][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.077ns  (logic 2.843ns (20.196%)  route 11.234ns (79.804%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.833    rvmulti/dp/Data_RD1/q_reg[7]_i_2__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  rvmulti/dp/Data_RD1/ram_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.947    rvmulti/dp/Data_RD1/ram_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  rvmulti/dp/Data_RD1/q_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    rvmulti/dp/Data_RD1/q_reg[15]_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  rvmulti/dp/Data_RD1/q_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.175    rvmulti/dp/Data_RD1/q_reg[19]_i_2__1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  rvmulti/dp/Data_RD1/q_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    rvmulti/dp/Data_RD1/q_reg[23]_i_2__1_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.528 r  rvmulti/dp/Data_RD1/q_reg[27]_i_2__1/O[2]
                         net (fo=1, routed)           0.961     9.488    rvmulti/dp/Data_RD1/data0[26]
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.302     9.790 r  rvmulti/dp/Data_RD1/rf[31][26]_i_2/O
                         net (fo=2, routed)           1.298    11.089    rvmulti/ctr/rf_reg[0][26]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    11.213 r  rvmulti/ctr/rf[31][26]_i_1/O
                         net (fo=34, routed)          2.864    14.077    rvmulti/dp/rf/rf_reg[0][31]_0[26]
    SLICE_X4Y33          FDRE                                         r  rvmulti/dp/rf/rf_reg[26][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 2.071ns (14.735%)  route 11.984ns (85.265%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          2.053    14.055    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X6Y28          FDCE                                         r  rvmulti/dp/pcreg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 2.071ns (14.735%)  route 11.984ns (85.265%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          2.053    14.055    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X6Y28          FDCE                                         r  rvmulti/dp/pcreg/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 2.071ns (14.735%)  route 11.984ns (85.265%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          2.053    14.055    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X6Y28          FDCE                                         r  rvmulti/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 2.071ns (14.735%)  route 11.984ns (85.265%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          2.053    14.055    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X6Y28          FDCE                                         r  rvmulti/dp/pcreg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 2.071ns (14.735%)  route 11.984ns (85.265%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          2.053    14.055    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X6Y28          FDCE                                         r  rvmulti/dp/pcreg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/rf/rf_reg[12][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.931ns  (logic 2.843ns (20.408%)  route 11.088ns (79.592%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.833    rvmulti/dp/Data_RD1/q_reg[7]_i_2__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  rvmulti/dp/Data_RD1/ram_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.947    rvmulti/dp/Data_RD1/ram_i_51_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.061 r  rvmulti/dp/Data_RD1/q_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.061    rvmulti/dp/Data_RD1/q_reg[15]_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.175 r  rvmulti/dp/Data_RD1/q_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.175    rvmulti/dp/Data_RD1/q_reg[19]_i_2__1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.289 r  rvmulti/dp/Data_RD1/q_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.289    rvmulti/dp/Data_RD1/q_reg[23]_i_2__1_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.528 r  rvmulti/dp/Data_RD1/q_reg[27]_i_2__1/O[2]
                         net (fo=1, routed)           0.961     9.488    rvmulti/dp/Data_RD1/data0[26]
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.302     9.790 r  rvmulti/dp/Data_RD1/rf[31][26]_i_2/O
                         net (fo=2, routed)           1.298    11.089    rvmulti/ctr/rf_reg[0][26]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124    11.213 r  rvmulti/ctr/rf[31][26]_i_1/O
                         net (fo=34, routed)          2.718    13.931    rvmulti/dp/rf/rf_reg[0][31]_0[26]
    SLICE_X7Y33          FDRE                                         r  rvmulti/dp/rf/rf_reg[12][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvmulti/dp/pcreg/q_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.871ns  (logic 2.071ns (14.931%)  route 11.800ns (85.069%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         3.610     4.066    rvmulti/ctr/current_state[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.124     4.190 r  rvmulti/ctr/i__carry_i_11/O
                         net (fo=39, routed)          1.665     5.855    rvmulti/dp/Data_RD1/q_reg[30]_2
    SLICE_X16Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.979 r  rvmulti/dp/Data_RD1/i__carry__5_i_3/O
                         net (fo=7, routed)           1.301     7.281    rvmulti/dp/Data_RD1/q_reg[27]_1[1]
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.405 f  rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17/O
                         net (fo=2, routed)           0.446     7.851    rvmulti/dp/Data_RD1/ALUResult2_carry__2_i_17_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.975 r  rvmulti/dp/Data_RD1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.764     8.739    rvmulti/dp/Data_RD1/i__carry__1_i_6_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.863 r  rvmulti/dp/Data_RD1/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.863    rvmulti/dp/alu/q[31]_i_2__0_1[0]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.399 r  rvmulti/dp/alu/Z0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.157    10.556    rvmulti/dp/Data_RD1/CO[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.313    10.869 r  rvmulti/dp/Data_RD1/q[31]_i_2__0/O
                         net (fo=1, routed)           0.988    11.856    rvmulti/ctr/q_reg[0]_1
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.146    12.002 r  rvmulti/ctr/q[31]_i_1/O
                         net (fo=32, routed)          1.868    13.871    rvmulti/dp/pcreg/q_reg[0]_5[0]
    SLICE_X9Y34          FDCE                                         r  rvmulti/dp/pcreg/q_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.900%)  route 0.129ns (50.100%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[18]/C
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rvmulti/dp/pcreg/q_reg[18]/Q
                         net (fo=3, routed)           0.129     0.257    rvmulti/dp/OldPCFF/q_reg[31]_0[18]
    SLICE_X16Y34         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[27]/C
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rvmulti/dp/pcreg/q_reg[27]/Q
                         net (fo=3, routed)           0.131     0.259    rvmulti/dp/OldPCFF/q_reg[31]_0[27]
    SLICE_X16Y34         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[16]/C
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/pcreg/q_reg[16]/Q
                         net (fo=3, routed)           0.132     0.273    rvmulti/dp/OldPCFF/q_reg[31]_0[16]
    SLICE_X16Y31         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.340%)  route 0.134ns (48.660%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[14]/C
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/pcreg/q_reg[14]/Q
                         net (fo=3, routed)           0.134     0.275    rvmulti/dp/OldPCFF/q_reg[31]_0[14]
    SLICE_X16Y31         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/toggle_value_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.882%)  route 0.136ns (49.118%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[2]/C
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[2]/Q
                         net (fo=6, routed)           0.136     0.277    rvmulti/dp/Q[2]
    SLICE_X7Y27          LDCE                                         r  rvmulti/dp/toggle_value_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.164ns (58.301%)  route 0.117ns (41.699%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[21]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rvmulti/dp/pcreg/q_reg[21]/Q
                         net (fo=3, routed)           0.117     0.281    rvmulti/dp/OldPCFF/q_reg[31]_0[21]
    SLICE_X4Y29          FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.313%)  route 0.170ns (54.687%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[13]/C
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/pcreg/q_reg[13]/Q
                         net (fo=3, routed)           0.170     0.311    rvmulti/dp/OldPCFF/q_reg[31]_0[13]
    SLICE_X16Y32         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[9]/C
    SLICE_X17Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/pcreg/q_reg[9]/Q
                         net (fo=3, routed)           0.184     0.325    rvmulti/dp/OldPCFF/q_reg[31]_0[9]
    SLICE_X16Y28         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.897%)  route 0.188ns (57.103%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[22]/C
    SLICE_X16Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/pcreg/q_reg[22]/Q
                         net (fo=3, routed)           0.188     0.329    rvmulti/dp/OldPCFF/q_reg[31]_0[22]
    SLICE_X16Y32         FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvmulti/dp/pcreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvmulti/dp/OldPCFF/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.148ns (43.886%)  route 0.189ns (56.114%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  rvmulti/dp/pcreg/q_reg[8]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  rvmulti/dp/pcreg/q_reg[8]/Q
                         net (fo=3, routed)           0.189     0.337    rvmulti/dp/OldPCFF/q_reg[31]_0[8]
    SLICE_X7Y26          FDCE                                         r  rvmulti/dp/OldPCFF/q_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1331 Endpoints
Min Delay          1331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[10][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 0.766ns (6.400%)  route 11.203ns (93.600%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)       10.060    17.022    rvmulti/dp/rf/SR[0]
    SLICE_X11Y25         FDRE                                         r  rvmulti/dp/rf/rf_reg[10][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[3][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 0.766ns (6.400%)  route 11.203ns (93.600%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)       10.060    17.022    rvmulti/dp/rf/SR[0]
    SLICE_X10Y25         FDRE                                         r  rvmulti/dp/rf/rf_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[30][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 0.766ns (6.494%)  route 11.029ns (93.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.887    16.849    rvmulti/dp/rf/SR[0]
    SLICE_X10Y24         FDRE                                         r  rvmulti/dp/rf/rf_reg[30][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[30][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 0.766ns (6.494%)  route 11.029ns (93.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.887    16.849    rvmulti/dp/rf/SR[0]
    SLICE_X10Y24         FDRE                                         r  rvmulti/dp/rf/rf_reg[30][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[31][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 0.766ns (6.494%)  route 11.029ns (93.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.887    16.849    rvmulti/dp/rf/SR[0]
    SLICE_X11Y24         FDRE                                         r  rvmulti/dp/rf/rf_reg[31][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[31][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 0.766ns (6.494%)  route 11.029ns (93.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.887    16.849    rvmulti/dp/rf/SR[0]
    SLICE_X11Y24         FDRE                                         r  rvmulti/dp/rf/rf_reg[31][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 0.766ns (6.522%)  route 10.980ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.837    16.799    rvmulti/dp/InstrFF/SR[0]
    SLICE_X11Y26         FDCE                                         f  rvmulti/dp/InstrFF/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 0.766ns (6.522%)  route 10.980ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.837    16.799    rvmulti/dp/InstrFF/SR[0]
    SLICE_X11Y26         FDCE                                         f  rvmulti/dp/InstrFF/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[21]_rep__1/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 0.766ns (6.522%)  route 10.980ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 f  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.837    16.799    rvmulti/dp/InstrFF/SR[0]
    SLICE_X11Y26         FDCE                                         f  rvmulti/dp/InstrFF/q_reg[21]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rststate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/rf/rf_reg[28][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 0.766ns (6.522%)  route 10.980ns (93.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.546     5.054    CLK12MHZ_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  rststate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.572 f  rststate_reg[5]/Q
                         net (fo=3, routed)           0.676     6.248    rvmulti/ctr/Q[5]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  rvmulti/ctr/ram_i_36/O
                         net (fo=7, routed)           0.466     6.838    rvmulti/dp/rf/rf_reg[0][0]_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.962 r  rvmulti/dp/rf/ram_i_1/O
                         net (fo=1258, routed)        9.837    16.799    rvmulti/dp/rf/SR[0]
    SLICE_X10Y26         FDRE                                         r  rvmulti/dp/rf/rf_reg[28][1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/DataFF/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.204ns (51.594%)  route 0.191ns (48.406%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.468    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.672 r  <hidden>
                         net (fo=2, routed)           0.191     1.864    rvmulti/dp/DataFF/D[8]
    SLICE_X8Y29          FDCE                                         r  rvmulti/dp/DataFF/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.204ns (45.193%)  route 0.247ns (54.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.464    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204     1.668 r  <hidden>
                         net (fo=2, routed)           0.247     1.916    rvmulti/dp/InstrFF/q_reg[31]_13[24]
    SLICE_X8Y30          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/DataFF/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.204ns (44.700%)  route 0.252ns (55.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.468    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.672 r  <hidden>
                         net (fo=2, routed)           0.252     1.925    rvmulti/dp/DataFF/D[0]
    SLICE_X8Y27          FDCE                                         r  rvmulti/dp/DataFF/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.204ns (44.525%)  route 0.254ns (55.475%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.468    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.672 r  <hidden>
                         net (fo=2, routed)           0.254     1.926    rvmulti/dp/InstrFF/q_reg[31]_13[2]
    SLICE_X8Y28          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[15]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.204ns (43.362%)  route 0.266ns (56.638%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.468    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.204     1.672 r  <hidden>
                         net (fo=5, routed)           0.266     1.939    rvmulti/dp/InstrFF/q_reg[31]_13[15]
    SLICE_X8Y33          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[15]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[15]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.204ns (43.362%)  route 0.266ns (56.638%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.468    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.204     1.672 r  <hidden>
                         net (fo=5, routed)           0.266     1.939    rvmulti/dp/InstrFF/q_reg[31]_13[15]
    SLICE_X8Y33          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[15]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.204ns (42.173%)  route 0.280ns (57.827%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.464    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.204     1.668 r  <hidden>
                         net (fo=2, routed)           0.280     1.948    rvmulti/dp/InstrFF/q_reg[31]_13[31]
    SLICE_X6Y32          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/DataFF/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.204ns (41.853%)  route 0.283ns (58.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.464    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.668 r  <hidden>
                         net (fo=2, routed)           0.283     1.952    rvmulti/dp/DataFF/D[19]
    SLICE_X15Y31         FDCE                                         r  rvmulti/dp/DataFF/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/InstrFF/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.204ns (41.308%)  route 0.290ns (58.692%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.464    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     1.668 r  <hidden>
                         net (fo=2, routed)           0.290     1.958    rvmulti/dp/InstrFF/q_reg[31]_13[26]
    SLICE_X6Y30          FDCE                                         r  rvmulti/dp/InstrFF/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            rvmulti/dp/DataFF/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.204ns (41.208%)  route 0.291ns (58.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.464    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     1.668 r  <hidden>
                         net (fo=2, routed)           0.291     1.959    rvmulti/dp/DataFF/D[30]
    SLICE_X7Y32          FDCE                                         r  rvmulti/dp/DataFF/q_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.693ns  (logic 2.721ns (21.437%)  route 9.972ns (78.563%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.053 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/O[1]
                         net (fo=2, routed)           1.007     9.060    rvmulti/dp/Data_RD1/q_reg[27]_0[1]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.329     9.389 r  rvmulti/dp/Data_RD1/rf[31][5]_i_2/O
                         net (fo=1, routed)           0.833    10.221    rvmulti/dp/InstrFF/rf_reg[0][5]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.547 r  rvmulti/dp/InstrFF/rf[31][5]_i_1/O
                         net (fo=35, routed)          0.925    11.472    rvmulti/ctr/D[1]
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.124    11.596 r  rvmulti/ctr/ram_i_30/O
                         net (fo=2, routed)           1.097    12.693    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476     4.804    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.692ns  (logic 2.721ns (21.439%)  route 9.971ns (78.561%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.719 r  rvmulti/dp/Data_RD1/ram_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.719    rvmulti/dp/Data_RD1/ram_i_53_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.053 r  rvmulti/dp/Data_RD1/q_reg[7]_i_2__1/O[1]
                         net (fo=2, routed)           1.007     9.060    rvmulti/dp/Data_RD1/q_reg[27]_0[1]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.329     9.389 r  rvmulti/dp/Data_RD1/rf[31][5]_i_2/O
                         net (fo=1, routed)           0.833    10.221    rvmulti/dp/InstrFF/rf_reg[0][5]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.547 r  rvmulti/dp/InstrFF/rf[31][5]_i_1/O
                         net (fo=35, routed)          0.925    11.472    rvmulti/ctr/D[1]
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.124    11.596 r  rvmulti/ctr/ram_i_30/O
                         net (fo=2, routed)           1.095    12.692    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.048ns  (logic 2.216ns (18.393%)  route 9.832ns (81.607%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           0.980     7.011    rvmulti/dp/alu/DI[1]
    SLICE_X10Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.531 r  rvmulti/dp/alu/ALUResult0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    rvmulti/dp/alu/ALUResult0_inferred__0/i__carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.750 r  rvmulti/dp/alu/ALUResult0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.815     8.565    rvmulti/dp/Data_RD1/q_reg[6]_1[0]
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.295     8.860 r  rvmulti/dp/Data_RD1/rf[31][4]_i_2/O
                         net (fo=2, routed)           0.883     9.744    rvmulti/ctr/rf_reg[0][4]_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.868 r  rvmulti/ctr/rf[31][4]_i_1/O
                         net (fo=35, routed)          0.889    10.757    rvmulti/ctr/q_reg[13]_0[0]
    SLICE_X16Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.881 r  rvmulti/ctr/ram_i_31/O
                         net (fo=2, routed)           1.167    12.048    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476     4.804    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.047ns  (logic 2.216ns (18.395%)  route 9.831ns (81.605%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           0.980     7.011    rvmulti/dp/alu/DI[1]
    SLICE_X10Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.531 r  rvmulti/dp/alu/ALUResult0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    rvmulti/dp/alu/ALUResult0_inferred__0/i__carry_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.750 r  rvmulti/dp/alu/ALUResult0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.815     8.565    rvmulti/dp/Data_RD1/q_reg[6]_1[0]
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.295     8.860 r  rvmulti/dp/Data_RD1/rf[31][4]_i_2/O
                         net (fo=2, routed)           0.883     9.744    rvmulti/ctr/rf_reg[0][4]_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.868 r  rvmulti/ctr/rf[31][4]_i_1/O
                         net (fo=35, routed)          0.889    10.757    rvmulti/ctr/q_reg[13]_0[0]
    SLICE_X16Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.881 r  rvmulti/ctr/ram_i_31/O
                         net (fo=2, routed)           1.166    12.047    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.995ns  (logic 2.128ns (17.741%)  route 9.867ns (82.259%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.809 r  rvmulti/dp/Data_RD1/ram_i_53/O[3]
                         net (fo=1, routed)           0.961     8.770    rvmulti/dp/Data_RD1/data0[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.306     9.076 r  rvmulti/dp/Data_RD1/ram_i_46/O
                         net (fo=3, routed)           1.361    10.437    rvmulti/dp/pcreg/q_reg[31]_6
    SLICE_X16Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.561 r  rvmulti/dp/pcreg/ram_i_32/O
                         net (fo=3, routed)           1.433    11.995    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476     4.804    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.805ns  (logic 2.128ns (18.026%)  route 9.677ns (81.974%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.809 r  rvmulti/dp/Data_RD1/ram_i_53/O[3]
                         net (fo=1, routed)           0.961     8.770    rvmulti/dp/Data_RD1/data0[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.306     9.076 r  rvmulti/dp/Data_RD1/ram_i_46/O
                         net (fo=3, routed)           1.361    10.437    rvmulti/dp/pcreg/q_reg[31]_6
    SLICE_X16Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.561 r  rvmulti/dp/pcreg/ram_i_32/O
                         net (fo=3, routed)           1.244    11.805    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.180ns  (logic 2.188ns (19.570%)  route 8.992ns (80.430%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.749 r  rvmulti/dp/Data_RD1/ram_i_53/O[2]
                         net (fo=1, routed)           0.570     8.318    rvmulti/dp/Data_RD1/data0[2]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.302     8.620 r  rvmulti/dp/Data_RD1/q[2]_i_3/O
                         net (fo=1, routed)           0.811     9.431    rvmulti/dp/InstrFF/q_reg[2]_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.555 r  rvmulti/dp/InstrFF/q[2]_i_1/O
                         net (fo=3, routed)           0.608    10.163    rvmulti/ctr/q_reg[31]_2[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    10.287 r  rvmulti/ctr/ram_i_33/O
                         net (fo=3, routed)           0.893    11.180    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.476     4.804    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.179ns  (logic 2.188ns (19.573%)  route 8.991ns (80.427%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  rvmulti/ctr/current_state_reg[3]/Q
                         net (fo=119, routed)         1.497     1.953    rvmulti/ctr/current_state[3]
    SLICE_X4Y29          LUT4 (Prop_lut4_I0_O)        0.152     2.105 f  rvmulti/ctr/i__carry_i_12/O
                         net (fo=36, routed)          3.601     5.706    rvmulti/dp/Data_RD1/q_reg[30]_3
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.032 r  rvmulti/dp/Data_RD1/i__carry_i_3/O
                         net (fo=6, routed)           1.013     7.045    rvmulti/dp/Data_RD1/SrcA[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.169 r  rvmulti/dp/Data_RD1/ram_i_62/O
                         net (fo=1, routed)           0.000     7.169    rvmulti/dp/Data_RD1/ram_i_62_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.749 r  rvmulti/dp/Data_RD1/ram_i_53/O[2]
                         net (fo=1, routed)           0.570     8.318    rvmulti/dp/Data_RD1/data0[2]
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.302     8.620 r  rvmulti/dp/Data_RD1/q[2]_i_3/O
                         net (fo=1, routed)           0.811     9.431    rvmulti/dp/InstrFF/q_reg[2]_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.555 r  rvmulti/dp/InstrFF/q[2]_i_1/O
                         net (fo=3, routed)           0.608    10.163    rvmulti/ctr/q_reg[31]_2[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    10.287 r  rvmulti/ctr/ram_i_33/O
                         net (fo=3, routed)           0.892    11.179    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.580ns (12.696%)  route 3.988ns (87.304%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[1]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[1]/Q
                         net (fo=109, routed)         2.863     3.319    rvmulti/ctr/current_state[1]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.443 r  rvmulti/ctr/ram_i_3/O
                         net (fo=4, routed)           1.125     4.568    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/ctr/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 0.580ns (13.543%)  route 3.703ns (86.457%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  rvmulti/ctr/current_state_reg[1]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rvmulti/ctr/current_state_reg[1]/Q
                         net (fo=109, routed)         2.863     3.319    rvmulti/ctr/current_state[1]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.443 r  rvmulti/ctr/ram_i_3/O
                         net (fo=4, routed)           0.840     4.283    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.471     4.799    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.503%)  route 0.293ns (67.497%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[11]/C
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[11]/Q
                         net (fo=7, routed)           0.293     0.434    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     1.984    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.485%)  route 0.307ns (68.515%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[21]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[21]/Q
                         net (fo=8, routed)           0.307     0.448    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.338%)  route 0.328ns (66.662%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[6]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rvmulti/dp/Data_RD2/q_reg[6]/Q
                         net (fo=4, routed)           0.328     0.492    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     1.984    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.661%)  route 0.369ns (72.339%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[2]/C
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[2]/Q
                         net (fo=6, routed)           0.369     0.510    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     1.984    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.797%)  route 0.385ns (73.203%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[30]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[30]/Q
                         net (fo=7, routed)           0.385     0.526    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.687%)  route 0.370ns (69.313%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[31]/C
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rvmulti/dp/Data_RD2/q_reg[31]/Q
                         net (fo=6, routed)           0.370     0.534    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.243%)  route 0.417ns (71.757%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[22]/C
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rvmulti/dp/Data_RD2/q_reg[22]/Q
                         net (fo=8, routed)           0.417     0.581    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.128%)  route 0.419ns (71.872%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[29]/C
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rvmulti/dp/Data_RD2/q_reg[29]/Q
                         net (fo=8, routed)           0.419     0.583    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 rvmulti/dp/toggle_value_reg_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            led_green_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.248ns (40.649%)  route 0.362ns (59.351%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          LDCE                         0.000     0.000 r  rvmulti/dp/toggle_value_reg_reg[31]/G
    SLICE_X7Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rvmulti/dp/toggle_value_reg_reg[31]/Q
                         net (fo=1, routed)           0.139     0.297    rvmulti/dp/toggle_value[31]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  rvmulti/dp/led_green_i_4/O
                         net (fo=1, routed)           0.223     0.565    rvmulti/dp/led_green_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.610 r  rvmulti/dp/led_green_i_1/O
                         net (fo=1, routed)           0.000     0.610    p_0_in
    SLICE_X6Y31          FDRE                                         r  led_green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.968    CLK12MHZ_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  led_green_reg/C

Slack:                    inf
  Source:                 rvmulti/dp/Data_RD2/q_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.828%)  route 0.477ns (77.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE                         0.000     0.000 r  rvmulti/dp/Data_RD2/q_reg[26]/C
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvmulti/dp/Data_RD2/q_reg[26]/Q
                         net (fo=5, routed)           0.477     0.618    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.867     1.982    <hidden>
    RAMB18_X0Y12         RAMB18E1                                     r  <hidden>





