<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\PREDATOR\Documents\RISC_V_LIB_S6B\RISC_V_LIB_S6B\src\RISC_V_S6B.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 15 13:29:14 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.287s, Peak memory usage = 188.836MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.124s, Peak memory usage = 188.836MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 188.836MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.092s, Peak memory usage = 188.836MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 189.758MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 189.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 189.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 190.043MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.472s, Peak memory usage = 194.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 194.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 194.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 227.461MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.178s, Peak memory usage = 227.461MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.362s, Peak memory usage = 228.617MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 228.617MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2080</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2036</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2220</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>917</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2477(2221 LUT, 64 ALU, 32 RAM16) / 8640</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2080 / 6693</td>
<td>32%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2080 / 6693</td>
<td>32%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>25.602(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[59]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/RAD[0]</td>
</tr>
<tr>
<td>12.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/DO[0]</td>
</tr>
<tr>
<td>13.186</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/F</td>
</tr>
<tr>
<td>15.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/I3</td>
</tr>
<tr>
<td>15.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s1/I2</td>
</tr>
<tr>
<td>17.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_8_s1/F</td>
</tr>
<tr>
<td>18.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/I3</td>
</tr>
<tr>
<td>19.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_8_s/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>21.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>21.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>21.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>21.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>21.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>21.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>21.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>21.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>21.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>21.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>21.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>21.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>21.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>21.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>21.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>21.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>21.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>21.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>22.433</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/SUM</td>
</tr>
<tr>
<td>23.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/I0</td>
</tr>
<tr>
<td>24.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>25.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>26.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>26.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>27.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>29.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>30.535</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>31.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>32.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>33.903</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>34.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>36.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>dmem/n8404_s1/F</td>
</tr>
<tr>
<td>37.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8500_s0/I1</td>
</tr>
<tr>
<td>39.015</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>dmem/n8500_s0/F</td>
</tr>
<tr>
<td>39.741</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_31_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_31_s0/CLK</td>
</tr>
<tr>
<td>20.683</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmem/RAM[59]_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.631, 47.753%; route: 19.926, 51.072%; tC2Q: 0.458, 1.175%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[59]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/RAD[0]</td>
</tr>
<tr>
<td>12.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/DO[0]</td>
</tr>
<tr>
<td>13.186</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/F</td>
</tr>
<tr>
<td>15.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/I3</td>
</tr>
<tr>
<td>15.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s1/I2</td>
</tr>
<tr>
<td>17.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_8_s1/F</td>
</tr>
<tr>
<td>18.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/I3</td>
</tr>
<tr>
<td>19.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_8_s/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>21.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>21.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>21.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>21.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>21.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>21.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>21.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>21.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>21.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>21.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>21.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>21.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>21.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>21.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>21.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>21.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>21.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>21.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>22.433</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/SUM</td>
</tr>
<tr>
<td>23.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/I0</td>
</tr>
<tr>
<td>24.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>25.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>26.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>26.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>27.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>29.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>30.535</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>31.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>32.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>33.903</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>34.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>36.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>dmem/n8404_s1/F</td>
</tr>
<tr>
<td>37.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rd2_31_s131/I1</td>
</tr>
<tr>
<td>39.015</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>rvsingle/dp/rf/rd2_31_s131/F</td>
</tr>
<tr>
<td>39.741</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_31_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_31_s0/CLK</td>
</tr>
<tr>
<td>20.683</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmem/RAM[59]_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.631, 47.753%; route: 19.926, 51.072%; tC2Q: 0.458, 1.175%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[59]_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/RAD[0]</td>
</tr>
<tr>
<td>12.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/DO[0]</td>
</tr>
<tr>
<td>13.186</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/F</td>
</tr>
<tr>
<td>15.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/I3</td>
</tr>
<tr>
<td>15.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s1/I2</td>
</tr>
<tr>
<td>17.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_8_s1/F</td>
</tr>
<tr>
<td>18.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/I3</td>
</tr>
<tr>
<td>19.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_8_s/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>21.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>21.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>21.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>21.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>21.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>21.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>21.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>21.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>21.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>21.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>21.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>21.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>21.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>21.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>21.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>21.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>21.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>21.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>22.433</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/SUM</td>
</tr>
<tr>
<td>23.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/I0</td>
</tr>
<tr>
<td>24.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>25.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>26.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>26.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>27.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>29.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>30.535</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>31.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>32.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>33.903</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>34.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>36.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>dmem/n8404_s1/F</td>
</tr>
<tr>
<td>37.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8500_s0/I1</td>
</tr>
<tr>
<td>39.015</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>dmem/n8500_s0/F</td>
</tr>
<tr>
<td>39.741</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_30_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_30_s0/CLK</td>
</tr>
<tr>
<td>20.683</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmem/RAM[59]_30_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.631, 47.753%; route: 19.926, 51.072%; tC2Q: 0.458, 1.175%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[59]_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/RAD[0]</td>
</tr>
<tr>
<td>12.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/DO[0]</td>
</tr>
<tr>
<td>13.186</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/F</td>
</tr>
<tr>
<td>15.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/I3</td>
</tr>
<tr>
<td>15.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s1/I2</td>
</tr>
<tr>
<td>17.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_8_s1/F</td>
</tr>
<tr>
<td>18.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/I3</td>
</tr>
<tr>
<td>19.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_8_s/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>21.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>21.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>21.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>21.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>21.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>21.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>21.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>21.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>21.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>21.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>21.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>21.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>21.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>21.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>21.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>21.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>21.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>21.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>22.433</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/SUM</td>
</tr>
<tr>
<td>23.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/I0</td>
</tr>
<tr>
<td>24.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>25.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>26.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>26.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>27.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>29.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>30.535</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>31.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>32.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>33.903</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>34.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>36.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>dmem/n8404_s1/F</td>
</tr>
<tr>
<td>37.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rd2_31_s131/I1</td>
</tr>
<tr>
<td>39.015</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>rvsingle/dp/rf/rd2_31_s131/F</td>
</tr>
<tr>
<td>39.741</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_30_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_30_s0/CLK</td>
</tr>
<tr>
<td>20.683</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmem/RAM[59]_30_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.631, 47.753%; route: 19.926, 51.072%; tC2Q: 0.458, 1.175%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.683</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[59]_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13723/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13662/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>11.006</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>11.966</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/RAD[0]</td>
</tr>
<tr>
<td>12.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_2_s0/DO[0]</td>
</tr>
<tr>
<td>13.186</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.285</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>rvsingle/dp/rf/rf_DOL_8_G[0]_s1/F</td>
</tr>
<tr>
<td>15.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/I3</td>
</tr>
<tr>
<td>15.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s5/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s1/I2</td>
</tr>
<tr>
<td>17.653</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/Bout_8_s1/F</td>
</tr>
<tr>
<td>18.612</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/I3</td>
</tr>
<tr>
<td>19.238</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_8_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_8_s/I1</td>
</tr>
<tr>
<td>21.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>21.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>21.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>21.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>21.357</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>21.414</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>21.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>21.471</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>21.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>21.528</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>21.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>21.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>21.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>21.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>21.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>21.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>21.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>21.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>21.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>21.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>22.433</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_20_s/SUM</td>
</tr>
<tr>
<td>23.393</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/I0</td>
</tr>
<tr>
<td>24.425</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>25.385</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>26.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>26.971</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>27.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>28.753</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>29.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>30.535</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>31.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>32.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>33.903</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>34.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>36.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>dmem/n8404_s1/F</td>
</tr>
<tr>
<td>37.954</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/n8500_s0/I1</td>
</tr>
<tr>
<td>39.015</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>dmem/n8500_s0/F</td>
</tr>
<tr>
<td>39.741</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_29_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dmem/RAM[59]_29_s0/CLK</td>
</tr>
<tr>
<td>20.683</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dmem/RAM[59]_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.631, 47.753%; route: 19.926, 51.072%; tC2Q: 0.458, 1.175%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
