/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [16:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire [26:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire [25:0] celloutsig_0_41z;
  reg [7:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_70z;
  wire [34:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  reg [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_0_53z = ~((celloutsig_0_27z | celloutsig_0_29z[13]) & (celloutsig_0_49z[2] | celloutsig_0_17z));
  assign celloutsig_1_14z = ~((celloutsig_1_0z | in_data[183]) & (celloutsig_1_5z | celloutsig_1_3z[9]));
  assign celloutsig_0_13z = ~((celloutsig_0_7z[10] | celloutsig_0_12z) & (celloutsig_0_1z | celloutsig_0_3z));
  assign celloutsig_0_3z = { celloutsig_0_2z[11:1], celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_69z = { celloutsig_0_41z[3], celloutsig_0_49z } == { celloutsig_0_23z[3:1], celloutsig_0_60z, celloutsig_0_47z };
  assign celloutsig_1_0z = in_data[104:102] == in_data[110:108];
  assign celloutsig_1_1z = in_data[121:109] == in_data[110:98];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_3z } <= in_data[92:76];
  assign celloutsig_0_1z = in_data[92:90] <= { in_data[37:36], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_22z[11:2], celloutsig_0_12z, celloutsig_0_18z } <= { celloutsig_0_11z[12:2], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[69:66] < in_data[56:53];
  assign celloutsig_0_47z = { in_data[79:62], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z } < { celloutsig_0_4z[8:0], celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_12z = { celloutsig_0_10z[8:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } < celloutsig_0_11z[12:5];
  assign celloutsig_0_18z = { celloutsig_0_16z[2:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z } < { celloutsig_0_10z[13:9], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_32z = { celloutsig_0_7z[5], celloutsig_0_30z } < { celloutsig_0_8z[7], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_9z & ~(celloutsig_0_5z);
  assign celloutsig_0_17z = celloutsig_0_7z[9] & ~(celloutsig_0_11z[5]);
  assign celloutsig_0_4z = - in_data[46:36];
  assign celloutsig_0_11z = - { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_20z = - { celloutsig_0_8z[8:4], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_29z = - { celloutsig_0_14z[3:1], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~ { in_data[77:55], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_70z = ~ { celloutsig_0_41z[17:5], celloutsig_0_53z, celloutsig_0_49z };
  assign celloutsig_0_34z = ~ { celloutsig_0_31z[4:3], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_21z = | celloutsig_0_20z[3:0];
  assign celloutsig_0_27z = | celloutsig_0_14z[9:2];
  assign celloutsig_0_36z = celloutsig_0_15z & celloutsig_0_1z;
  assign celloutsig_0_37z = celloutsig_0_29z[2] & celloutsig_0_30z[2];
  assign celloutsig_0_38z = celloutsig_0_20z[4] & celloutsig_0_30z[1];
  assign celloutsig_0_6z = in_data[27] & celloutsig_0_3z;
  assign celloutsig_1_18z = celloutsig_1_2z & celloutsig_1_17z[3];
  assign celloutsig_1_19z = in_data[113] & celloutsig_1_14z;
  assign celloutsig_0_19z = celloutsig_0_7z[33] & celloutsig_0_8z[10];
  assign celloutsig_0_26z = celloutsig_0_8z[7] & celloutsig_0_15z;
  assign celloutsig_0_5z = ^ { in_data[55:52], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = ^ in_data[130:128];
  assign celloutsig_0_28z = ^ celloutsig_0_4z[8:3];
  assign celloutsig_0_23z = { celloutsig_0_11z[7:2], celloutsig_0_0z, celloutsig_0_13z } >> { celloutsig_0_8z[13:7], celloutsig_0_21z };
  assign celloutsig_0_41z = { celloutsig_0_2z[11:9], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_1z } <<< { celloutsig_0_7z[14:6], celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_49z = { celloutsig_0_14z[8:4], celloutsig_0_9z, celloutsig_0_1z } <<< { celloutsig_0_41z[8:4], celloutsig_0_38z, celloutsig_0_28z };
  assign celloutsig_0_8z = { celloutsig_0_7z[14], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z } <<< { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_8z[12:5] <<< celloutsig_0_4z[7:0];
  assign celloutsig_0_30z = { celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_28z } <<< { celloutsig_0_20z[3:0], celloutsig_0_28z };
  assign celloutsig_0_31z = { celloutsig_0_29z[3:1], celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_30z } <<< celloutsig_0_29z[15:1];
  assign celloutsig_0_40z = { celloutsig_0_33z[7:3], celloutsig_0_36z, celloutsig_0_9z } >>> { celloutsig_0_34z[17:12], celloutsig_0_37z };
  assign celloutsig_0_60z = celloutsig_0_25z[3:0] >>> celloutsig_0_16z[7:4];
  assign celloutsig_1_3z = { in_data[186:181], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } >>> in_data[152:143];
  assign celloutsig_0_10z = { in_data[16:4], celloutsig_0_0z } >>> { celloutsig_0_4z[10:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_7z[32:31], celloutsig_0_2z } >>> { celloutsig_0_8z[15], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[53:45], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> in_data[55:44];
  assign celloutsig_0_33z = celloutsig_0_11z[11:1] >>> { celloutsig_0_8z[8:0], celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_2z) | in_data[145]);
  always_latch
    if (clkin_data[32]) celloutsig_0_43z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_43z = { celloutsig_0_41z[16:10], celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_17z = { in_data[120:114], celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_11z[9:1], celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_2z[11:6], celloutsig_0_12z };
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
