(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_1 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (StartBool_5 Bool) (StartBool_6 Bool) (Start_11 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (StartBool_3 Bool) (Start_5 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (StartBool_4 Bool) (StartBool_7 Bool) (StartBool_1 Bool) (StartBool_2 Bool) (Start_4 (_ BitVec 8)))
  ((Start (_ BitVec 8) (y x #b00000001 #b00000000 (bvand Start Start_1) (bvadd Start_1 Start_1) (bvudiv Start Start_2) (bvurem Start_2 Start_3) (bvshl Start_2 Start_3) (bvlshr Start_1 Start_1) (ite StartBool Start_4 Start_5)))
   (StartBool Bool (false (not StartBool_7) (and StartBool_1 StartBool_7)))
   (Start_1 (_ BitVec 8) (y #b10100101 (bvnot Start_9) (bvor Start_8 Start_2) (bvmul Start_2 Start_4) (bvudiv Start_2 Start_5) (bvurem Start_1 Start_7) (bvshl Start_7 Start_7) (bvlshr Start_8 Start_6)))
   (Start_2 (_ BitVec 8) (#b00000001 (bvnot Start_9) (bvneg Start_11) (bvand Start_11 Start_5) (bvor Start_1 Start_9) (bvshl Start_7 Start) (ite StartBool_4 Start_3 Start_8)))
   (StartBool_5 Bool (true (not StartBool_4) (or StartBool_6 StartBool)))
   (StartBool_6 Bool (true false (not StartBool_5) (and StartBool_6 StartBool_3) (or StartBool StartBool_5) (bvult Start_1 Start_9)))
   (Start_11 (_ BitVec 8) (y #b10100101 (bvadd Start_9 Start_1) (bvlshr Start_6 Start_5) (ite StartBool_5 Start_8 Start_1)))
   (Start_10 (_ BitVec 8) (#b10100101 x y #b00000001 (bvneg Start_10) (bvand Start_4 Start_1) (bvadd Start_6 Start_9) (bvudiv Start_9 Start_5) (bvlshr Start_4 Start_7) (ite StartBool_2 Start_2 Start_6)))
   (StartBool_3 Bool (false (or StartBool_1 StartBool_4)))
   (Start_5 (_ BitVec 8) (x (bvneg Start) (bvor Start Start) (bvudiv Start_5 Start_6) (bvshl Start_5 Start_6) (bvlshr Start_6 Start_5)))
   (Start_6 (_ BitVec 8) (x (bvneg Start_2) (bvand Start_6 Start) (bvor Start_2 Start_1) (bvadd Start_7 Start_7) (bvmul Start_5 Start_6) (bvudiv Start_8 Start_2) (bvlshr Start_2 Start_8)))
   (Start_8 (_ BitVec 8) (x #b00000000 (bvneg Start) (bvor Start_6 Start_1) (bvshl Start_5 Start_2) (bvlshr Start_6 Start_1)))
   (Start_7 (_ BitVec 8) (x #b00000001 #b00000000 (bvnot Start_2) (bvneg Start_4) (bvand Start_7 Start_7) (bvadd Start_7 Start_6) (bvmul Start_5 Start_1) (ite StartBool_1 Start_9 Start_6)))
   (Start_9 (_ BitVec 8) (x #b10100101 (bvneg Start_10) (bvmul Start_4 Start) (bvudiv Start_8 Start_5)))
   (Start_3 (_ BitVec 8) (y (bvneg Start_1) (bvand Start_5 Start_11) (bvor Start_5 Start_7) (bvadd Start_10 Start_7) (bvudiv Start_1 Start_5) (bvshl Start_2 Start_6) (bvlshr Start_6 Start_1)))
   (StartBool_4 Bool (false (not StartBool_4) (and StartBool_4 StartBool_2)))
   (StartBool_7 Bool (true false (or StartBool_5 StartBool)))
   (StartBool_1 Bool (true (not StartBool_3)))
   (StartBool_2 Bool (true false (not StartBool_3) (or StartBool_2 StartBool_2) (bvult Start_3 Start_5)))
   (Start_4 (_ BitVec 8) (#b00000000 (bvneg Start_8) (bvand Start_10 Start_9) (bvadd Start_2 Start_3) (bvurem Start_1 Start_8) (bvshl Start_10 Start_5) (ite StartBool_2 Start_4 Start_2)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (ite (bvult #b00000001 y) #b00000001 x)))

(check-synth)
