--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4285 paths analyzed, 598 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.248ns.
--------------------------------------------------------------------------------
Slack:                  5.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_0 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_0 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_0
    SLICE_X14Y29.A1      net (fanout=3)        1.249   data_miso[0]
    SLICE_X14Y29.COUT    Topcya                0.495   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.480ns logic, 2.583ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  5.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_0 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_0 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_0
    SLICE_X14Y29.A1      net (fanout=3)        1.249   data_miso[0]
    SLICE_X14Y29.COUT    Topcya                0.472   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<0>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (1.457ns logic, 2.583ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  6.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_2 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_2 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CMUX    Tshcko                0.576   data_miso[21]
                                                       mems_control/mems_rom/data_q_2
    SLICE_X14Y29.B2      net (fanout=3)        0.817   data_miso[2]
    SLICE_X14Y29.COUT    Topcyb                0.448   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<1>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.579ns logic, 2.151ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_2 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_2 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CMUX    Tshcko                0.576   data_miso[21]
                                                       mems_control/mems_rom/data_q_2
    SLICE_X14Y29.B2      net (fanout=3)        0.817   data_miso[2]
    SLICE_X14Y29.COUT    Topcyb                0.411   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi1
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.542ns logic, 2.151ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_16 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_16 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   data_miso[21]
                                                       mems_control/mems_rom/data_q_16
    SLICE_X14Y31.A3      net (fanout=3)        0.840   data_miso[16]
    SLICE_X14Y31.COUT    Topcya                0.495   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi8
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.393ns logic, 2.168ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_16 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_16 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   data_miso[21]
                                                       mems_control/mems_rom/data_q_16
    SLICE_X14Y31.A3      net (fanout=3)        0.840   data_miso[16]
    SLICE_X14Y31.COUT    Topcya                0.472   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<8>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (1.370ns logic, 2.168ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  6.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_9 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_9 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_9
    SLICE_X14Y30.A3      net (fanout=3)        0.731   data_miso[9]
    SLICE_X14Y30.COUT    Topcya                0.495   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi4
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.477ns logic, 2.062ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  6.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_9 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_9 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_9
    SLICE_X14Y30.A3      net (fanout=3)        0.731   data_miso[9]
    SLICE_X14Y30.COUT    Topcya                0.472   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<4>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.454ns logic, 2.062ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_6 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_6 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_6
    SLICE_X14Y29.D2      net (fanout=3)        0.757   data_miso[6]
    SLICE_X14Y29.COUT    Topcyd                0.335   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi3
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.408ns logic, 2.091ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  6.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_12 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_12 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.DQ      Tcko                  0.430   data_miso[12]
                                                       mems_control/mems_rom/data_q_12
    SLICE_X14Y30.C2      net (fanout=3)        0.901   data_miso[12]
    SLICE_X14Y30.COUT    Topcyc                0.348   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi6
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.242ns logic, 2.232ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_20 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_20 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_20
    SLICE_X14Y31.C2      net (fanout=3)        0.900   data_miso[20]
    SLICE_X14Y31.COUT    Topcyc                0.348   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi10
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.239ns logic, 2.228ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  6.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_6 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_6 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_6
    SLICE_X14Y29.D2      net (fanout=3)        0.757   data_miso[6]
    SLICE_X14Y29.COUT    Topcyd                0.290   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<3>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.363ns logic, 2.091ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_12 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_12 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.DQ      Tcko                  0.430   data_miso[12]
                                                       mems_control/mems_rom/data_q_12
    SLICE_X14Y30.C2      net (fanout=3)        0.901   data_miso[12]
    SLICE_X14Y30.COUT    Topcyc                0.325   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<6>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.219ns logic, 2.232ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  6.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_20 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_20 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_20
    SLICE_X14Y31.C2      net (fanout=3)        0.900   data_miso[20]
    SLICE_X14Y31.COUT    Topcyc                0.325   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<10>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.216ns logic, 2.228ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_11 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_11 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.CMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_11
    SLICE_X14Y30.B5      net (fanout=3)        0.632   data_miso[11]
    SLICE_X14Y30.COUT    Topcyb                0.448   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<5>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.430ns logic, 1.963ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_5 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_5 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.430   data_miso[12]
                                                       mems_control/mems_rom/data_q_5
    SLICE_X14Y29.C2      net (fanout=3)        0.711   data_miso[5]
    SLICE_X14Y29.COUT    Topcyc                0.348   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi2
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.333ns logic, 2.045ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_3 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_3 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_3
    SLICE_X14Y29.B3      net (fanout=3)        0.603   data_miso[3]
    SLICE_X14Y29.COUT    Topcyb                0.448   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<1>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.433ns logic, 1.937ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_11 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_11 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.CMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_11
    SLICE_X14Y30.B5      net (fanout=3)        0.632   data_miso[11]
    SLICE_X14Y30.COUT    Topcyb                0.411   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi5
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.393ns logic, 1.963ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  6.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_5 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_5 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.430   data_miso[12]
                                                       mems_control/mems_rom/data_q_5
    SLICE_X14Y29.C2      net (fanout=3)        0.711   data_miso[5]
    SLICE_X14Y29.COUT    Topcyc                0.325   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<2>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.310ns logic, 2.045ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  6.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_8 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_8 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.BMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_8
    SLICE_X14Y30.A4      net (fanout=3)        0.538   data_miso[8]
    SLICE_X14Y30.COUT    Topcya                0.495   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi4
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.477ns logic, 1.869ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  6.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_3 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_3 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_3
    SLICE_X14Y29.B3      net (fanout=3)        0.603   data_miso[3]
    SLICE_X14Y29.COUT    Topcyb                0.411   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi1
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (1.396ns logic, 1.937ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_4 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_4 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_4
    SLICE_X14Y29.C4      net (fanout=3)        0.574   data_miso[4]
    SLICE_X14Y29.COUT    Topcyc                0.348   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi2
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.421ns logic, 1.908ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_17 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_17 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BMUX    Tshcko                0.576   data_miso[21]
                                                       mems_control/mems_rom/data_q_17
    SLICE_X14Y31.A4      net (fanout=3)        0.553   data_miso[17]
    SLICE_X14Y31.COUT    Topcya                0.495   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi8
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.444ns logic, 1.881ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_8 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_8 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.BMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_8
    SLICE_X14Y30.A4      net (fanout=3)        0.538   data_miso[8]
    SLICE_X14Y30.COUT    Topcya                0.472   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<4>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.454ns logic, 1.869ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_4 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_4 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DMUX    Tshcko                0.518   data_miso[3]
                                                       mems_control/mems_rom/data_q_4
    SLICE_X14Y29.C4      net (fanout=3)        0.574   data_miso[4]
    SLICE_X14Y29.COUT    Topcyc                0.325   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<2>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (1.398ns logic, 1.908ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  6.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_17 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_17 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BMUX    Tshcko                0.576   data_miso[21]
                                                       mems_control/mems_rom/data_q_17
    SLICE_X14Y31.A4      net (fanout=3)        0.553   data_miso[17]
    SLICE_X14Y31.COUT    Topcya                0.472   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<8>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.421ns logic, 1.881ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  6.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_13 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_13 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.DMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_13
    SLICE_X14Y30.C3      net (fanout=3)        0.639   data_miso[13]
    SLICE_X14Y30.COUT    Topcyc                0.348   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi6
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.330ns logic, 1.970ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_1 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_1 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_1
    SLICE_X14Y29.A4      net (fanout=3)        0.481   data_miso[1]
    SLICE_X14Y29.COUT    Topcya                0.495   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lutdi
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.480ns logic, 1.815ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_13 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_13 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.DMUX    Tshcko                0.518   data_miso[12]
                                                       mems_control/mems_rom/data_q_13
    SLICE_X14Y30.C3      net (fanout=3)        0.639   data_miso[13]
    SLICE_X14Y30.COUT    Topcyc                0.325   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<6>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.307ns logic, 1.970ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  6.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_control/mems_rom/data_q_1 (FF)
  Destination:          mems_control/pre_frame (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_control/mems_rom/data_q_1 to mems_control/pre_frame
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.CQ      Tcko                  0.430   data_miso[3]
                                                       mems_control/mems_rom/data_q_1
    SLICE_X14Y29.A4      net (fanout=3)        0.481   data_miso[1]
    SLICE_X14Y29.COUT    Topcya                0.472   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_lut<0>
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[3]
    SLICE_X14Y30.COUT    Tbyp                  0.091   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<7>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy[7]
    SLICE_X14Y31.COUT    Tbyp                  0.091   mems_control/pre_frame_PWR_7_o_MUX_2214_o
                                                       mems_control/Mcompar_data_miso_4[23]_data_miso[23]_LessThan_8_o_cy<11>
    SLICE_X15Y32.D1      net (fanout=2)        1.328   mems_control/pre_frame_PWR_7_o_MUX_2214_o
    SLICE_X15Y32.CLK     Tas                   0.373   mems_control/pre_frame
                                                       mems_control/pre_frame_rstpot
                                                       mems_control/pre_frame
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (1.457ns logic, 1.815ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n38671/CLKA
  Logical resource: mems_control_mems_rom/Mram__n38671/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n38672/CLKA
  Logical resource: mems_control_mems_rom/Mram__n38672/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n38673/CLKA
  Logical resource: mems_control_mems_rom/Mram__n38673/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_control_mems_rom/Mram__n38674/CLKA
  Logical resource: mems_control_mems_rom/Mram__n38674/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: new_data_q/CLK0
  Logical resource: mems_spi_master/new_data_q/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[3]/CLK
  Logical resource: FCLK/cnt_q_0/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[3]/CLK
  Logical resource: FCLK/cnt_q_1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[3]/CLK
  Logical resource: FCLK/cnt_q_2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[3]/CLK
  Logical resource: FCLK/cnt_q_3/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[7]/CLK
  Logical resource: FCLK/cnt_q_4/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[7]/CLK
  Logical resource: FCLK/cnt_q_5/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[7]/CLK
  Logical resource: FCLK/cnt_q_6/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: FCLK/cnt_q[7]/CLK
  Logical resource: FCLK/cnt_q_7/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/sck_old_q/CLK
  Logical resource: avr_interface/spi_slave/sck_old_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.051|         |    4.124|    1.591|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4285 paths, 0 nets, and 710 connections

Design statistics:
   Minimum period:   8.248ns{1}   (Maximum frequency: 121.242MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 28 07:03:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



