git clone --depth 1 --no-tags https://github.com/erfanshayegani/wlan802.11a_interleaver_deinterleaver_V.git f:/verilog_sva_gh_scraper/data/full_repos/386279950
git clone --depth 1 --no-tags https://github.com/olesbober/mips-superscalar-processor.git f:/verilog_sva_gh_scraper/data/full_repos/392455648
git clone --depth 1 --no-tags https://github.com/SR3u/pong.git f:/verilog_sva_gh_scraper/data/full_repos/392396884
git clone --depth 1 --no-tags https://github.com/asmaasameh99/Digital_Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/392406865
git clone --depth 1 --no-tags https://github.com/xwang8998/025.git f:/verilog_sva_gh_scraper/data/full_repos/392539009
git clone --depth 1 --no-tags https://github.com/jcarrerog/ProyectoDigital_II.git f:/verilog_sva_gh_scraper/data/full_repos/392124035
git clone --depth 1 --no-tags https://github.com/snyder-verilog/morse-code-to-ascii.git f:/verilog_sva_gh_scraper/data/full_repos/392850314
git clone --depth 1 --no-tags https://github.com/snyder-verilog/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/392850467
git clone --depth 1 --no-tags https://github.com/pixel-debug/Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/394777593
git clone --depth 1 --no-tags https://github.com/hjkoskel/fatpuppyverilog.git f:/verilog_sva_gh_scraper/data/full_repos/394455430
git clone --depth 1 --no-tags https://github.com/ryan10day/FPGA_SuperMarioBros.git f:/verilog_sva_gh_scraper/data/full_repos/394362128
git clone --depth 1 --no-tags https://github.com/DECAfpga/ZX48.git f:/verilog_sva_gh_scraper/data/full_repos/394352090
git clone --depth 1 --no-tags https://github.com/ExcitingYi/FPGA_Calendar.git f:/verilog_sva_gh_scraper/data/full_repos/393524511
git clone --depth 1 --no-tags https://github.com/Heyan-Lanan/COD.git f:/verilog_sva_gh_scraper/data/full_repos/394132065
git clone --depth 1 --no-tags https://github.com/ahmadSultan-12/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/388854892
git clone --depth 1 --no-tags https://github.com/JohnsonYuanTW/CO_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/389283128
git clone --depth 1 --no-tags https://github.com/CODERGU7/Traffic_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/389664584
git clone --depth 1 --no-tags https://github.com/DeilerSIlva/Proyecto_Verilog_Tamers.git f:/verilog_sva_gh_scraper/data/full_repos/389851902
git clone --depth 1 --no-tags https://github.com/BhargavDodla/EE2003-Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/387350900
git clone --depth 1 --no-tags https://github.com/apetridis/Hardware2.git f:/verilog_sva_gh_scraper/data/full_repos/388507727
git clone --depth 1 --no-tags https://github.com/adarmaori/SUP-1-computer.git f:/verilog_sva_gh_scraper/data/full_repos/388374807
git clone --depth 1 --no-tags https://github.com/bhaskarsinha30/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/388220189
git clone --depth 1 --no-tags https://github.com/MidlaneBro/2019Fall_NTUEE_DCLab.git f:/verilog_sva_gh_scraper/data/full_repos/387474929
git clone --depth 1 --no-tags https://github.com/MidlaneBro/2019Fall_NTUEE_Integrated_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/387488911
git clone --depth 1 --no-tags https://github.com/icb-platform/apb_uart_v.git f:/verilog_sva_gh_scraper/data/full_repos/388348927
git clone --depth 1 --no-tags https://github.com/tanweili/FPGA-Dungeon-Game.git f:/verilog_sva_gh_scraper/data/full_repos/388363001
git clone --depth 1 --no-tags https://github.com/jayshah8100/EE2003-Computer-Organization-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/385488237
git clone --depth 1 --no-tags https://github.com/jkaszowski/BASYS3_VGA_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/385225394
git clone --depth 1 --no-tags https://github.com/pthanhtung98ag/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/385527057
git clone --depth 1 --no-tags https://github.com/junneng-my/24points-game.git f:/verilog_sva_gh_scraper/data/full_repos/388054786
git clone --depth 1 --no-tags https://github.com/praneeth-github/RISC-V---IF.git f:/verilog_sva_gh_scraper/data/full_repos/390622371
git clone --depth 1 --no-tags https://github.com/DenizRumet/FunctionSelect_And_Xor.git f:/verilog_sva_gh_scraper/data/full_repos/390246784
git clone --depth 1 --no-tags https://github.com/TheSonders/Tests.git f:/verilog_sva_gh_scraper/data/full_repos/385686360
git clone --depth 1 --no-tags https://github.com/jneirar/ArchLab06.git f:/verilog_sva_gh_scraper/data/full_repos/386932052
git clone --depth 1 --no-tags https://github.com/Prashant43226/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/386997518
git clone --depth 1 --no-tags https://github.com/hjung35/CompE.git f:/verilog_sva_gh_scraper/data/full_repos/385190227
git clone --depth 1 --no-tags https://github.com/baremetal-systems/spi-core.git f:/verilog_sva_gh_scraper/data/full_repos/386562257
git clone --depth 1 --no-tags https://github.com/thebestexotic98/dht11.git f:/verilog_sva_gh_scraper/data/full_repos/387830786
git clone --depth 1 --no-tags https://github.com/Mayb11/Pick-apple.git f:/verilog_sva_gh_scraper/data/full_repos/390687757
git clone --depth 1 --no-tags https://github.com/andy1309mhp/IC-contest-2014.git f:/verilog_sva_gh_scraper/data/full_repos/391074541
git clone --depth 1 --no-tags https://github.com/MalizzyVL/MD5-Algorithm-.git f:/verilog_sva_gh_scraper/data/full_repos/388031883
git clone --depth 1 --no-tags https://github.com/gh-BumsooKim/Increasing-Computational-efficiency-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/389951993
git clone --depth 1 --no-tags https://github.com/CompuSAR/EEPROM_programmer_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/391340689
git clone --depth 1 --no-tags https://github.com/emrii/FIFO-Asynchronous.git f:/verilog_sva_gh_scraper/data/full_repos/392042429
git clone --depth 1 --no-tags https://github.com/e2iteja/testing.git f:/verilog_sva_gh_scraper/data/full_repos/394614148
git clone --depth 1 --no-tags https://github.com/PatelVatsalB21/Transmission_Gate_130nm.git f:/verilog_sva_gh_scraper/data/full_repos/392372276
git clone --depth 1 --no-tags https://github.com/Marlon-Lazo-Coronado/Microeletr-nica.git f:/verilog_sva_gh_scraper/data/full_repos/392491266
git clone --depth 1 --no-tags https://github.com/samt12589/Verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/393523708
git clone --depth 1 --no-tags https://github.com/RuntimeErrorGr/Assembly-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/393652079
git clone --depth 1 --no-tags https://github.com/sidhantp1906/PulseWidthModulation.git f:/verilog_sva_gh_scraper/data/full_repos/389545818
git clone --depth 1 --no-tags https://github.com/Vibhav-RVasist/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/393230073
git clone --depth 1 --no-tags https://github.com/Italo-Donato/nRisk-8bits.git f:/verilog_sva_gh_scraper/data/full_repos/395445662
git clone --depth 1 --no-tags https://github.com/godkero/lenet5.git f:/verilog_sva_gh_scraper/data/full_repos/395702712
git clone --depth 1 --no-tags https://github.com/franGuindon/taller_digital.git f:/verilog_sva_gh_scraper/data/full_repos/394463487
git clone --depth 1 --no-tags https://github.com/EternalEdward/for_contest.git f:/verilog_sva_gh_scraper/data/full_repos/395515161
git clone --depth 1 --no-tags https://github.com/RapidSilicon/FPGA_Perf_Check.git f:/verilog_sva_gh_scraper/data/full_repos/385124352
git clone --depth 1 --no-tags https://github.com/raviverma2/-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/395671992
git clone --depth 1 --no-tags https://github.com/yash1112/Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/395954470
git clone --depth 1 --no-tags https://github.com/aliassar/pipeline-design.git f:/verilog_sva_gh_scraper/data/full_repos/395714541
git clone --depth 1 --no-tags https://github.com/emailbsuv/blinker.git f:/verilog_sva_gh_scraper/data/full_repos/395093930
git clone --depth 1 --no-tags https://github.com/mehul-k5/RISC_16bit_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/385969699
git clone --depth 1 --no-tags https://github.com/harikrishna-goli/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/386158754
git clone --depth 1 --no-tags https://github.com/AndyChan366/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/386257175
git clone --depth 1 --no-tags https://github.com/mustafa-khairallah/skinny_128_384_plus_sca.git f:/verilog_sva_gh_scraper/data/full_repos/388741428
git clone --depth 1 --no-tags https://github.com/mavdranathunga/Lab01.git f:/verilog_sva_gh_scraper/data/full_repos/391045870
git clone --depth 1 --no-tags https://github.com/Hola39e/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/390997063
git clone --depth 1 --no-tags https://github.com/tarun744/Stepper-motor-controll.git f:/verilog_sva_gh_scraper/data/full_repos/391245521
git clone --depth 1 --no-tags https://github.com/Banben07/pong_game.git f:/verilog_sva_gh_scraper/data/full_repos/386322163
git clone --depth 1 --no-tags https://github.com/MinjaeLee94/nvdla.git f:/verilog_sva_gh_scraper/data/full_repos/388118863
git clone --depth 1 --no-tags https://github.com/KyleeeChiu/Finite_State_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/388137350
git clone --depth 1 --no-tags https://github.com/Franscous/VE270.git f:/verilog_sva_gh_scraper/data/full_repos/385440019
git clone --depth 1 --no-tags https://github.com/lucascdornelas/LAOC2.git f:/verilog_sva_gh_scraper/data/full_repos/388290186
git clone --depth 1 --no-tags https://github.com/JSaillok/CAD.git f:/verilog_sva_gh_scraper/data/full_repos/387768376
git clone --depth 1 --no-tags https://github.com/mohamedwael131/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/385654873
git clone --depth 1 --no-tags https://github.com/Rony0508/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/385874556
git clone --depth 1 --no-tags https://github.com/tomeh2/RISC-V-Processor-2.git f:/verilog_sva_gh_scraper/data/full_repos/387432388
git clone --depth 1 --no-tags https://github.com/tmontanaUNAL/Proyecto-Digital-I.git f:/verilog_sva_gh_scraper/data/full_repos/387190967
git clone --depth 1 --no-tags https://github.com/MuthuSubramanian00/16-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/388813265
git clone --depth 1 --no-tags https://github.com/zenith-1st/gate.git f:/verilog_sva_gh_scraper/data/full_repos/390268218
git clone --depth 1 --no-tags https://github.com/Bun-chan/qsys_control.git f:/verilog_sva_gh_scraper/data/full_repos/385377395
git clone --depth 1 --no-tags https://github.com/ERENEJ/AES_128_encryption_VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/387050405
git clone --depth 1 --no-tags https://github.com/hyj542682306/VerilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/387836193
git clone --depth 1 --no-tags https://github.com/GustavoGarciaDeAlba/P02-MachineCode.git f:/verilog_sva_gh_scraper/data/full_repos/389243573
git clone --depth 1 --no-tags https://github.com/hacksparr0w/hack.v.git f:/verilog_sva_gh_scraper/data/full_repos/388733084
git clone --depth 1 --no-tags https://github.com/DenizRumet/Debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/391384689
git clone --depth 1 --no-tags https://github.com/bienkuba/uec2_projekt.git f:/verilog_sva_gh_scraper/data/full_repos/392060177
git clone --depth 1 --no-tags https://github.com/DenizRumet/UART_Rx_Tx_2.git f:/verilog_sva_gh_scraper/data/full_repos/392288086
git clone --depth 1 --no-tags https://github.com/tiacsys/ghrd-socfpga.git f:/verilog_sva_gh_scraper/data/full_repos/391587030
git clone --depth 1 --no-tags https://github.com/Xiaoyaozh/rvcpu.git f:/verilog_sva_gh_scraper/data/full_repos/391796154
git clone --depth 1 --no-tags https://github.com/justinabate/edalize_hello_world.git f:/verilog_sva_gh_scraper/data/full_repos/391706600
git clone --depth 1 --no-tags https://github.com/mohammadmusawer/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/393145160
git clone --depth 1 --no-tags https://github.com/Lemorra/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/393413586
git clone --depth 1 --no-tags https://github.com/badgeteam/mch2021-fpga-lcd-driver-test.git f:/verilog_sva_gh_scraper/data/full_repos/394467562
git clone --depth 1 --no-tags https://github.com/Nivant11/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/396138445
git clone --depth 1 --no-tags https://github.com/RAYogeshwaran/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/393455768
git clone --depth 1 --no-tags https://github.com/deepanjali-mishra/HDL-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/395332860
git clone --depth 1 --no-tags https://github.com/threefeetdeep/Natalius.git f:/verilog_sva_gh_scraper/data/full_repos/386222199
git clone --depth 1 --no-tags https://github.com/yasitha18243/Verilog-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/385853478
git clone --depth 1 --no-tags https://github.com/UltraRiscV/RiscV.git f:/verilog_sva_gh_scraper/data/full_repos/391536327
git clone --depth 1 --no-tags https://github.com/vn218/2d_dwt.git f:/verilog_sva_gh_scraper/data/full_repos/391171664
