Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 18 02:06:08 2023
| Host         : 8d920e292c80 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (166)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (166)
--------------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.661        0.000                      0                  128        0.148        0.000                      0                  128        1.790        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.661        0.000                      0                   94        0.148        0.000                      0                   94        5.492        0.000                       0                    44  
  clk_out2_clk_wiz_0      207.344        0.000                      0                   34        0.256        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[0]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[2]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.092ns (25.063%)  route 3.265ns (74.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.473 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.152     2.928 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.523     3.451    vga/vcount[9]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.510    10.473    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.559    11.033    
                         clock uncertainty           -0.195    10.838    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.726    10.112    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.064ns (23.818%)  route 3.403ns (76.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124     2.900 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.661     3.561    vga/hcount[10]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  vga/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X40Y85         FDRE                                         r  vga/hcount_reg[7]/C
                         clock pessimism              0.576    11.053    
                         clock uncertainty           -0.195    10.858    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    10.429    vga/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.064ns (23.818%)  route 3.403ns (76.182%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124     2.900 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.661     3.561    vga/hcount[10]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  vga/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X40Y85         FDRE                                         r  vga/hcount_reg[8]/C
                         clock pessimism              0.576    11.053    
                         clock uncertainty           -0.195    10.858    
    SLICE_X40Y85         FDRE (Setup_fdre_C_R)       -0.429    10.429    vga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.064ns (23.841%)  route 3.399ns (76.159%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124     2.900 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.657     3.557    vga/hcount[10]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[10]/C
                         clock pessimism              0.576    11.053    
                         clock uncertainty           -0.195    10.858    
    SLICE_X41Y85         FDRE (Setup_fdre_C_R)       -0.429    10.429    vga/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.064ns (23.841%)  route 3.399ns (76.159%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 10.476 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.634    -0.906    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           1.287     0.837    vga/hcount_reg[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.153     0.990 f  vga/curr_x[8]_i_2/O
                         net (fo=10, routed)          0.614     1.605    vga/curr_x[8]_i_2_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.936 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          0.841     2.776    vga/vcount[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124     2.900 r  vga/hcount[10]_i_1/O
                         net (fo=11, routed)          0.657     3.557    vga/hcount[10]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          1.513    10.476    vga/CLK
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[9]/C
                         clock pessimism              0.576    11.053    
                         clock uncertainty           -0.195    10.858    
    SLICE_X41Y85         FDRE (Setup_fdre_C_R)       -0.429    10.429    vga/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           0.096    -0.363    vga/hcount_reg[1]
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  vga/curr_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga/curr_x01_in[5]
    SLICE_X38Y85         FDRE                                         r  vga/curr_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X38Y85         FDRE                                         r  vga/curr_x_reg[5]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.121    -0.466    vga/curr_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.205%)  route 0.169ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  vga/vcount_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.267    vga/vcount_reg[0]
    SLICE_X45Y88         FDRE                                         r  vga/curr_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.836    -0.837    vga/CLK
    SLICE_X45Y88         FDRE                                         r  vga/curr_y_reg[0]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.071    -0.491    vga/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.565    -0.599    vga/CLK
    SLICE_X44Y87         FDRE                                         r  vga/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga/vcount_reg[7]/Q
                         net (fo=9, routed)           0.145    -0.313    vga/vcount_reg__0[7]
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.268 r  vga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    vga/p_0_in__0[9]
    SLICE_X45Y87         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -0.839    vga/CLK
    SLICE_X45Y87         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.092    -0.494    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.608%)  route 0.155ns (45.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X40Y85         FDRE                                         r  vga/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga/hcount_reg[7]/Q
                         net (fo=12, routed)          0.155    -0.305    vga/hcount_reg[7]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  vga/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    vga/p_0_in[10]
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X41Y85         FDRE                                         r  vga/hcount_reg[10]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091    -0.496    vga/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  vga/vcount_reg[5]/Q
                         net (fo=14, routed)          0.149    -0.287    vga/vcount_reg__0[5]
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  vga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    vga/vcount[5]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121    -0.479    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.228%)  route 0.184ns (49.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           0.184    -0.275    vga/hcount_reg[1]
    SLICE_X38Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  vga/curr_x[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.230    vga/curr_x01_in[1]
    SLICE_X38Y85         FDRE                                         r  vga/curr_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X38Y85         FDRE                                         r  vga/curr_x_reg[1]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.120    -0.467    vga/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.832%)  route 0.215ns (53.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.565    -0.599    vga/CLK
    SLICE_X44Y87         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga/vcount_reg[6]/Q
                         net (fo=11, routed)          0.215    -0.244    vga/vcount_reg__0[6]
    SLICE_X46Y87         LUT5 (Prop_lut5_I3_O)        0.048    -0.196 r  vga/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga/curr_y01_in[8]
    SLICE_X46Y87         FDRE                                         r  vga/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.833    -0.840    vga/CLK
    SLICE_X46Y87         FDRE                                         r  vga/curr_y_reg[8]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.131    -0.434    vga/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.433%)  route 0.215ns (53.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.565    -0.599    vga/CLK
    SLICE_X44Y87         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga/vcount_reg[6]/Q
                         net (fo=11, routed)          0.215    -0.244    vga/vcount_reg__0[6]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  vga/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga/curr_y01_in[7]
    SLICE_X46Y87         FDRE                                         r  vga/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.833    -0.840    vga/CLK
    SLICE_X46Y87         FDRE                                         r  vga/curr_y_reg[7]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120    -0.445    vga/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (67.005%)  route 0.112ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          0.112    -0.360    vga/hcount_reg[0]
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.099    -0.261 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    vga/hcount[5]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X39Y85         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.509    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.564    -0.600    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  vga/vcount_reg[4]/Q
                         net (fo=9, routed)           0.175    -0.261    vga/vcount_reg__0[4]
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.043    -0.218 r  vga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga/p_0_in__0[4]
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -0.838    vga/CLK
    SLICE_X46Y88         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.133    -0.467    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y86     vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X39Y86     vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y85     vga/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y85     vga/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y85     vga/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y85     vga/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X38Y85     vga/curr_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X40Y87     vga/curr_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X46Y87     vga/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X46Y87     vga/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X46Y87     vga/curr_y_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X46Y87     vga/curr_y_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X47Y88     vga/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X47Y88     vga/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X46Y88     vga/vcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y86     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X39Y86     vga/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y85     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y85     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y85     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y85     vga/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X38Y85     vga/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X40Y87     vga/curr_x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      207.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             207.344ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.828ns (24.037%)  route 2.617ns (75.963%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.948     2.536    logclk[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y96         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                207.344    

Slack (MET) :             207.374ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.828ns (24.079%)  route 2.611ns (75.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 210.060 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.942     2.530    logclk[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.510   210.060    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.601   210.662    
                         clock uncertainty           -0.329   210.333    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429   209.904    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        209.904    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                207.374    

Slack (MET) :             207.374ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.828ns (24.079%)  route 2.611ns (75.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 210.060 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.942     2.530    logclk[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.510   210.060    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.601   210.662    
                         clock uncertainty           -0.329   210.333    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429   209.904    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        209.904    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                207.374    

Slack (MET) :             207.374ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.828ns (24.079%)  route 2.611ns (75.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 210.060 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.942     2.530    logclk[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.510   210.060    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.601   210.662    
                         clock uncertainty           -0.329   210.333    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429   209.904    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        209.904    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                207.374    

Slack (MET) :             207.374ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.828ns (24.079%)  route 2.611ns (75.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 210.060 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.942     2.530    logclk[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.510   210.060    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.601   210.662    
                         clock uncertainty           -0.329   210.333    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429   209.904    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        209.904    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                207.374    

Slack (MET) :             207.482ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.828ns (25.043%)  route 2.478ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.810     2.398    logclk[0]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  logclk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[12]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[12]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                207.482    

Slack (MET) :             207.482ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.828ns (25.043%)  route 2.478ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.810     2.398    logclk[0]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  logclk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                207.482    

Slack (MET) :             207.482ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.828ns (25.043%)  route 2.478ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.810     2.398    logclk[0]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  logclk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                207.482    

Slack (MET) :             207.482ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.828ns (25.043%)  route 2.478ns (74.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.810     2.398    logclk[0]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  logclk_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                207.482    

Slack (MET) :             207.491ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.828ns (25.107%)  route 2.470ns (74.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 210.061 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.631    -0.909    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.833     0.381    logclk_reg__0[3]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.124     0.505 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.417     0.922    logclk[0]_i_5_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.046 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.417     1.464    logclk[0]_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124     1.588 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.802     2.389    logclk[0]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  logclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   210.061    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.576   210.638    
                         clock uncertainty           -0.329   210.309    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429   209.880    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                        209.880    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                207.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.350    logclk_reg_n_0_[2]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.239 r  logclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.239    logclk_reg[0]_i_2_n_5
    SLICE_X51Y92         FDRE                                         r  logclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 logclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.341    logclk_reg__0[11]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    logclk_reg[8]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 logclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.339    logclk_reg__0[15]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    logclk_reg[12]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.564    -0.600    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.339    logclk_reg__0[3]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  logclk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.231    logclk_reg[0]_i_2_n_4
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.834    -0.839    prelogclk
    SLICE_X51Y92         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105    -0.495    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.338    logclk_reg__0[7]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    logclk_reg[4]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.342    logclk_reg__0[4]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.227 r  logclk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.227    logclk_reg[4]_i_1_n_7
    SLICE_X51Y93         FDRE                                         r  logclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.342    logclk_reg__0[8]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.227 r  logclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.227    logclk_reg[8]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  logclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.338    logclk_reg__0[10]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.227    logclk_reg[8]_i_1_n_5
    SLICE_X51Y94         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y94         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.338    logclk_reg__0[14]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.227    logclk_reg[12]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y95         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565    -0.599    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.338    logclk_reg__0[6]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.227 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.227    logclk_reg[4]_i_1_n_5
    SLICE_X51Y93         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    prelogclk
    SLICE_X51Y93         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y94     logclk_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y94     logclk_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y92     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y94     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y94     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y95     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y95     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X51Y95     logclk_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y95     logclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y95     logclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y95     logclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y95     logclk_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y96     logclk_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y93     logclk_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y92     logclk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y92     logclk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X51Y94     logclk_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



