#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue May 09 13:51:21 2017
# Process ID: 40624
# Current directory: E:/Learning/Computer Organization/EXP5/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45188 E:\Learning\Computer Organization\EXP5\vivado\vivado.xpr
# Log file: E:/Learning/Computer Organization/EXP5/vivado/vivado.log
# Journal file: E:/Learning/Computer Organization/EXP5/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Learning/Computer Organization/EXP5/vivado/vivado.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Users/Shana/Desktop/EXP5/vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'E:/Learning/Computer Organization/EXP5/vivado/vivado.cache/ip', nor could it be found using path 'D:/Users/Shana/Desktop/EXP5/vivado/vivado.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/XILINX/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ROM_D' is locked:
* IP definition 'Distributed Memory Generator (7.2)' for IP 'ROM_D' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'RAM_B' is locked:
* IP definition 'Block Memory Generator (7.3)' for IP 'RAM_B' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 772.348 ; gain = 127.293
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
remove_files  {{E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sources_1/imports/EXP5/Main.vf}}
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/Main.vf
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/SCPU_ctrl_More.v
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/Element/MUX4T1_5.v
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/Element/MUX4T1_32.v
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 09 13:54:13 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
remove_files  D:/Users/Shana/Desktop/EXP7/Element/MUX4T1_5.v
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 09 13:56:43 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
remove_files  {{E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sources_1/imports/EXP5/MUX2T1_64.v}}
remove_files  {{E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sources_1/imports/EXP5/MUX8T1_8.vf}}
remove_files  -fileset sim_1 {{E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_32.v}}
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1179.781 ; gain = 330.281
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 13:59:28 2017...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.996 ; gain = 361.617
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1599.348 ; gain = 749.848
run 1 us
run 1 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1646.223 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/disp_data}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1646.223 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.223 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/Addr_out_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1646.223 ; gain = 0.000
run 1 ms
add_wave {{/Main_Main_sch_tb/UUT/PC}} 
add_wave {{/Main_Main_sch_tb/UUT/inst_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1646.223 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.223 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/PC}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1646.223 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1646.223 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1646.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 09 14:20:59 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/Element/MUX2T1_64.v
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 09 14:21:47 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
remove_files  D:/Users/Shana/Desktop/EXP7/Element/MUX2T1_64.v
add_files -norecurse -scan_for_includes D:/Users/Shana/Desktop/EXP7/MUX2T1_64.v
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 09 14:23:33 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 14:25:42 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1763.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1763.543 ; gain = 2.266
add_wave {{/Main_Main_sch_tb/UUT/Addr_out_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1783.449 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/XLXI_24/XLXI_3/RegDst_reg_i_1_n_0}} {{/Main_Main_sch_tb/UUT/XLXI_24/XLXI_3/RegDst_reg_i_2_n_0}} {{/Main_Main_sch_tb/UUT/XLXI_24/XLXI_3/RegDst_reg_i_3_n_0}} {{/Main_Main_sch_tb/UUT/XLXI_24/XLXI_3/RegDst_reg_i_4_n_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1783.449 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/XLXI_24/XLXI_4/XLXI_1/o}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 09 14:41:14 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 14:43:26 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1783.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1783.449 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/Addr_out_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1783.449 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/Data_out_0}} 
run 1 ms
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1783.449 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1783.449 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 09 14:54:50 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 14:57:12 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1786.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1786.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 09 15:01:32 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 15:04:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1786.582 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 09 15:13:43 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 15:16:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1798.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.250 ; gain = 3.566
add_wave {{/Main_Main_sch_tb/UUT/x}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1798.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1798.250 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1798.250 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/Addr_out_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1798.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1798.250 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1798.250 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1798.250 ; gain = 0.000
add_wave {{/Main_Main_sch_tb/UUT/Disp_num_0}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1806.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1806.016 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1806.016 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 09 15:30:32 2017] Launched synth_1...
Run output will be captured here: E:/Learning/Computer Organization/EXP5/vivado/vivado.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.016 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/Learning/Computer -notrace
couldn't read file "E:/Learning/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 15:33:58 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Main_sch_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_Main_sch_tb} -tclbatch {Main_Main_sch_tb.tcl} -view {E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config E:/Learning/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer.wcfg'.
open_wave_config Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/vivado/Main_Main_sch_tb_func_synth.wcfg'.
source Main_Main_sch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.188 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Main_sch_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 1809.188 ; gain = 3.172
add_wave {{/Main_Main_sch_tb/UUT/Addr_out_0}} 
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.230 ; gain = 1.258
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1811.230 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_Main_sch_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/RAM.coe'
INFO: [SIM-utils-43] Exported 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/ROM.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_Main_sch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func/Main_Main_sch_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_P2S
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-311] analyzing module SEnter_2_32
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-311] analyzing module Data_path_more_MUSER_Main
INFO: [VRFC 10-311] analyzing module Display_MUSER_Main
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-311] analyzing module Hex2Seg_19
INFO: [VRFC 10-311] analyzing module Hex2Seg_20
INFO: [VRFC 10-311] analyzing module Hex2Seg_21
INFO: [VRFC 10-311] analyzing module Hex2Seg_22
INFO: [VRFC 10-311] analyzing module Hex2Seg_23
INFO: [VRFC 10-311] analyzing module Hex2Seg_24
INFO: [VRFC 10-311] analyzing module Hex2Seg_25
INFO: [VRFC 10-311] analyzing module HexTo8SEG8
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_26
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_27
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_28
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_29
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_30
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_31
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_32
INFO: [VRFC 10-311] analyzing module MC14495_ZJU_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_10
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_11
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_12
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_13
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_14
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_15
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_16
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_17
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_18
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_35
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_36
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_37
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_38
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_39
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_4
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_40
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_5
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_6
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_7
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_8
INFO: [VRFC 10-311] analyzing module MUX4T1_MUSER_Main_9
INFO: [VRFC 10-311] analyzing module MUX8T1_32_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_1
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_2
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_3
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_33
INFO: [VRFC 10-311] analyzing module MUX8T1_8_MUSER_Main_34
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module SCPU_More_MUSER_Main
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-311] analyzing module ScanSync_MUSER_Main
INFO: [VRFC 10-311] analyzing module Seg7_Dev_MUSER_Main
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-311] analyzing module alu_MUSER_Main
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_8CH32_test
WARNING: [VRFC 10-986] literal value truncated to fit in 64 bits [E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Mult_8CH32_test.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Main_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Main_sch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX4T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/MUX2T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/Element/test_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module overflow
INFO: [VRFC 10-311] analyzing module TEST_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/Computer Organization/EXP5/vivado/vivado.srcs/sim_1/imports/EXP5/MUX_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1811.230 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/Computer Organization/EXP5/vivado/vivado.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto c578b66a4a4c4e9fb4613d7794d0c52f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_Main_sch_tb_func_synth xil_defaultlib.Main_Main_sch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.MC14495_ZJU_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_39
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_40
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_33
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_35
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_36
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_37
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_38
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_34
Compiling module xil_defaultlib.ScanSync_MUSER_Main
Compiling module xil_defaultlib.Seg7_Dev_MUSER_Main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.SEnter_2_32
Compiling module xil_defaultlib.Multi_8CH32
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.MC14495_ZJU_32
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.MC14495_ZJU_31
Compiling module xil_defaultlib.Hex2Seg_19
Compiling module xil_defaultlib.MC14495_ZJU_30
Compiling module xil_defaultlib.Hex2Seg_20
Compiling module xil_defaultlib.MC14495_ZJU_29
Compiling module xil_defaultlib.Hex2Seg_21
Compiling module xil_defaultlib.MC14495_ZJU_28
Compiling module xil_defaultlib.Hex2Seg_22
Compiling module xil_defaultlib.MC14495_ZJU_27
Compiling module xil_defaultlib.Hex2Seg_23
Compiling module xil_defaultlib.MC14495_ZJU_26
Compiling module xil_defaultlib.Hex2Seg_24
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg_25
Compiling module xil_defaultlib.HexTo8SEG8
Compiling module xil_defaultlib.Display_MUSER_Main
Compiling module xil_defaultlib.LED_P2S
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.SPIO
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000000000...
Compiling module xil_defaultlib.RAM_B
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.MIO_BUS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.add_32_0
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_15
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_16
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_17
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_18
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_11
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_12
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_13
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_14
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_1
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_7
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_8
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_9
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_10
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_2
Compiling module xil_defaultlib.MUX4T1_MUSER_Main
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_4
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_5
Compiling module xil_defaultlib.MUX4T1_MUSER_Main_6
Compiling module xil_defaultlib.MUX8T1_8_MUSER_Main_3
Compiling module xil_defaultlib.MUX8T1_32_MUSER_Main
Compiling module xil_defaultlib.alu_MUSER_Main
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Data_path_more_MUSER_Main
Compiling module xil_defaultlib.SCPU_More_MUSER_Main
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_Main_sch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Main_sch_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1811.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1811.230 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 1811.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.930 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 09 15:54:30 2017...
