{
  "module_name": "cache.json",
  "hash_id": "6bc2c12621ccc6e839b74097154201369a0f8caa2316974333c61542a5be9aba",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/haswellx/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"L1D data line replacements\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.REPLACEMENT\",\n        \"PublicDescription\": \"This event counts when new data lines are brought into the L1 Data cache, which cause other lines to be evicted from the cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles a demand request was blocked due to Fill Buffers unavailability.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.FB_FULL\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"L1D miss outstanding duration in cycles\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING\",\n        \"PublicDescription\": \"Increments the number of outstanding L1D misses every cycle. Set Cmask = 1 and Edge =1 to count occurrences.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with L1D load Misses outstanding.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles with L1D load Misses outstanding from any thread on physical core.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING_CYCLES_ANY\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch. HWP are e.\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.REQUEST_FB_FULL\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Not rejected writebacks that hit L2 cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_DEMAND_RQSTS.WB_HIT\",\n        \"PublicDescription\": \"Not rejected writebacks that hit L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x50\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.ALL\",\n        \"PublicDescription\": \"This event counts the number of L2 cache lines brought into the L2 cache.  Lines are filled into the L2 cache when there was an L2 miss.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in E state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.E\",\n        \"PublicDescription\": \"L2 cache lines in E state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in I state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.I\",\n        \"PublicDescription\": \"L2 cache lines in I state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines in S state filling L2\",\n        \"EventCode\": \"0xF1\",\n        \"EventName\": \"L2_LINES_IN.S\",\n        \"PublicDescription\": \"L2 cache lines in S state filling L2.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Clean L2 cache lines evicted by demand\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_CLEAN\",\n        \"PublicDescription\": \"Clean L2 cache lines evicted by demand.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Dirty L2 cache lines evicted by demand\",\n        \"EventCode\": \"0xF2\",\n        \"EventName\": \"L2_LINES_OUT.DEMAND_DIRTY\",\n        \"PublicDescription\": \"Dirty L2 cache lines evicted by demand.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"L2 code requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_CODE_RD\",\n        \"PublicDescription\": \"Counts all L2 code requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe4\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Counts any demand and L1 HW prefetch data load requests to L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe1\"\n    },\n    {\n        \"BriefDescription\": \"Demand requests that miss L2 cache\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_MISS\",\n        \"PublicDescription\": \"Demand requests that miss L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x27\"\n    },\n    {\n        \"BriefDescription\": \"Demand requests to L2 cache\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_REFERENCES\",\n        \"PublicDescription\": \"Demand requests to L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe7\"\n    },\n    {\n        \"BriefDescription\": \"Requests from L2 hardware prefetchers\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_PF\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf8\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests to L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_RFO\",\n        \"PublicDescription\": \"Counts all L2 store RFO requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe2\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache hits when fetching instructions, code reads.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_HIT\",\n        \"PublicDescription\": \"Number of instruction fetches that hit the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc4\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses when fetching instructions\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_MISS\",\n        \"PublicDescription\": \"Number of instruction fetches that missed the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests that hit L2 cache\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.DEMAND_DATA_RD_HIT\",\n        \"PublicDescription\": \"Counts the number of demand Data Read requests, initiated by load instructions, that hit L2 cache\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc1\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read miss L2, no rejects\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.DEMAND_DATA_RD_MISS\",\n        \"PublicDescription\": \"Demand data read requests that missed L2, no rejects.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x21\"\n    },\n    {\n        \"BriefDescription\": \"L2 prefetch requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.L2_PF_HIT\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests that hit L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xd0\"\n    },\n    {\n        \"BriefDescription\": \"L2 prefetch requests that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.L2_PF_MISS\",\n        \"PublicDescription\": \"Counts all L2 HW prefetcher requests that missed L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"All requests that miss L2 cache\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.MISS\",\n        \"PublicDescription\": \"All requests that missed L2.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x3f\"\n    },\n    {\n        \"BriefDescription\": \"All L2 requests\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.REFERENCES\",\n        \"PublicDescription\": \"All requests to L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xff\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_HIT\",\n        \"PublicDescription\": \"Counts the number of store RFO requests that hit the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc2\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_MISS\",\n        \"PublicDescription\": \"Counts the number of store RFO requests that miss the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x22\"\n    },\n    {\n        \"BriefDescription\": \"L2 or L3 HW prefetches that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.ALL_PF\",\n        \"PublicDescription\": \"Any MLC or L3 HW prefetch accessing L2, including rejects.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Transactions accessing L2 pipe\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.ALL_REQUESTS\",\n        \"PublicDescription\": \"Transactions accessing L2 pipe.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache accesses when fetching instructions\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.CODE_RD\",\n        \"PublicDescription\": \"L2 cache accesses when fetching instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand data read requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"L1D writebacks that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.L1D_WB\",\n        \"PublicDescription\": \"L1D writebacks that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L2 fill requests that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.L2_FILL\",\n        \"PublicDescription\": \"L2 fill requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"L2 writebacks that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.L2_WB\",\n        \"PublicDescription\": \"L2 writebacks that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that access L2 cache\",\n        \"EventCode\": \"0xf0\",\n        \"EventName\": \"L2_TRANS.RFO\",\n        \"PublicDescription\": \"RFO requests that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when L1D is locked\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"LOCK_CYCLES.CACHE_LOCK_DURATION\",\n        \"PublicDescription\": \"Cycles in which the L1D is locked.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable demand requests missed L3\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"This event counts each cache miss condition for references to the last level cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable demand requests that refer to L3\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"This event counts requests originating from the core that reference a cache line in the last level cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were HitM responses from shared L3.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were hits in L3 without snoops required.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD74, HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Data from local DRAM either Snoop not needed or Snoop Miss (RspI)\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD74, HSD29, HSD25, HSM30\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI)\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uop whose Data Source was: forwarded from remote cache\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSM30\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uop whose Data Source was: Remote cache HITM\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSM30\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.HIT_LFB\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with L1 cache hits as data sources.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops misses in L1 cache as data sources.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired load uops missed L1 cache as data sources.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with L2 cache hits as data sources.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD76, HSD29, HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Miss in mid-level (L2) cache. Excludes Unknown data-source.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired load uops missed L2. Unknown data source excluded.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops which data sources were data hits in L3 without snoops required.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD74, HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L3_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired load uops with L3 cache hits as data sources.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Miss in last-level (L3) cache. Excludes Unknown data-source.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD74, HSD29, HSD25, HSM26, HSM30\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L3_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired load uops missed L3. Excludes unknown data source .\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired load uops. This event accounts for SW prefetch uops of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Retired store uops.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired store uops.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops with locked access.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD76, HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOCK_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x21\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops that split across a cacheline boundary.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Retired store uops that split across a cacheline boundary.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Retired load uops that miss the STLB.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STLB_MISS_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Retired store uops that miss the STLB.\",\n        \"Data_LA\": \"1\",\n        \"Errata\": \"HSD29, HSM30\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STLB_MISS_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x12\"\n    },\n    {\n        \"BriefDescription\": \"Demand and prefetch data reads\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.ALL_DATA_RD\",\n        \"PublicDescription\": \"Data read requests sent to uncore (demand and prefetch).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cacheable and noncacheable code read requests\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Demand code read requests sent to uncore.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests sent to uncore\",\n        \"Errata\": \"HSD78, HSM80\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand data read requests sent to uncore.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Demand RFO requests including regular RFOs, locks, ItoM\",\n        \"EventCode\": \"0xB0\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_RFO\",\n        \"PublicDescription\": \"Demand RFO read requests sent to uncore, including regular RFOs, locks, ItoM.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Offcore requests buffer cannot take more entries for this thread core.\",\n        \"EventCode\": \"0xb2\",\n        \"EventName\": \"OFFCORE_REQUESTS_BUFFER.SQ_FULL\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore\",\n        \"Errata\": \"HSD62, HSD61, HSM63\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\",\n        \"PublicDescription\": \"Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.\",\n        \"CounterMask\": \"1\",\n        \"Errata\": \"HSD62, HSD61, HSM63\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore.\",\n        \"CounterMask\": \"1\",\n        \"Errata\": \"HSD78, HSD62, HSD61, HSM63, HSM80\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle.\",\n        \"CounterMask\": \"1\",\n        \"Errata\": \"HSD62, HSD61, HSM63\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle\",\n        \"Errata\": \"HSD62, HSD61, HSM63\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Offcore outstanding Demand code Read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding Demand Data Read transactions in uncore queue.\",\n        \"Errata\": \"HSD78, HSD62, HSD61, HSM63, HSM80\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Offcore outstanding demand data read transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.\",\n        \"CounterMask\": \"6\",\n        \"Errata\": \"HSD78, HSD62, HSD61, HSM63, HSM80\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore\",\n        \"Errata\": \"HSD62, HSD61, HSM63\",\n        \"EventCode\": \"0x60\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\",\n        \"PublicDescription\": \"Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch code reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_CODE_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0244\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data/code/rfo reads (demand & prefetch) hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_READS.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C07F7\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data/code/rfo reads (demand & prefetch) hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_READS.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C07F7\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all requests hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_REQUESTS.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C8FFF\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand code reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HITM_OTHER_CORE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand data writes (RFOs) hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HIT_OTHER_CORE_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) code reads hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to LLC only) code reads hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0200\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs hit in the L3\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_RFO.LLC_HIT.ANY_RESPONSE\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Split locks in SQ\",\n        \"EventCode\": \"0xf4\",\n        \"EventName\": \"SQ_MISC.SPLIT_LOCK\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}