// Seed: 851181905
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output wire id_2
);
  assign id_2[""] = id_0;
endmodule
