$date
	Wed Sep 25 05:43:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_not $end
$var wire 1 " y_nor $end
$var wire 1 # y_nand $end
$var wire 4 $ data_out [3:0] $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 4 ' data_in [3:0] $end
$scope module U1 $end
$var wire 1 % a $end
$var wire 1 ! y $end
$upscope $end
$scope module U2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 # y $end
$upscope $end
$scope module U3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 " y $end
$upscope $end
$scope module U4 $end
$var wire 4 ( data_in [3:0] $end
$var wire 4 ) data_out [3:0] $end
$var wire 1 * shift_right $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
b0xxx )
bx (
bx '
x&
0%
b0xxx $
1#
x"
1!
$end
#10
x#
0"
0!
1%
#20
1#
0&
#30
0#
1&
#40
1#
1!
0%
#50
1"
0&
#60
b101 $
b101 )
b1010 '
b1010 (
#70
b10 $
b10 )
b101 '
b101 (
#80
