{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 12:01:02 2010 " "Info: Processing started: Wed Sep 01 12:01:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_1 -c Lab_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_1 -c Lab_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst8 " "Warning: Node \"8bitlatch:inst1\|inst8\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst7 " "Warning: Node \"8bitlatch:inst1\|inst7\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst6 " "Warning: Node \"8bitlatch:inst1\|inst6\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1080 1144 272 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst5 " "Warning: Node \"8bitlatch:inst1\|inst5\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 888 952 272 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst4 " "Warning: Node \"8bitlatch:inst1\|inst4\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 720 784 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst3 " "Warning: Node \"8bitlatch:inst1\|inst3\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 568 632 272 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst2 " "Warning: Node \"8bitlatch:inst1\|inst2\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst1\|inst " "Warning: Node \"8bitlatch:inst1\|inst\" is a latch" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Enable " "Info: Assuming node \"Enable\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "8bitlatch:inst1\|inst7 Input\[1\] Enable 5.812 ns register " "Info: tsu for register \"8bitlatch:inst1\|inst7\" (data pin = \"Input\[1\]\", clock pin = \"Enable\") is 5.812 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.647 ns + Longest pin register " "Info: + Longest pin to register delay is 7.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Input\[1\] 1 PIN PIN_C12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 8; PIN Node = 'Input\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[1] } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 336 -88 80 352 "Input\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.716 ns) + CELL(0.419 ns) 6.975 ns 3_8dec:inst\|inst8~78 2 COMB LCCOMB_X29_Y15_N26 1 " "Info: 2: + IC(5.716 ns) + CELL(0.419 ns) = 6.975 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 1; COMB Node = '3_8dec:inst\|inst8~78'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { Input[1] 3_8dec:inst|inst8~78 } "NODE_NAME" } } { "3_8dec.bdf" "" { Schematic "S:/CpE 214/3_8dec.bdf" { { 184 464 528 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 7.647 ns 8bitlatch:inst1\|inst7 3 REG LCCOMB_X29_Y15_N18 1 " "Info: 3: + IC(0.253 ns) + CELL(0.419 ns) = 7.647 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; REG Node = '8bitlatch:inst1\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 21.94 % ) " "Info: Total cell delay = 1.678 ns ( 21.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 78.06 % ) " "Info: Total interconnect delay = 5.969 ns ( 78.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.647 ns" { Input[1] 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.647 ns" { Input[1] {} Input[1]~combout {} 3_8dec:inst|inst8~78 {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 5.716ns 0.253ns } { 0.000ns 0.840ns 0.419ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.862 ns + " "Info: + Micro setup delay of destination is 0.862 ns" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Enable destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"Enable\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Enable 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Enable'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Enable~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Enable~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Enable Enable~clkctrl } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.150 ns) 2.697 ns 8bitlatch:inst1\|inst7 3 REG LCCOMB_X29_Y15_N18 1 " "Info: 3: + IC(1.430 ns) + CELL(0.150 ns) = 2.697 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; REG Node = '8bitlatch:inst1\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.60 % ) " "Info: Total cell delay = 1.149 ns ( 42.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 57.40 % ) " "Info: Total interconnect delay = 1.548 ns ( 57.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 0.118ns 1.430ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.647 ns" { Input[1] 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.647 ns" { Input[1] {} Input[1]~combout {} 3_8dec:inst|inst8~78 {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 5.716ns 0.253ns } { 0.000ns 0.840ns 0.419ns 0.419ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 0.118ns 1.430ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Enable O\[0\] 8bitlatch:inst1\|inst 8.070 ns register " "Info: tco from clock \"Enable\" to destination pin \"O\[0\]\" through register \"8bitlatch:inst1\|inst\" is 8.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Enable source 2.695 ns + Longest register " "Info: + Longest clock path from clock \"Enable\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Enable 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Enable'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Enable~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Enable~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Enable Enable~clkctrl } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.150 ns) 2.695 ns 8bitlatch:inst1\|inst 3 REG LCCOMB_X29_Y15_N14 1 " "Info: 3: + IC(1.428 ns) + CELL(0.150 ns) = 2.695 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 1; REG Node = '8bitlatch:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { Enable~clkctrl 8bitlatch:inst1|inst } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.63 % ) " "Info: Total cell delay = 1.149 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 57.37 % ) " "Info: Total interconnect delay = 1.546 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.375 ns + Longest register pin " "Info: + Longest register to pin delay is 5.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8bitlatch:inst1\|inst 1 REG LCCOMB_X29_Y15_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 1; REG Node = '8bitlatch:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8bitlatch:inst1|inst } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.763 ns) + CELL(2.612 ns) 5.375 ns O\[0\] 2 PIN PIN_T21 0 " "Info: 2: + IC(2.763 ns) + CELL(2.612 ns) = 5.375 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'O\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { 8bitlatch:inst1|inst O[0] } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 336 656 832 352 "O\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 48.60 % ) " "Info: Total cell delay = 2.612 ns ( 48.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns ( 51.40 % ) " "Info: Total interconnect delay = 2.763 ns ( 51.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { 8bitlatch:inst1|inst O[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { 8bitlatch:inst1|inst {} O[0] {} } { 0.000ns 2.763ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { 8bitlatch:inst1|inst O[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { 8bitlatch:inst1|inst {} O[0] {} } { 0.000ns 2.763ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "8bitlatch:inst1\|inst7 Input\[0\] Enable -0.929 ns register " "Info: th for register \"8bitlatch:inst1\|inst7\" (data pin = \"Input\[0\]\", clock pin = \"Enable\") is -0.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Enable destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"Enable\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Enable 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Enable'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Enable~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Enable~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Enable Enable~clkctrl } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 440 -88 80 456 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.150 ns) 2.697 ns 8bitlatch:inst1\|inst7 3 REG LCCOMB_X29_Y15_N18 1 " "Info: 3: + IC(1.430 ns) + CELL(0.150 ns) = 2.697 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; REG Node = '8bitlatch:inst1\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.60 % ) " "Info: Total cell delay = 1.149 ns ( 42.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.548 ns ( 57.40 % ) " "Info: Total interconnect delay = 1.548 ns ( 57.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 0.118ns 1.430ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.626 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Input\[0\] 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'Input\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } } { "TopLevle.bdf" "" { Schematic "S:/CpE 214/TopLevle.bdf" { { 336 -88 80 352 "Input\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.150 ns) 2.954 ns 3_8dec:inst\|inst8~78 2 COMB LCCOMB_X29_Y15_N26 1 " "Info: 2: + IC(1.825 ns) + CELL(0.150 ns) = 2.954 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 1; COMB Node = '3_8dec:inst\|inst8~78'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { Input[0] 3_8dec:inst|inst8~78 } "NODE_NAME" } } { "3_8dec.bdf" "" { Schematic "S:/CpE 214/3_8dec.bdf" { { 184 464 528 232 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 3.626 ns 8bitlatch:inst1\|inst7 3 REG LCCOMB_X29_Y15_N18 1 " "Info: 3: + IC(0.253 ns) + CELL(0.419 ns) = 3.626 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; REG Node = '8bitlatch:inst1\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "8bitlatch.bdf" "" { Schematic "S:/CpE 214/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 42.69 % ) " "Info: Total cell delay = 1.548 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 57.31 % ) " "Info: Total interconnect delay = 2.078 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { Input[0] 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { Input[0] {} Input[0]~combout {} 3_8dec:inst|inst8~78 {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 1.825ns 0.253ns } { 0.000ns 0.979ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { Enable Enable~clkctrl 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { Enable {} Enable~combout {} Enable~clkctrl {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 0.118ns 1.430ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { Input[0] 3_8dec:inst|inst8~78 8bitlatch:inst1|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { Input[0] {} Input[0]~combout {} 3_8dec:inst|inst8~78 {} 8bitlatch:inst1|inst7 {} } { 0.000ns 0.000ns 1.825ns 0.253ns } { 0.000ns 0.979ns 0.150ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 01 12:01:03 2010 " "Info: Processing ended: Wed Sep 01 12:01:03 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
