
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : ram0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 22
FID:  path (prevtimestamp, timestamp)
22       C:\Users\braya\Downloads\02-ram00\coder00.vhdl (N/A, 2022-05-11 21:05:54)
23       C:\Users\braya\Downloads\02-ram00\contRead00.vhdl (N/A, 2022-05-10 23:20:18)
24       C:\Users\braya\Downloads\02-ram00\contring00.vhdl (N/A, 2022-05-11 20:27:08)
25       C:\Users\braya\Downloads\02-ram00\memram00.vhdl (N/A, 2022-05-10 22:43:08)
26       C:\Users\braya\Downloads\02-ram00\muxram00.vhdl (N/A, 2022-05-10 22:48:04)
27       C:\Users\braya\Downloads\02-ram00\packageram00.vhdl (N/A, 2022-05-10 23:21:34)
28       C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03)
29       C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl (N/A, 2022-03-10 15:11:00)
30       C:\Users\braya\Downloads\02-ram00\ram0\source\osc00.vhdl (N/A, 2022-03-10 15:11:00)
31       C:\Users\braya\Downloads\02-ram00\ram0\source\oscint00.vhdl (N/A, 2022-03-10 15:11:00)
32       C:\Users\braya\Downloads\02-ram00\ram0\source\packageosc00.vhdl (N/A, 2022-03-10 15:11:00)
0        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\coder00.vhdl (2022-05-11 20:21:23, N/A)
1        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\contRead00.vhdl (2022-05-10 23:20:18, N/A)
2        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\contring00.vhdl (2022-05-11 20:27:08, N/A)
3        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\memram00.vhdl (2022-05-10 22:43:08, N/A)
4        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\muxram00.vhdl (2022-05-10 22:48:04, N/A)
5        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\packageram00.vhdl (2022-05-10 23:21:34, N/A)
6        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram00.vhdl (2022-05-11 16:48:03, N/A)
7        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\source\div00.vhdl (2022-03-10 15:11:00, N/A)
8        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\source\osc00.vhdl (2022-03-10 15:11:00, N/A)
9        C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\source\oscint00.vhdl (2022-03-10 15:11:00, N/A)
10       C:\Users\braya\Downloads\Arquitectura de computadoras\08-Project2doParcial\02-ram00\ram0\source\packageosc00.vhdl (2022-03-10 15:11:00, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 9
MID:  lib.cell.view
0        work.coder00.coder0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\coder00.vhdl (N/A, 2022-05-11 21:05:54) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
2        work.contread00.contread0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\contRead00.vhdl (N/A, 2022-05-10 23:20:18) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
4        work.contring00.contring0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\contring00.vhdl (N/A, 2022-05-11 20:27:08) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
6        work.div00.div0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
                        C:\Users\braya\Downloads\02-ram00\ram0\source\div00.vhdl (N/A, 2022-03-10 15:11:00) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram0\source\osc00.vhdl (N/A, 2022-03-10 15:11:00) <-- (may instantiate this module)
8        work.memram00.memram0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\memram00.vhdl (N/A, 2022-05-10 22:43:08) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
10       work.muxram00.muxram0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\muxram00.vhdl (N/A, 2022-05-10 22:48:04) <-- (architecture and entity definition)
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
12       work.osc00.osc0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
                        C:\Users\braya\Downloads\02-ram00\ram0\source\osc00.vhdl (N/A, 2022-03-10 15:11:00) <-- (architecture and entity definition)
14       work.oscint00.oscint0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (may instantiate this module)
                        C:\Users\braya\Downloads\02-ram00\ram0\source\osc00.vhdl (N/A, 2022-03-10 15:11:00) <-- (may instantiate this module)
                        C:\Users\braya\Downloads\02-ram00\ram0\source\oscint00.vhdl (N/A, 2022-03-10 15:11:00) <-- (architecture and entity definition)
16       work.ram00.ram0 may have changed because the following files changed:
                        C:\Users\braya\Downloads\02-ram00\ram00.vhdl (N/A, 2022-05-11 16:48:03) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
11       C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-15 00:32:12)
12       C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 10:20:44)
13       C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 10:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 10:23:10)
15       C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 17:26:20)
16       C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 10:23:10)
17       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 10:23:10)
18       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 10:23:10)
19       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 10:23:10)
20       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 10:23:10)
21       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
