
*** Running vivado
    with args -log sys_clk.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_clk.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sys_clk.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sys_clk
Command: synth_design -top sys_clk -part xczu6eg-ffvb1156-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu6eg'
INFO: [Device 21-403] Loading part xczu6eg-ffvb1156-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 225015
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3222.812 ; gain = 239.801 ; free physical = 19987 ; free virtual = 100756
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4199.984; parent = 3226.785; children = 973.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk.v:68]
INFO: [Synth 8-6157] synthesizing module 'sys_clk_clk_wiz' [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk_clk_wiz' (0#1) [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (0#1) [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3293.750 ; gain = 310.738 ; free physical = 19894 ; free virtual = 100663
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4266.953; parent = 3293.754; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3311.562 ; gain = 328.551 ; free physical = 19894 ; free virtual = 100663
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4284.766; parent = 3311.566; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3311.562 ; gain = 328.551 ; free physical = 19897 ; free virtual = 100667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4284.766; parent = 3311.566; children = 973.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3317.500 ; gain = 0.000 ; free physical = 19897 ; free virtual = 100667
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'inst'
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.gen/sources_1/ip/sys_clk/sys_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_clk_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_clk_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/sys_clk_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/sys_clk_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3402.344 ; gain = 0.000 ; free physical = 19958 ; free virtual = 100728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3402.344 ; gain = 0.000 ; free physical = 19958 ; free virtual = 100728
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3402.344 ; gain = 419.332 ; free physical = 20035 ; free virtual = 100804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.531; parent = 3370.332; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu6eg-ffvb1156-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3402.344 ; gain = 419.332 ; free physical = 20035 ; free virtual = 100804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.531; parent = 3370.332; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/sys_clk_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3402.344 ; gain = 419.332 ; free physical = 20035 ; free virtual = 100804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.531; parent = 3370.332; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3402.344 ; gain = 419.332 ; free physical = 20035 ; free virtual = 100805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.531; parent = 3370.332; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1973 (col length:168)
BRAMs: 1428 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3402.344 ; gain = 419.332 ; free physical = 20035 ; free virtual = 100809
Synthesis current peak Physical Memory [PSS] (MB): peak = 2497.513; parent = 2341.389; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4343.531; parent = 3370.332; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3825.633 ; gain = 842.621 ; free physical = 19676 ; free virtual = 100450
Synthesis current peak Physical Memory [PSS] (MB): peak = 3040.279; parent = 2884.187; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.836; parent = 3825.637; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3825.633 ; gain = 842.621 ; free physical = 19676 ; free virtual = 100450
Synthesis current peak Physical Memory [PSS] (MB): peak = 3040.451; parent = 2884.358; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.836; parent = 3825.637; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3845.664 ; gain = 862.652 ; free physical = 19658 ; free virtual = 100432
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.248; parent = 2885.155; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4818.867; parent = 3845.668; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.428; parent = 2885.335; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.443; parent = 2885.351; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.459; parent = 2885.366; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.521; parent = 2885.429; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.521; parent = 2885.429; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.537; parent = 2885.444; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |PLLE4_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.602 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
Synthesis current peak Physical Memory [PSS] (MB): peak = 3041.568; parent = 2885.476; children = 156.124
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4824.805; parent = 3851.605; children = 973.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3851.602 ; gain = 777.809 ; free physical = 19661 ; free virtual = 100435
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3851.609 ; gain = 868.590 ; free physical = 19661 ; free virtual = 100435
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3851.609 ; gain = 0.000 ; free physical = 19661 ; free virtual = 100435
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3895.227 ; gain = 0.000 ; free physical = 19749 ; free virtual = 100523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: aa131163
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3895.227 ; gain = 1825.148 ; free physical = 19798 ; free virtual = 100572
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/sys_clk_synth_1/sys_clk.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_clk, cache-ID = ec68b0e669bdfe6c
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.runs/sys_clk_synth_1/sys_clk.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_clk_utilization_synth.rpt -pb sys_clk_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 09:23:37 2025...
