module muxdff(
    input clk,
    input w,
    input R,
    input E,
    input L,
    output reg Q
);

always @(posedge clk) begin
    if (L)
        Q <= R;
    else if (E)
        Q <= w;
    else
        Q <= Q;
end

endmodule


module top_module (
    input [3:0] SW,
    input [3:0] KEY,
    output [3:0] LEDR
);

muxdff stage3 (
    .clk(KEY[0]),
    .w(KEY[3]),
    .R(SW[3]),
    .E(KEY[1]),
    .L(KEY[2]),
    .Q(LEDR[3])
);

muxdff stage2 (
    .clk(KEY[0]),
    .w(LEDR[3]),
    .R(SW[2]),
    .E(KEY[1]),
    .L(KEY[2]),
    .Q(LEDR[2])
);

muxdff stage1 (
    .clk(KEY[0]),
    .w(LEDR[2]),
    .R(SW[1]),
    .E(KEY[1]),
    .L(KEY[2]),
    .Q(LEDR[1])
);

muxdff stage0 (
    .clk(KEY[0]),
    .w(LEDR[1]),
    .R(SW[0]),
    .E(KEY[1]),
    .L(KEY[2]),
    .Q(LEDR[0])
);

endmodule
