// Seed: 3038602807
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 : id_3] id_7;
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wire id_8;
  assign id_5[1] = -1;
  logic id_9;
  ;
  assign id_9[id_3] = 1;
  wire id_10;
endmodule
