// Seed: 3647911938
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    input wand id_6,
    output wire id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input wire id_12,
    output wor id_13,
    input wand id_14,
    output tri id_15,
    output tri1 id_16,
    output tri0 id_17,
    input tri id_18,
    input uwire id_19,
    output wand id_20,
    input wor id_21,
    output wand id_22,
    output tri1 id_23,
    input wor id_24,
    output tri1 id_25,
    input tri0 id_26,
    output uwire id_27,
    input uwire id_28,
    output tri1 id_29,
    output wire id_30
);
  assign id_11 = -1'd0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46
) (
    input  wire _id_0,
    output wor  id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  assign id_1 = id_0 - id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1
  );
  wire [id_0 : id_0] id_5;
  assign id_5 = id_5;
endmodule
