;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB @127, 106
	MOV -1, <-20
	SLT -7, <-20
	SUB @127, 101
	SUB #72, @921
	JMP @72, #201
	SPL 0, <792
	MOV 50, -403
	SUB 0, @22
	SUB #0, -79
	ADD 100, 0
	SPL 0, <2
	SUB @0, @10
	ADD #-30, 9
	SUB @121, 106
	SUB @121, 106
	SPL @300, 90
	ADD @10, 0
	ADD @10, 0
	SPL 0, -2
	MOV -7, <-20
	SLT 100, 0
	SUB @427, -806
	SPL 0, -2
	SPL 0, -2
	MOV -1, <-20
	SPL 0, -2
	SPL 0, <792
	MOV -7, <-20
	MOV -1, <-20
	SUB @427, -806
	SUB 0, -2
	SUB @427, -806
	MOV 307, <20
	SUB @121, 106
	MOV 307, <20
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <792
	SPL 0, <792
	SPL 0, <792
