<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_pmod_esp32_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>gpio0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio0_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio0_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio0_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gpio1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gpio2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio2_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio2_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gpio2_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pmod_esp32</spirit:name>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>pmod_esp32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ade2edec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ade2edec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_pmod_esp32_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ade2edec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>pmod_esp32</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a16511a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_pmod_esp32_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0a16511a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ade2edec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pin1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio0_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio0_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio0_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio2_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio2_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c6fc/pmod_esp32.srcs/sources_1/new/pmod_esp32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_pmod_esp32_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c6fc/pmod_esp32.srcs/sources_1/new/pmod_esp32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_pmod_esp32_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_pmod_esp32_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_esp32_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_esp32_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_esp32_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_esp32_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pmod_esp32_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_pmod_esp32_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pmod_esp32_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499a635b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@297999e4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67309824_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c282547_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ffbedb8_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c460795_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d4a135_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42696107_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f07e9da_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f1e705f_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b1839d7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17b9ec24_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54863c3b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@193cbff8_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd5122a_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@489b98ce_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68cb07ad_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9216bd_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff5a42b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65de00ea_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb34920_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4282de1_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5df995_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ac30521_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c98317e_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792b4e90_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a22ee7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@decea22_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@338f8daf_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c060186_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28927dc0_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd9a706_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@731f21c5_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea04d5a_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71b3f2fa_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a43966e_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626c6761_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7316c36c_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a27f361_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@746a9eb7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d5fb6b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220834d9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b256789_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8927aa7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55c1aebd_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4232cdc7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4889e2ac_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79f589da_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74dc324a_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3647801b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fadedef_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73b7fb78_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d0406a_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e1a0542_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@388d1d0e_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f952083_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@158f06c1_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@527e8e89_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3be121c5_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6307e49b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f60a6c_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31ac9300_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f2f25f9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8fac_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b08be92_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4175a042_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62e20427_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ebb04e9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@796b4358_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c068320_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d00810b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c996303_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@805ff8_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b60e8a7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f68de98_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b8f3193_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714f64a7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6102e1d7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4a1ac4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3ce9a7_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a2d4f32_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@146bcce0_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d755175_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0c42c9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a2287c9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f1d9506_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76f9af94_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b0dc48_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c9fb54b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462d044d_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d75f9d4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663fb453_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21400774_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d90ef24_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@463bdbc4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78995fcd_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27d45be4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38671b4f_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@230962d6_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59439477_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c0274c_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ddcb769_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8a565b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774fc4ee_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2813f467_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@489ae523_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df41bda_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28047e70_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58cdc6d5_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8aef53_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e56a4f6_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d571a4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c414449_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7364d6b8_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c191e8f_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35027bcb_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad19fad_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@739ae0cb_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e18f60_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7756b6ca_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d340304_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b4aabd6_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cebbf71_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce01aa_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8f1254_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43ad8671_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526d18b1_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e79b438_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4daa8049_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba0fcb4_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1889ef4c_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648d466b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae75c4b_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b13388_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21245ca8_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d42db8a_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a47421_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a9eb70_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3872eb40_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f277624_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c21170_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7f8ef9_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4c7083_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2455991c_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57cf56a3_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@606039de_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9cc3fcc_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fbdb2fc_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ab014_ARCHIVE_LOCATION">v:/zxnext/pmod_esp32</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e6b39c93"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="71805c3a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a5f99a12"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="440e390e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
