
*** Running vivado
    with args -log computer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source computer.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source computer.tcl -notrace
Command: synth_design -top computer -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 447.676 ; gain = 101.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'computer' [F:/LDR/LDR.srcs/sources_1/new/computer.v:1]
	Parameter width bound to: 32 - type: integer 
	Parameter bits bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu' [F:/LDR/LDR.srcs/sources_1/new/cpu.v:1]
	Parameter width bound to: 32 - type: integer 
	Parameter bits bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/LDR/LDR.srcs/sources_1/new/datapath.v:3]
	Parameter width bound to: 32 - type: integer 
	Parameter bits bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/LDR/LDR.srcs/sources_1/new/flopenr.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [F:/LDR/LDR.srcs/sources_1/new/flopenr.v:1]
INFO: [Synth 8-6157] synthesizing module 'flop' [F:/LDR/LDR.srcs/sources_1/new/flop.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop' (2#1) [F:/LDR/LDR.srcs/sources_1/new/flop.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopen' [F:/LDR/LDR.srcs/sources_1/new/flopen.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopen' (3#1) [F:/LDR/LDR.srcs/sources_1/new/flopen.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/LDR/LDR.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [F:/LDR/LDR.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/LDR/LDR.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/LDR/LDR.srcs/sources_1/new/alu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [F:/LDR/LDR.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/LDR/LDR.srcs/sources_1/new/mux2.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [F:/LDR/LDR.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [F:/LDR/LDR.srcs/sources_1/new/mux3.v:1]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (7#1) [F:/LDR/LDR.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [F:/LDR/LDR.srcs/sources_1/new/mux3.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (7#1) [F:/LDR/LDR.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [F:/LDR/LDR.srcs/sources_1/new/mux4.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (8#1) [F:/LDR/LDR.srcs/sources_1/new/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (9#1) [F:/LDR/LDR.srcs/sources_1/new/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controller' [F:/LDR/LDR.srcs/sources_1/new/controller.v:2]
	Parameter ADD bound to: 6'b100000 
	Parameter OR bound to: 6'b100101 
	Parameter SLL bound to: 6'b000000 
	Parameter SRL bound to: 6'b000010 
	Parameter JR bound to: 6'b001000 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter XORI bound to: 6'b001110 
	Parameter BNE bound to: 6'b000101 
	Parameter BEQ bound to: 6'b000100 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter J bound to: 6'b000010 
	Parameter JAL bound to: 6'b000011 
	Parameter FETCH bound to: 4'b0000 
	Parameter DECODE bound to: 4'b0001 
	Parameter MEMACOM bound to: 4'b0010 
	Parameter MEMACR bound to: 4'b0011 
	Parameter MEMACW bound to: 4'b0100 
	Parameter MEMRCOM bound to: 4'b0101 
	Parameter REXE bound to: 4'b0110 
	Parameter RCOM bound to: 4'b0111 
	Parameter SHIFTEXE bound to: 4'b1000 
	Parameter IEXE bound to: 4'b1001 
	Parameter ICOM bound to: 4'b1010 
	Parameter BRANCHCOM bound to: 4'b1011 
	Parameter JUMPCOM bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [F:/LDR/LDR.srcs/sources_1/new/controller.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [F:/LDR/LDR.srcs/sources_1/new/controller.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [F:/LDR/LDR.srcs/sources_1/new/controller.v:93]
INFO: [Synth 8-6155] done synthesizing module 'controller' (10#1) [F:/LDR/LDR.srcs/sources_1/new/controller.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (11#1) [F:/LDR/LDR.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'memorycontrol' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'dat_mem' [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/dat_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dat_mem' (12#1) [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/dat_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ins_mem' [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ins_mem' (13#1) [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memorycontrol' (14#1) [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (15#1) [F:/LDR/LDR.runs/synth_1/.Xil/Vivado-15172-DESKTOP-3QG18OL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'computer' (16#1) [F:/LDR/LDR.srcs/sources_1/new/computer.v:1]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[31]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[30]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[29]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[28]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[27]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[26]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[25]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[24]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[23]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[22]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[21]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[20]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[19]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[18]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[17]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[16]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[15]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 502.313 ; gain = 155.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 502.313 ; gain = 155.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 502.313 ; gain = 155.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem/dat_mem_in_context.xdc] for cell 'mc/RAM'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/dat_mem/dat_mem/dat_mem_in_context.xdc] for cell 'mc/RAM'
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'mc/ROM'
Finished Parsing XDC File [f:/LDR/LDR.srcs/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'mc/ROM'
Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
WARNING: [Vivado 12-584] No ports matched 'digit[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'digit[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'digit[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'cs[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'WriteData[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'WriteData[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'WriteData[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'WriteData[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'WriteData[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'WriteData[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'WriteData[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'WriteData[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'WriteData[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'WriteData[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'WriteData[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'WriteData[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'WriteData[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'WriteData[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'WriteData[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'WriteData[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'WriteData[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'WriteData[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'WriteData[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'WriteData[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'WriteData[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'WriteData[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'WriteData[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'WriteData[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'WriteData[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'WriteData[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'WriteData[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'WriteData[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'WriteData[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'WriteData[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'WriteData[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'WriteData[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'Write'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'Address[31]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'Address[30]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'Address[29]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'Address[28]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'Address[27]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'Address[26]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'Address[25]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'Address[24]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'Address[23]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'Address[22]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'Address[21]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'Address[20]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'Address[19]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'Address[18]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'Address[17]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'Address[16]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'Address[15]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'Address[14]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'Address[13]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'Address[12]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'Address[11]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'Address[10]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'Address[9]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'Address[8]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'Address[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'Address[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'Address[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'Address[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'Address[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'Address[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'Address[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'Address[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'cs[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'cs[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'cs[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'cs[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'digit[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'digit[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'digit[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'digit[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'cs[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'cs[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'cs[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'cs[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'digit[7]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'digit[6]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'digit[5]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'digit[4]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc:153]
Finished Parsing XDC File [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/computer_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/LDR/LDR.srcs/constrs_1/new/design201807041105.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/computer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/computer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 840.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mc/RAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mc/ROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  f:/LDR/LDR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mc/RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mc/ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/LDR/LDR.srcs/sources_1/new/alu.v:9]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUCon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUCon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUCon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWC1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCWC2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PCW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegDst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUsrcb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUsrca" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regsrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IorD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEMW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEMR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cs_led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [F:/LDR/LDR.srcs/sources_1/new/alu.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [F:/LDR/LDR.srcs/sources_1/new/controller.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [F:/LDR/LDR.srcs/sources_1/new/controller.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                    0000000000001 |                             0000
                  DECODE |                    0000000000010 |                             0001
                 MEMACOM |                    0000000000100 |                             0010
                  MEMACR |                    0000000001000 |                             0011
                 MEMRCOM |                    0000000010000 |                             0101
                  MEMACW |                    0000000100000 |                             0100
                 JUMPCOM |                    0000001000000 |                             1100
                    IEXE |                    0000010000000 |                             1001
                    ICOM |                    0000100000000 |                             1010
               BRANCHCOM |                    0001000000000 |                             1011
                    REXE |                    0010000000000 |                             0110
                SHIFTEXE |                    0100000000000 |                             1000
                    RCOM |                    1000000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [F:/LDR/LDR.srcs/sources_1/new/controller.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'cs1_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'digit1_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'cs2_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'digit2_reg' [F:/LDR/LDR.srcs/sources_1/new/memorycontrol.v:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	  13 Input     13 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module mux3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	  11 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 8     
Module memorycontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mc/cs_led" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------+-----------+----------------------+---------------+
|computer    | mips_cpu/dp/Registers/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/cpu_clk' to pin 'instance_name/bbstub_cpu_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 840.574 ; gain = 494.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------+-----------+----------------------+---------------+
|computer    | mips_cpu/dp/Registers/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_0_in[0]' (FDE) to 'mips_cpu/dp/IR/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'p_0_in[1]' (FDE) to 'mips_cpu/dp/IR/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'p_0_in[2]' (FDE) to 'mips_cpu/dp/IR/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'p_0_in[3]' (FDE) to 'mips_cpu/dp/IR/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'p_0_in[4]' (FDE) to 'mips_cpu/dp/IR/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'p_1_in[0]' (FDE) to 'mips_cpu/dp/IR/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_1_in[1]' (FDE) to 'mips_cpu/dp/IR/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'p_1_in[2]' (FDE) to 'mips_cpu/dp/IR/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'p_1_in[3]' (FDE) to 'mips_cpu/dp/IR/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'p_1_in[4]' (FDE) to 'mips_cpu/dp/IR/q_reg[20]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |dat_mem       |         1|
|3     |ins_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |dat_mem   |     1|
|3     |ins_mem   |     1|
|4     |BUFG      |     2|
|5     |CARRY4    |     8|
|6     |LUT1      |     1|
|7     |LUT2      |    13|
|8     |LUT3      |    16|
|9     |LUT4      |    63|
|10    |LUT5      |   130|
|11    |LUT6      |   385|
|12    |MUXF7     |    35|
|13    |RAM32M    |    12|
|14    |FDRE      |   204|
|15    |FDSE      |     1|
|16    |LD        |   117|
|17    |IBUF      |     6|
|18    |OBUF      |    40|
+------+----------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1099|
|2     |  mc            |memorycontrol |   136|
|3     |  mips_cpu      |cpu           |   913|
|4     |    cu          |controller    |   342|
|5     |    dp          |datapath      |   571|
|6     |      A         |flop          |   170|
|7     |      ALU       |alu           |    49|
|8     |      ALUOut    |flop_0        |    32|
|9     |      B         |flop_1        |    37|
|10    |      IR        |flopen        |   156|
|11    |      MDR       |flop_2        |    32|
|12    |      PC        |flopenr       |    83|
|13    |      Registers |regfile       |    12|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 956.914 ; gain = 272.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 956.914 ; gain = 610.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  LD => LDCE: 117 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 956.914 ; gain = 621.926
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/LDR/LDR.runs/synth_1/computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file computer_utilization_synth.rpt -pb computer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 956.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 09:58:06 2018...
