// Seed: 2278320539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri  id_7 = 1'b0 & id_6;
  wire id_8;
  module_2(
      id_8, id_6
  );
endmodule
module module_1 ();
  always @(1 or id_1) assert (id_1);
  uwire id_2 = 1'b0;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
