Violated 1301: no Escape should be used on < clk >.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1301: no Escape should be used on < ctrl >.
Violated 1127: signal name "ctrl" does not match to regular expression s_.
Violated 1301: no Escape should be used on < d1 >.
Violated 1127: signal name "d1" does not match to regular expression s_.
Violated 1301: no Escape should be used on < d2 >.
Violated 1127: signal name "d2" does not match to regular expression s_.
Violated 1156: Test Clock "gen_clk" should be Resolved to Primary Input.
Violated 1301: no Escape should be used on < gen_clk >.
Violated 1004: Signals top.gen_clk is driven by 2 devices.
Violated 1127: signal name "gen_clk" does not match to regular expression s_.
Violated 1156: Test Clock "gen_clk" should be Resolved to Primary Input.
Violated 1187: wire "gen_clk" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < o >.
Violated 1127: signal name "o" does not match to regular expression s_.
Violated 1187: wire "o" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < q >.
Violated 1127: signal name "q" does not match to regular expression s_.
Violated 1156: Test Clock "gen_clk" should be Resolved to Primary Input.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < reset >.
Violated 1127: signal name "reset" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1301: no Escape should be used on < _s11 >.
Violated 1004: Signals top._s11 is driven by 2 devices.
Violated 1127: signal name "_s11" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1187: wire "_s11" should be explicitly declared.
Violated 1188: 'tri' declaration "_s11" is detected.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1175: gate name "_s1" does not match to regular expression gate_.
Violated 1175: gate name "_s12" does not match to regular expression gate_.
Violated 1003: Clock signals "top.gen_clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1013: Gated Clock is on "_s1".
Violated 1168: register ouput name "q" does not match to regular expression .*_r.
Violated 1169: register Input name "d2" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "gen_clk".
Violated 1147: State register name "q" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d2" not in library.
Violated 1199: next register name "d2" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "top.clk" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1031: "Async" Reset dtected.
Violated 1102: more than one clock signal in a module.
Violated 1113: Combinational Path Too Long.
Violated 1145: Mutiple Clock Source Not Recommended.
Violated 1166: active low signal name "reset" does not match to regular expression .*_n.
Violated 1168: register ouput name "o" does not match to regular expression .*_r.
Violated 1169: register Input name "d1" does not match to regular expression .*_nxt.
Violated 1152: reset signal name "reset" does not match to regular expression rst_.
Violated 1147: State register name "o" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d1" not in library.
Violated 1195: asynchronous signal name "reset" does not match to regular expression .*_a.
Violated 1197: active low reset signal name "reset" does not follow the regular expression rst_.*_n.
Violated 1199: next register name "d1" does not match to regular expression .*_ns.
Violated 1278: Don't use complex expression in the condition expression for asynchronous set or reset.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "top" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration output q; 
Violated 1255: comment is not found following port declaration input d1,d2,ctrl,clk,reset; 
Violated 1257: signals should be declared one per line with a comment at the end ctrl. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d1. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d2. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end gen_clk. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end o. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end reset. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end _s11. File: 1156_Test_Clock_should_be_Resolved_to_Primary.v , Line: 0
Violated 1325: Only one statement is allowed per line.
Violated 1328: the lines of a source file < 1156_Test_Clock_should_be_Resolved_to_Primary.v > hould not exceed 10 lines.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 82.