$date
	Thu Oct 09 00:05:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OR_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module OR_gate $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$var wire 1 $ f1 $end
$var wire 1 % f2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#5
1!
0%
1#
#10
1%
0$
0#
1"
#15
0%
1#
#20
