
---------- Begin Simulation Statistics ----------
final_tick                               580644007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701256                       # Number of bytes of host memory used
host_op_rate                                    86023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7144.41                       # Real time elapsed on the host
host_tick_rate                               81272527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544976                       # Number of instructions simulated
sim_ops                                     614582574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.580644                       # Number of seconds simulated
sim_ticks                                580644007000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.965212                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77870201                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91649511                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6755225                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123701914                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12438582                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12511458                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           72876                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159406355                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061739                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4790364                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143201170                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19658535                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61593484                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281558                       # Number of instructions committed
system.cpu0.commit.committedOps             581301055                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1031307233                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    761674166     73.86%     73.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160803850     15.59%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37607007      3.65%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33529217      3.25%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11006664      1.07%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1946995      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1899964      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3180835      0.31%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19658535      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1031307233                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887690                       # Number of function calls committed.
system.cpu0.commit.int_insts                561282128                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950972                       # Number of loads committed
system.cpu0.commit.membars                    2037594                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037603      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322222285     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969168     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70918311     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301055                       # Class of committed instruction
system.cpu0.commit.refs                     251887514                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281558                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301055                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.981622                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.981622                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            182495969                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1975240                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77028410                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             655095030                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               393647350                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457076944                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4798182                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6903304                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3926725                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159406355                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113879539                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    644619377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2633408                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     666465301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13526112                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138626                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         390562493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90308783                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579586                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1041945170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640615                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               562915035     54.03%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               357882506     34.35%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72854670      6.99%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36540222      3.51%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6710345      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3851878      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  164901      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021697      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3916      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1041945170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      107953392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4861519                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150707526                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553995                       # Inst execution rate
system.cpu0.iew.exec_refs                   286121857                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79966281                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151557726                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205599984                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021593                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2280481                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80918235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          642877683                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206155576                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3530548                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637037738                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043827                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2687874                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4798182                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4896677                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79352                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11201141                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28945                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8311                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4120856                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25649012                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8981693                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8311                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851490                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4010029                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269811641                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629529741                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851422                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229723641                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547465                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629621238                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               775436299                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403500628                       # number of integer regfile writes
system.cpu0.ipc                              0.504637                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504637                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038475      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            345875484     54.00%     54.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139397      0.65%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.16%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208271165     32.51%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79225624     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640568287                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1323153                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002066                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 261473     19.76%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                914972     69.15%     88.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               146705     11.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             639852895                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2324492531                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629529674                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        704461499                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 639818308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640568287                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059375                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61576624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            87772                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           855                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13431901                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1041945170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614781                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          578713765     55.54%     55.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322180272     30.92%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114276723     10.97%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20459456      1.96%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4037931      0.39%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1633769      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             437521      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             135358      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              70375      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1041945170                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557065                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9638048                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1982514                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205599984                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80918235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1149898562                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11390302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              163578987                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370566277                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6689247                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               399114387                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4874377                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10852                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            792470090                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             650072338                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          418206260                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                454966133                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7494650                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4798182                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19310774                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47639978                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       792470033                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        176707                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2855                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14271920                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2852                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1654532226                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1296436717                       # The number of ROB writes
system.cpu0.timesIdled                       12150116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.667212                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4530678                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5616505                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           801770                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7785935                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            263287                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         392211                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          128924                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8758114                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3222                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           476328                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095521                       # Number of branches committed
system.cpu1.commit.bw_lim_events               815539                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4383835                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263418                       # Number of instructions committed
system.cpu1.commit.committedOps              33281519                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190691956                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174530                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830730                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176948802     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6911604      3.62%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2263683      1.19%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2018805      1.06%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       520842      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178338      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953637      0.50%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80706      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       815539      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190691956                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320838                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048283                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248637                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082883     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266563     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895960      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281519                       # Class of committed instruction
system.cpu1.commit.refs                      12162535                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263418                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281519                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.944390                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.944390                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170799105                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               328742                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4358376                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39652080                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5359767                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12594904                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                476539                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               602676                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2314271                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8758114                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4981506                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185262828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55678                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40446374                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1603962                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045666                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5479776                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4793965                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210893                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191544586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216476                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166581138     86.97%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14562994      7.60%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6083144      3.18%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2931583      1.53%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1116511      0.58%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  140829      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128189      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191544586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         241749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              508366                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7723382                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189360                       # Inst execution rate
system.cpu1.iew.exec_refs                    12960361                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944233                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148207499                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10084410                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018645                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           579460                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2976306                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37657901                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10016128                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           571471                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36316657                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                757988                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1324278                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                476539                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3325020                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          153185                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4752                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          371                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       835773                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        62408                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           162                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91750                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        416616                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21414667                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36047602                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867283                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18572586                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187957                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36056573                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44646967                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24567050                       # number of integer regfile writes
system.cpu1.ipc                              0.168226                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168226                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036082      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21820709     59.15%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11097042     30.08%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934152      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36888128                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1109179                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030069                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 214476     19.34%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803925     72.48%     91.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90775      8.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35961210                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266504111                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36047590                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42034389                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34603158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36888128                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054743                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4376381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74117                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           298                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1470952                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191544586                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169212278     88.34%     88.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14472839      7.56%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4340910      2.27%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1480567      0.77%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1433527      0.75%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             223451      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             259277      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89153      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32584      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191544586                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192340                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6173558                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10084410                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2976306                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       191786335                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969493762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158370453                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413172                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6710456                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6554559                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1160152                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7367                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47822931                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38782238                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26696262                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13046772                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4815508                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                476539                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13074564                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4283090                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47822919                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21699                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13872067                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227541446                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76185383                       # The number of ROB writes
system.cpu1.timesIdled                           3820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1978927                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9817                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2142083                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5622453                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3699986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7375080                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        86919                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25943                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36221244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2541134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72417661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2567077                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2298385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1602967                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2072021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              392                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1400819                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1400813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2298385                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11074278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11074278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    339338560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               339338560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3700092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3700092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3700092                       # Request fanout histogram
system.membus.respLayer1.occupancy        19396237689                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14757293429                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   580644007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   580644007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       813593500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1147369753.140888                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3137432000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   574948852500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5695154500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98007825                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98007825                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98007825                       # number of overall hits
system.cpu0.icache.overall_hits::total       98007825                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15871714                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15871714                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15871714                       # number of overall misses
system.cpu0.icache.overall_misses::total     15871714                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220900197496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220900197496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220900197496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220900197496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113879539                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113879539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113879539                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113879539                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139373                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139373                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139373                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139373                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13917.853957                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13917.853957                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13917.853957                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13917.853957                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4144                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    82.880000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14849584                       # number of writebacks
system.cpu0.icache.writebacks::total         14849584                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1022095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1022095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1022095                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1022095                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14849619                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14849619                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14849619                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14849619                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 196496434497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 196496434497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 196496434497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 196496434497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130398                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130398                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130398                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130398                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13232.422630                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13232.422630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13232.422630                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13232.422630                       # average overall mshr miss latency
system.cpu0.icache.replacements              14849584                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98007825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98007825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15871714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15871714                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220900197496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220900197496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113879539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113879539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139373                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139373                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13917.853957                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13917.853957                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1022095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1022095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14849619                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14849619                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 196496434497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 196496434497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130398                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130398                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13232.422630                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13232.422630                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999893                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          112857106                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14849585                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.600018                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999893                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        242608695                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       242608695                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233060989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233060989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233060989                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233060989                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28353983                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28353983                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28353983                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28353983                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 695484989236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 695484989236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 695484989236                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 695484989236                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261414972                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261414972                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261414972                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261414972                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108464                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24528.652262                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24528.652262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24528.652262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24528.652262                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4272458                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       169634                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            96520                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2320                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.265002                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.118103                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20273499                       # number of writebacks
system.cpu0.dcache.writebacks::total         20273499                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8474234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8474234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8474234                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8474234                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19879749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19879749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19879749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19879749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 352084159239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 352084159239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 352084159239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 352084159239                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076047                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076047                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076047                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076047                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17710.694398                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17710.694398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17710.694398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17710.694398                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20273499                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168235707                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168235707                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22262787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22262787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 453527336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 453527336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190498494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190498494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20371.543621                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20371.543621                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5053146                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5053146                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17209641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17209641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 262290902000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262290902000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15240.928152                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15240.928152                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64825282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64825282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6091196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6091196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 241957652736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 241957652736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70916478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70916478                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39722.519639                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39722.519639                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3421088                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3421088                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2670108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2670108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89793257239                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89793257239                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33629.073146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33629.073146                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     55057500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     55057500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.409234                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.409234                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70586.538462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70586.538462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          764                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          764                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       897500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       897500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56093.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56093.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4187.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4187.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072776                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3218.518519                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3218.518519                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611579                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611579                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406629                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406629                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31706404000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31706404000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399357                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399357                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77973.789376                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77973.789376                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406629                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406629                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31299775000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31299775000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399357                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399357                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76973.789376                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76973.789376                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963837                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253958232                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20286071                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.518848                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963837                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545159985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545159985                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14690207                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19040600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              210379                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33943683                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14690207                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19040600                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2497                       # number of overall hits
system.l2.overall_hits::.cpu1.data             210379                       # number of overall hits
system.l2.overall_hits::total                33943683                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            159409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1231600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            857323                       # number of demand (read+write) misses
system.l2.demand_misses::total                2250613                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           159409                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1231600                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2281                       # number of overall misses
system.l2.overall_misses::.cpu1.data           857323                       # number of overall misses
system.l2.overall_misses::total               2250613                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13094160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 115700299998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    201528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85002461497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213998449995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13094160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 115700299998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    201528500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85002461497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213998449995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14849616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20272200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4778                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36194296                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14849616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20272200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4778                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36194296                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.477396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.802961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062181                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.477396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.802961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062181                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82141.911686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93943.082168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88350.942569                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99148.700661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95084.516972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82141.911686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93943.082168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88350.942569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99148.700661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95084.516972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2238                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        35                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      63.942857                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1249883                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1602967                       # number of writebacks
system.l2.writebacks::total                   1602967                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77098                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77098                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       159385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1175860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       836020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2173515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       159385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1175860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       836020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1541521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3715036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11499369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  99999761999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    177720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74754152999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186431003998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11499369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  99999761999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    177720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74754152999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 123357430297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 309788434295                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.470908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.783009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.470908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.783009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72148.376572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85043.935502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78986.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89416.704145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85773.967052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72148.376572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85043.935502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78986.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89416.704145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80023.191573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83387.734142                       # average overall mshr miss latency
system.l2.replacements                        6214711                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4978454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4978454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4978454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4978454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31132688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31132688                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31132688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31132688                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1541521                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1541521                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 123357430297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 123357430297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80023.191573                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80023.191573                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       220000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       220000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.853211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2558.139535                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2365.591398                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1733500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1874000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.844037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20394.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20369.565217                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       571000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       590500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20392.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20362.068966                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2260125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2351159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         803140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1456989                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75643244999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64549712500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140192957499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3063265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3808148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.262184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94184.382547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98722.659972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96221.012993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        40015                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17343                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57358                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       763125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       636506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1399631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64880911000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56489410001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121370321001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85020.030794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88749.218391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86715.942274                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14690207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14692704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       159409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           161690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13094160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    201528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13295688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14849616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14854394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.477396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82141.911686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88350.942569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82229.503989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       159385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       161635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11499369000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    177720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11677089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.470908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72148.376572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78986.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72243.567297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16780475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       119345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16899820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       428460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       203474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          631934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40057054999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20452748997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60509803996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17208935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17531754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.630304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93490.769264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100517.751639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95753.360313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       412735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       199514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       612249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35118850999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18264742998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53383593997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.618037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85088.134030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91546.172188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87192.619338                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           48                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                53                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          297                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             316                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6403000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       425000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6828000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          345                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           369                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.791667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.856369                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21558.922559                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22368.421053                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21607.594937                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          202                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          216                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3956498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       269000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4225498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.585507                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.585366                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19586.623762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19562.490741                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999819                       # Cycle average of tags in use
system.l2.tags.total_refs                    73748515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6214862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.866477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.595185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.752164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.557775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.581193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.506900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.211840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.257920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 584662486                       # Number of tag accesses
system.l2.tags.data_accesses                584662486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10200576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53530816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97566208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236748672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10200576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10344576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102589888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102589888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         159384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1176673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         836419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1524472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3699198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1602967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1602967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17567694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129695771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           248000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92192144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    168031026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             407734635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17567694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       248000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17815694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176682936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176682936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176682936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17567694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129695771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          248000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92192144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    168031026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            584417571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1552085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    159384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1116576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    821242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1520521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003726209250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94913                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94913                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7950804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1460592                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3699198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1602967                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3699198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1602967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50882                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            158817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            409036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            266888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            346219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            322813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            265233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            253931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            217289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           199812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           177026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           173950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           166716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            136531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            182840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            145490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68004                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 104381375138                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18099865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            172255868888                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28834.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47584.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2481614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  981974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3699198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1602967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1339041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  782793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  414145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  329462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  275298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1708430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.749780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.856665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.222298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       973132     56.96%     56.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       322873     18.90%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       159456      9.33%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        90103      5.27%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35617      2.08%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21483      1.26%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13425      0.79%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10427      0.61%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81914      4.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1708430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.139570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.294103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.276456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94908     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94913                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80806     85.14%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1541      1.62%     86.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7984      8.41%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3020      3.18%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1110      1.17%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              323      0.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               92      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94913                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              231678272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5070400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99331840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               236748672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102589888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       399.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    407.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  580643903500                       # Total gap between requests
system.mem_ctrls.avgGap                     109510.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10200576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71460864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52559488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     97313344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99331840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17567693.590265542269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123071732.659767210484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 248000.493011202314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90519298.169558137655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 167595536.726171702147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171071842.303540736437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       159384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1176673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       836419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1524472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1602967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4935740567                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51810886679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83714266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40174967920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  75250559456                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13837790302976                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30967.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44031.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37206.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48032.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49361.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8632610.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5675850180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3016759350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10839555300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3687976980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45834934080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105696450330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     133959761760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       308711287980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.670497                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 347112859600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19388720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214142427400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6522447120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3466732500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15007051920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4413776220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45834934080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191874966930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61388379360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328508288130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.765399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157591370357                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19388720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 403663916643                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5906854603.658537                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28139567263.621510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221701120500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96281929500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484362077500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4975373                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4975373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4975373                       # number of overall hits
system.cpu1.icache.overall_hits::total        4975373                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6133                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6133                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6133                       # number of overall misses
system.cpu1.icache.overall_misses::total         6133                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    299969500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    299969500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    299969500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    299969500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4981506                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4981506                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4981506                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4981506                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001231                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001231                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001231                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001231                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48910.728844                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48910.728844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48910.728844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48910.728844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          383                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4746                       # number of writebacks
system.cpu1.icache.writebacks::total             4746                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1355                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1355                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1355                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1355                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4778                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4778                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4778                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4778                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    236780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    236780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    236780500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    236780500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000959                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000959                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000959                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000959                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49556.404353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49556.404353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49556.404353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49556.404353                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4746                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4975373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4975373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    299969500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    299969500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4981506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4981506                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48910.728844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48910.728844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1355                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1355                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4778                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4778                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    236780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    236780500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49556.404353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49556.404353                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.405334                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4727269                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4746                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           996.053308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        388877500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.405334                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950167                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950167                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9967790                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9967790                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9368676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9368676                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9368676                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9368676                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2324006                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2324006                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2324006                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2324006                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200054203184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200054203184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200054203184                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200054203184                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11692682                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11692682                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11692682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11692682                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198757                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198757                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198757                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198757                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86081.620781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86081.620781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86081.620781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86081.620781                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1031768                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       124607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1611                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.553826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.347610                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067648                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067648                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1668630                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1668630                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1668630                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1668630                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655376                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655376                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54646006617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54646006617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54646006617                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54646006617                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056050                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056050                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056050                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056050                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83381.153135                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83381.153135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83381.153135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83381.153135                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067648                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8380993                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8380993                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1416154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1416154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104209893500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104209893500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9797147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9797147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73586.554499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73586.554499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1092380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1092380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22496225000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22496225000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69481.258532                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69481.258532                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       987683                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        987683                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       907852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       907852                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95844309684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95844309684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.478942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.478942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105572.615012                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105572.615012                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       576250                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       576250                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331602                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331602                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32149781617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32149781617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96952.918309                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96952.918309                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4448500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4448500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30679.310345                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30679.310345                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        59000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        59000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014957                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014957                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          289                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          289                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1392500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1392500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.332564                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.332564                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9670.138889                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9670.138889                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1249500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1249500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.330254                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.330254                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8737.762238                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8737.762238                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35262921000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35262921000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418242                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418242                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82827.556320                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82827.556320                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425739                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425739                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34837182000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34837182000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418242                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418242                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81827.556320                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81827.556320                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.350356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11041513                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.214355                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        388889000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.350356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948449                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948449                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26504026                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26504026                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 580644007000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32387820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6581421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31217009                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4611744                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2616413                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             405                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3833317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3833317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14854396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17533425                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          369                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44548817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60832671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3216668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108612458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1900748736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2594924416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       609536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136662016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4632944704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8858514                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104307968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45053318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42373610     94.05%     94.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2653754      5.89%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25954      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45053318                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72404302482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30430363814                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22293447879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1622048137                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7191451                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2493492140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703112                       # Number of bytes of host memory used
host_op_rate                                    68604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36015.75                       # Real time elapsed on the host
host_tick_rate                               53111432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468406143                       # Number of instructions simulated
sim_ops                                    2470839215                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.912848                       # Number of seconds simulated
sim_ticks                                1912848133500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.639758                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163897269                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164489831                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12793719                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185578426                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            307077                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         323033                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15956                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195904105                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10149                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197088                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12777472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123915753                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33115806                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         598744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      251906866                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           926766666                       # Number of instructions committed
system.cpu0.commit.committedOps             926963964                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3768553438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.245973                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.190798                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3541717678     93.98%     93.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     79888042      2.12%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20351089      0.54%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9568241      0.25%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8775752      0.23%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5509578      0.15%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37299089      0.99%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32328163      0.86%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33115806      0.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3768553438                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 316959142                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              671751                       # Number of function calls committed.
system.cpu0.commit.int_insts                760387156                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246133568                       # Number of loads committed
system.cpu0.commit.membars                     390861                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       391872      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       467973645     50.48%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117571023     12.68%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36444151      3.93%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8334081      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12150083      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140914553     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709127      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105416103     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24900578      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        926963964                       # Class of committed instruction
system.cpu0.commit.refs                     271940361                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  926766666                       # Number of Instructions Simulated
system.cpu0.committedOps                    926963964                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.127568                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.127568                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3357517586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16347                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143441761                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1278759249                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100441247                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                266359275                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13534402                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25129                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70176759                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195904105                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78707565                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3708306683                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1599013                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1458941403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          125                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27101336                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.051213                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86171692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164204346                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.381393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3808029269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.383200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.985184                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2968569101     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               601864794     15.81%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43840447      1.15%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131090612      3.44%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5886225      0.15%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  638714      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43310474      1.14%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12814286      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14616      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3808029269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                357988385                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314741267                       # number of floating regfile writes
system.cpu0.idleCycles                       17263446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14861908                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146102891                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.403316                       # Inst execution rate
system.cpu0.iew.exec_refs                   804570149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27867521                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1449498318                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310051031                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            259761                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17271239                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32838668                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1177264098                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            776702628                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12762865                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1542803411                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12754486                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1002423039                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13534402                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1028682419                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51663521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          387631                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       909970                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63917463                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7031875                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        909970                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6955088                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7906820                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                827624381                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1029911415                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839532                       # average fanout of values written-back
system.cpu0.iew.wb_producers                694816930                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269237                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1034231774                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1595782204                       # number of integer regfile reads
system.cpu0.int_regfile_writes              545904920                       # number of integer regfile writes
system.cpu0.ipc                              0.242273                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.242273                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           394996      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540338017     34.74%     34.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14036      0.00%     34.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124647670      8.01%     42.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                997      0.00%     42.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47653846      3.06%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8726841      0.56%     46.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13500073      0.87%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           476409900     30.63%     78.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             721771      0.05%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      303989225     19.54%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27024780      1.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1555566275                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              629183860                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1167398216                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341474928                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         517496952                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  189597319                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121883                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7324871      3.86%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                69150      0.04%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                90870      0.05%      3.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               50728      0.03%      3.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             58576773     30.90%     34.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              225063      0.12%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              90764426     47.87%     82.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9711      0.01%     82.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32480503     17.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5212      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1115584738                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5945256002                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688436487                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        910975765                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1176511544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1555566275                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             752554                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      250300137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3895079                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        153810                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    206050958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3808029269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.408496                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.165117                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3213935312     84.40%     84.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          224220075      5.89%     90.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111615726      2.93%     93.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68162948      1.79%     95.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          105692754      2.78%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52179890      1.37%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           15115691      0.40%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7593692      0.20%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9513181      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3808029269                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.406653                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17582371                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10864028                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310051031                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32838668                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363329279                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186642461                       # number of misc regfile writes
system.cpu0.numCycles                      3825292715                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      403668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2656790419                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777486791                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             165392508                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133243215                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             609639724                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7948011                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1745130555                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1233841371                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1035246122                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                288481654                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1807596                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13534402                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            715497197                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               257759336                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        491994173                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1253136382                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        482382                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12078                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                423018022                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11948                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4914256488                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2397266079                       # The number of ROB writes
system.cpu0.timesIdled                         164692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3103                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.694301                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164219369                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164722925                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12675378                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185507708                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            279589                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         287298                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7709                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195820641                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3833                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        195673                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12667192                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124211666                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32996690                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         597682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      250610774                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           929094501                       # Number of instructions committed
system.cpu1.commit.committedOps             929292677                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3764958381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.246827                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.193791                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3538458184     93.98%     93.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     79306074      2.11%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20224581      0.54%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9519744      0.25%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8713550      0.23%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5485799      0.15%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37054819      0.98%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33198940      0.88%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32996690      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3764958381                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317959633                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              610435                       # Number of function calls committed.
system.cpu1.commit.int_insts                762235390                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246911146                       # Number of loads committed
system.cpu1.commit.membars                     392037                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       392037      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469360062     50.51%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118109953     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36411968      3.92%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8292159      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12134464      1.31%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141122418     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456879      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105984401     11.40%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24884608      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        929292677                       # Class of committed instruction
system.cpu1.commit.refs                     272448306                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  929094501                       # Number of Instructions Simulated
system.cpu1.committedOps                    929292677                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.098539                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.098539                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3356267188                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8196                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143838986                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1279036491                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97501645                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                266843160                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13418085                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16353                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             70164571                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195820641                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78512469                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3707629219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1585302                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    1458023515                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               26852542                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051424                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          83139146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164498958                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.382891                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3804194649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.383346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.984353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2964520538     77.93%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               602126972     15.83%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43738007      1.15%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131557907      3.46%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5789059      0.15%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  626232      0.02%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43098988      1.13%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12732556      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4390      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3804194649                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358999554                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315779082                       # number of floating regfile writes
system.cpu1.idleCycles                        3735850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14748321                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146322581                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.404266                       # Inst execution rate
system.cpu1.iew.exec_refs                   799645484                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27601993                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1458049377                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310448640                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            258647                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17149282                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32552232                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1178312461                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            772043491                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12664147                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1539415194                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12933656                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            994186652                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13418085                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1020709553                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51159982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          378497                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       903243                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63537494                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      7015072                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        903243                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6895765                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7852556                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                829753616                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1031848892                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840118                       # average fanout of values written-back
system.cpu1.iew.wb_producers                697090840                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270974                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1036164167                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1592426601                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546814219                       # number of integer regfile writes
system.cpu1.ipc                              0.243989                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243989                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           394617      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            541354072     34.88%     34.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125214101      8.07%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47609458      3.07%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8683081      0.56%     46.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13492344      0.87%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           473016025     30.48%     78.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             462124      0.03%     78.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      302691873     19.50%     98.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      27017916      1.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1552079341                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              628146445                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1165519282                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342503028                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         517762677                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  188482148                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121438                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7403135      3.93%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                70823      0.04%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                88590      0.05%      4.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               51787      0.03%      4.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             58627171     31.10%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              228900      0.12%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              89783313     47.63%     82.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  108      0.00%     82.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32223516     17.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4805      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1112020427                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5935176522                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    689345864                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        910471325                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1177558133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1552079341                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             754328                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      249019784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3860325                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        156646                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204832920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3804194649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.407992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.164607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3210920764     84.40%     84.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          224351464      5.90%     90.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111588628      2.93%     93.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           68228851      1.79%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104919666      2.76%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           51790061      1.36%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15139169      0.40%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7648283      0.20%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9607763      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3804194649                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.407591                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17563959                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10853602                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310448640                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32552232                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              364323250                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             187090624                       # number of misc regfile writes
system.cpu1.numCycles                      3807930499                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17635620                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2657183734                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779756014                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             164464901                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               130244423                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             607937335                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7931422                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1746210602                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1234493567                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1036052240                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                288979063                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1819554                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13418085                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            713990934                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               256296226                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        492305510                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1253905092                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        378410                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11497                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                422701787                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11498                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4911830861                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2399092254                       # The number of ROB writes
system.cpu1.timesIdled                          37516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        130350738                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2345250                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           140574103                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             319432469                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    210517100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     416660558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8493435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4111613                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139597569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    115369266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279123866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      119480879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          208296661                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4191118                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2175                       # Transaction distribution
system.membus.trans_dist::CleanEvict        201954825                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           310185                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5327                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1900266                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1898695                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     208296662                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    626855914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              626855914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  13720873536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13720873536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           243088                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         210512440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               210512440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           210512440                       # Request fanout histogram
system.membus.respLayer1.occupancy       1080865950526                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        485374725485                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                916                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          458                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    441185.589520                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   248716.821677                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          458    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1274000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            458                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1912646070500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    202063000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78541503                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78541503                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78541503                       # number of overall hits
system.cpu0.icache.overall_hits::total       78541503                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166062                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166062                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166062                       # number of overall misses
system.cpu0.icache.overall_misses::total       166062                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12701469498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12701469498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12701469498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12701469498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78707565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78707565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78707565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78707565                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002110                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002110                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002110                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002110                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76486.309318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76486.309318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76486.309318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76486.309318                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6664                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              114                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.456140                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151319                       # number of writebacks
system.cpu0.icache.writebacks::total           151319                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14743                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14743                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14743                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14743                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151319                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151319                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151319                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151319                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11662739498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11662739498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11662739498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11662739498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77073.860507                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77073.860507                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77073.860507                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77073.860507                       # average overall mshr miss latency
system.cpu0.icache.replacements                151319                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78541503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78541503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166062                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166062                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12701469498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12701469498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78707565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78707565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002110                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76486.309318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76486.309318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14743                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14743                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151319                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151319                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11662739498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11662739498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77073.860507                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77073.860507                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78693158                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151351                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           519.938144                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        157566449                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       157566449                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144926177                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144926177                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144926177                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144926177                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    160318877                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     160318877                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    160318877                       # number of overall misses
system.cpu0.dcache.overall_misses::total    160318877                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12066424039755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12066424039755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12066424039755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12066424039755                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305245054                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305245054                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305245054                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305245054                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.525214                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.525214                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.525214                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.525214                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75265.148219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75265.148219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75265.148219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75265.148219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2513999103                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       706965                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52918406                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11965                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.507083                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.086084                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69572184                       # number of writebacks
system.cpu0.dcache.writebacks::total         69572184                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     90541701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     90541701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     90541701                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     90541701                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69777176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69777176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69777176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69777176                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6346177916872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6346177916872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6346177916872                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6346177916872                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228594                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228594                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228594                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90949.194001                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90949.194001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90949.194001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90949.194001                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69572095                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127214698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127214698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    152427332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    152427332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11700433920500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11700433920500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279642030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279642030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.545080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.545080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76760.734226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76760.734226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     84027513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     84027513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68399819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68399819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6249977468000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6249977468000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91374.181385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91374.181385                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17711479                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17711479                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7891545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7891545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 365990119255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 365990119255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25603024                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25603024                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46377.498862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46377.498862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6514188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6514188                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1377357                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1377357                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96200448872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96200448872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69844.237095                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69844.237095                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5828                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5828                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1394                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1394                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59154500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59154500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.193021                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.193021                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42435.078910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42435.078910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1274                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1274                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016616                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016616                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17970.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17970.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2439                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2439                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12291500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12291500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6638                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6638                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.367430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.367430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5039.565396                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5039.565396                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9857500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.367430                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.367430                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4041.615416                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4041.615416                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       170500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       170500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       165500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       165500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6273                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6273                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190815                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4653438998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4653438998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197088                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197088                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.968172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.968172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24387.176050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24387.176050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190815                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4462623998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4462623998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.968172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.968172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23387.176050                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23387.176050                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.944780                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          215070701                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69829723                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.079931                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.944780                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680741695                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680741695                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11550412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11646497                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23212882                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10167                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11550412                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5806                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11646497                       # number of overall hits
system.l2.overall_hits::total                23212882                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58024405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57696659                       # number of demand (read+write) misses
system.l2.demand_misses::total              115894777                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141153                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58024405                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32560                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57696659                       # number of overall misses
system.l2.overall_misses::total             115894777                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11306243500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6081873951160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2724679498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6051229877903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12147134752061                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11306243500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6081873951160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2724679498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6051229877903                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12147134752061                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69574817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69343156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139107659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69574817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69343156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139107659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.932811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.833986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.848668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.832045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.932811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.833986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.848668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.832045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80099.207952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104815.791755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83681.802764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104880.074215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104811.753096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80099.207952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104815.791755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83681.802764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104880.074215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104811.753096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8025496                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    298171                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.915750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  95615480                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4191003                       # number of writebacks
system.l2.writebacks::total                   4191003                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3222480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3187722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6411092                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3222480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3187722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6411092                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     54801925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     54508937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         109483685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     54801925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     54508937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    106392206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        215875891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9869799505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5347538171556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2383590003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5321782603190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10681574164254                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9869799505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5347538171556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2383590003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5321782603190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8848034398966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19529608563220                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.929355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.787669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.839102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.787043                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.929355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.787669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.839102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.551862                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70182.745538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97579.385607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74040.630044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97631.377460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97563.158970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70182.745538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97579.385607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74040.630044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97631.377460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83164.309977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90466.834776                       # average overall mshr miss latency
system.l2.replacements                      319852584                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5334953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5334953                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks          115                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total            115                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5335068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5335068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks          115                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total          115                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125694932                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125694932                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2175                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2175                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125697107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125697107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2175                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2175                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    106392206                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      106392206                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8848034398966                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8848034398966                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83164.309977                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83164.309977                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11391                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           11894                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                23285                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         37744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         37234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              74978                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    277181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    294491500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    571672500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98263                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.768169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.757898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.763034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7343.710259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7909.209325                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7624.536531                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2921                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3076                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5997                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        34823                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        34158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         68981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    812688531                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    801765526                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1614454057                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.708721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.695286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.702004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23337.694369                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23472.262018                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23404.329555                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              214                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       133000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       233500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.911111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.929577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.922414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1621.951220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   761.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1091.121495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          211                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1671500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2711500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4383000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.922535                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909483                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20893.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20698.473282                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20772.511848                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           365024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           338044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                703068                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         968291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         944314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1912605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  91078911927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  89294044972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  180372956899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1333315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1282358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2615673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.726228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.736389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94061.508293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94559.696215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94307.479537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7691                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7599                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15290                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       960600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       936715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1897315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  80901542428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  79355148472                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 160256690900                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.720460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.730463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.725364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84219.802653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84716.427592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84464.989156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           173713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11306243500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2724679498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14030922998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.932811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.848668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80099.207952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83681.802764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80770.713752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          523                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           890                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9869799505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2383590003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12253389508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.929355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.839102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70182.745538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74040.630044                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70901.381807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11185388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11308453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22493841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57056114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     56752345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       113808459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5990795039233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5961935832931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11952730872164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68241502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68060798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136302300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.836091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.833848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104998.301133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105051.797118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105024.977732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3214789                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      3180123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      6394912                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     53841325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     53572222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    107413547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5266636629128                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5242427454718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10509064083846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.788982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.787123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97817.738125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97857.196491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97837.417880                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   364472736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 319852648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.160320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.042168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.582496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.526136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.676811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.330630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.133221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.401200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2481810280                       # Number of tag accesses
system.l2.tags.data_accesses               2481810280                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9000256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3509684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2060352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3490911936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6440845504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13452502784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9000256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2060352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11060608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    268231552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       268231552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       54838824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       54545499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    100638211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           210195356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4191118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4191118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4705160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1834795285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1077112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1824981228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3367149431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7032708216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4705160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1077112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5782272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140226266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140226266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140226266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4705160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1834795285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1077112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1824981228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3367149431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7172934482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3235234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  54329487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  54042677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  99330988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003912564750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       201606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       201606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           308384833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3049639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   210195357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4193293                       # Number of write requests accepted
system.mem_ctrls.readBursts                 210195357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4193293                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2319382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                958059                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6519308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5727885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5252761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4791855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4894286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5397318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          38899974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34294065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26992747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19532959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         13565139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11092595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          8853900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7761219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6639417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7660546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            206996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            254320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7881168343637                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1039379870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11778842856137                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37912.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56662.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                178215696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2999727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             210195357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4193293                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7037781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12617767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                17282193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                19986652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                21003827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                21038872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19860992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                17995383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                15674163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                13412452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12232563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12213940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                7091837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4216698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2900683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1867461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1055557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 357996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 116484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 199505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 207628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 217201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 210054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 207911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 207088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 205782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 205100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 204755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29895800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    451.940389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.876951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.344007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8602442     28.77%     28.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4673263     15.63%     44.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3118870     10.43%     54.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1982341      6.63%     61.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1340603      4.48%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1040706      3.48%     69.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       818590      2.74%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       679600      2.27%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7639385     25.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29895800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       201606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1031.100126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    233.501402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3352.424243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       184877     91.70%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6299      3.12%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2518      1.25%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1532      0.76%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1309      0.65%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          959      0.48%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          681      0.34%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          621      0.31%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          364      0.18%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          437      0.22%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          578      0.29%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          396      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          329      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          134      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          163      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          134      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           87      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           32      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           63      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           56      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           27      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        201606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       201606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.047310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.044271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.329082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           196620     97.53%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1743      0.86%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2279      1.13%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              725      0.36%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              176      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        201606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13304062336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               148440448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               207054976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13452502848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            268370752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6955.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7032.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1912848213500                       # Total gap between requests
system.mem_ctrls.avgGap                       8922.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9000256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3477087168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2060352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3458731328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6357183232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    207054976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4705159.726157633588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1817753906.912547826767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1077112.167932593497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1808157828.855679988861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3323412413.492573738098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108244335.958414435387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     54838824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     54545499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    100638211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4193293                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4057322898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3064531083885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1046054025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3050940603814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5658267791515                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47558067544579                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28851.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55882.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32493.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55933.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56223.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11341460.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         112076001660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          59569834170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        728983447080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8347030560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     150999223440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     864797638800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6283108320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1931056284030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1009.518869                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8780321333                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63874268000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1840193544167                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         101379903240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          53884726830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        755251007280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8540890920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     150999223440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     864830964990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6255044160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1941141760860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1014.791361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8571338701                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63874268000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1840402526799                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2672                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6644391.922214                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9319532.028562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1337    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69033500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1903964581500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8883552000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78471228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78471228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78471228                       # number of overall hits
system.cpu1.icache.overall_hits::total       78471228                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41241                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41241                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41241                       # number of overall misses
system.cpu1.icache.overall_misses::total        41241                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3078330999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3078330999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3078330999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3078330999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78512469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78512469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78512469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78512469                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000525                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000525                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000525                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000525                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74642.491671                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74642.491671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74642.491671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74642.491671                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38366                       # number of writebacks
system.cpu1.icache.writebacks::total            38366                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2875                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2875                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2875                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2875                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38366                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38366                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38366                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2851627499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2851627499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2851627499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2851627499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74326.943101                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74326.943101                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74326.943101                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74326.943101                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38366                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78471228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78471228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3078330999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3078330999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78512469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78512469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74642.491671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74642.491671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2875                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2875                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38366                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2851627499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2851627499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74326.943101                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74326.943101                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78762476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2051.212980                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        157063304                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       157063304                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    144042141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       144042141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    144042141                       # number of overall hits
system.cpu1.dcache.overall_hits::total      144042141                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    161516717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     161516717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    161516717                       # number of overall misses
system.cpu1.dcache.overall_misses::total    161516717                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12131941597641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12131941597641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12131941597641                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12131941597641                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305558858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305558858                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305558858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305558858                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.528594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.528594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.528594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.528594                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75112.606441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75112.606441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75112.606441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75112.606441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2493912678                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       723308                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52419319                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11927                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.576213                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.644588                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69329705                       # number of writebacks
system.cpu1.dcache.writebacks::total         69329705                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     91977525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     91977525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     91977525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     91977525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69539192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69539192                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69539192                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69539192                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6315762797102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6315762797102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6315762797102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6315762797102                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227580                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227580                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227580                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227580                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90823.068481                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90823.068481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90823.068481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90823.068481                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69329633                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    126440173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      126440173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    153784590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    153784590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11774257774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11774257774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    280224763                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    280224763                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.548790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.548790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76563.313493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76563.313493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     85566354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     85566354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68218236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68218236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6221909024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6221909024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243441                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91205.950034                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91205.950034                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17601968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17601968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7732127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7732127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 357683823141                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 357683823141                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25334095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25334095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.305206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46259.434583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46259.434583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6411171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6411171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1320956                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1320956                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93853773102                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93853773102                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71049.885917                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71049.885917                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6507                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6507                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1638                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1638                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     60114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     60114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.201105                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.201105                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36699.633700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36699.633700                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1276                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1276                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          362                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          362                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.044444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.044444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9197.513812                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9197.513812                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4291                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4291                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15649000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15649000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.404359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.404359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5372.124957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5372.124957                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2912                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2912                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12737000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12737000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4373.969780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4373.969780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3992                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3992                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       191681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       191681                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4654871999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4654871999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       195673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       195673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24284.472634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24284.472634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       191680                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       191680                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4463190999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4463190999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979594                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979594                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23284.594110                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23284.594110                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.921007                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          213951791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69593318                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.074315                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.921007                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997531                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997531                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        681133050                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       681133050                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1912848133500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136807818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9526071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133756127                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       315661817                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        176681894                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          334666                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5346                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         340012                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2805004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2805004                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189686                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136618133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209195859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       115098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208485572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418250487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19368832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8905402752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4910848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8875063296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17804745728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       497281699                       # Total snoops (count)
system.tol2bus.snoopTraffic                 300574144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        636505447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.421627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              508099195     79.83%     79.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1              124294639     19.53%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4111613      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          636505447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278705024070                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105024291470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227261932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104670473205                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57762073                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           448758                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
