$date
	Thu Feb 17 23:54:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 1 ! out $end
$var reg 2 $ state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#5
b1 $
1"
#10
b10 $
0#
0"
#15
b11 $
1#
1"
#20
b10 $
1!
0#
0"
#25
b11 $
0!
1#
1"
#30
b10 $
1!
0#
0"
#35
b11 $
0!
1#
1"
#40
b10 $
1!
0#
0"
#45
b11 $
0!
1#
1"
#50
0"
#55
b1 $
1"
