
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.154370                       # Number of seconds simulated
sim_ticks                                1154370368500                       # Number of ticks simulated
final_tick                               1154370368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 592239                       # Simulator instruction rate (inst/s)
host_op_rate                                   865203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1367326945                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826236                       # Number of bytes of host memory used
host_seconds                                   844.25                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        65378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65441920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     34191104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34191104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1021535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1022530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        534236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              55164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           56635411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56690575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         55164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        29618834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29618834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        29618834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             55164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          56635411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86309409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1022530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534236                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1022530                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               65376384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34188864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65441920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34191104                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1024                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       479267                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             64815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             63194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             64094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             62934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34566                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1154350043500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1022530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1012699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       833941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.391238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.105819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.453762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       579431     69.48%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       180223     21.61%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30502      3.66%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10965      1.31%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17194      2.06%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2075      0.25%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1557      0.19%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1493      0.18%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10501      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       833941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.252875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.689582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    194.303787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30654     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           33      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30691                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.405787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.379169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8907     29.02%     29.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1662      5.42%     34.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18931     61.68%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1144      3.73%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30691                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15834480500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             34987718000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5107530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15501.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34251.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        56.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        29.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   461012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  260754                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     741505.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    46.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3122892360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1703959125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3974365200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1693094400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          75397579920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         295111215180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         433750300500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           814753406685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.801441                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 719807944500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   38546820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  396011561750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3181701600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1736047500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3993381600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1768528080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          75397579920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         297386203455                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         431754696750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           815218138905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            706.204027                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 716463212000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   38546820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  399356294250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2308740737                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2308740737                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8084472                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           287900979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8084488                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.611529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2370500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1192026356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1192026356                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    219330280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219330280                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     68570699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       68570699                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     287900979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        287900979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    287900979                       # number of overall hits
system.cpu.dcache.overall_hits::total       287900979                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      6600093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6600093                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1468011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1468011                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      8068104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8068104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8084488                       # number of overall misses
system.cpu.dcache.overall_misses::total       8084488                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 126578352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126578352000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  52334315000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52334315000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 178912667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 178912667000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 178912667000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 178912667000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029213                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020960                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027314                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19178.267943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19178.267943                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35649.811207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35649.811207                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22175.305004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22175.305004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22130.364595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22130.364595                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       141700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   101.577061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4252977                       # number of writebacks
system.cpu.dcache.writebacks::total           4252977                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      6600093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6600093                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1468011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1468011                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8068104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8068104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8084488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8084488                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 119978259000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 119978259000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  50866304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50866304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1414865439                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1414865439                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 170844563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170844563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 172259428439                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 172259428439                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027314                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18178.267943                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18178.267943                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34649.811207                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34649.811207                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 86356.533142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86356.533142                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21175.305004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21175.305004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21307.401092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21307.401092                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               133                       # number of replacements
system.cpu.icache.tags.tagsinuse           645.160670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          690157.496988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   645.160670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.630040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.630040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592448                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396867                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396867                       # number of overall hits
system.cpu.icache.overall_hits::total       687396867                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           996                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          996                       # number of overall misses
system.cpu.icache.overall_misses::total           996                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     77248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77248500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     77248500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     77248500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77248500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77558.734940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77558.734940                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77558.734940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77558.734940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77558.734940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77558.734940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          133                       # number of writebacks
system.cpu.icache.writebacks::total               133                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          996                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76252500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76252500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76252500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76252500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76252500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76252500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76558.734940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76558.734940                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76558.734940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76558.734940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76558.734940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76558.734940                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1014503                       # number of replacements
system.l2.tags.tagsinuse                  8178.067276                       # Cycle average of tags in use
system.l2.tags.total_refs                    13679382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1022695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.375818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3754644000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3162.002202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.617536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5003.447538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.385987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.610772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               66235175250                       # Number of tag accesses
system.l2.tags.data_accesses              66235175250                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4252977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4252977                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          133                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              133                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1029020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1029020                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6033933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6033933                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7062953                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7062954                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              7062953                       # number of overall hits
system.l2.overall_hits::total                 7062954                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           438991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              438991                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              995                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       582544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          582544                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 995                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1021535                       # number of demand (read+write) misses
system.l2.demand_misses::total                1022530                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                995                       # number of overall misses
system.l2.overall_misses::cpu.data            1021535                       # number of overall misses
system.l2.overall_misses::total               1022530                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  37859489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37859489000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74742500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74742500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  48111158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  48111158500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   85970647500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86045390000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74742500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  85970647500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86045390000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4252977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4252977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          133                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          133                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1468011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1468011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      6616477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6616477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               996                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8084488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8085484                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              996                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8084488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8085484                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.299038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.299038                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998996                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.088044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088044                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.126357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126465                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.126357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126465                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86242.061910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86242.061910                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75118.090452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75118.090452                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82588.025111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82588.025111                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75118.090452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84158.298541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84149.501726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75118.090452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84158.298541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84149.501726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               534236                       # number of writebacks
system.l2.writebacks::total                    534236                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       438991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         438991                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          995                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          995                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       582544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       582544                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1021535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1022530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1021535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1022530                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  33469579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33469579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64792500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64792500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  42285718500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42285718500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64792500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  75755297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75820090000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64792500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  75755297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75820090000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.299038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.299038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.088044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088044                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126465                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76242.061910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76242.061910                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65118.090452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65118.090452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72588.025111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72588.025111                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65118.090452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74158.298541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74149.501726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65118.090452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74158.298541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74149.501726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             583539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534236                       # Transaction distribution
system.membus.trans_dist::CleanEvict           479267                       # Transaction distribution
system.membus.trans_dist::ReadExReq            438991                       # Transaction distribution
system.membus.trans_dist::ReadExResp           438991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        583539                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3058563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3058563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3058563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     99633024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     99633024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                99633024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2036033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2036033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2036033                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4180645000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5547664750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16170089                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8084605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1001                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           6617473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4787213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          133                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4311762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1468011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1468011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6616477                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24253448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24255573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    789597760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              789670016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1014503                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9099987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9098986     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1001      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9099987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12338154500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1494000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12126732000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
