{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/UC/UC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498614155406 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498614155406 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/UC/UC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498614155422 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498614155422 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v " "Source file: /home-local/aluno/Documentos/Ricardo/mips/UC/UC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1498614155437 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1498614155437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498614157063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498614157064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:42:36 2017 " "Processing started: Tue Jun 27 22:42:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498614157064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614157064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614157064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498614157299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498614157299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167521 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program MIPS.v(4) " "Verilog HDL Declaration warning at MIPS.v(4): \"program\" is SystemVerilog-2005 keyword" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498614167522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167525 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program program_counter.v(3) " "Verilog HDL Declaration warning at program_counter.v(3): \"program\" is SystemVerilog-2005 keyword" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498614167525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_memory.v(9) " "Verilog HDL information at Instruction_memory.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498614167527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer/Debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file Debouncer/Debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498614167531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxRegDst_out MIPS.v(47) " "Verilog HDL Implicit Net warning at MIPS.v(47): created implicit net for \"muxRegDst_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ULASrc_out MIPS.v(57) " "Verilog HDL Implicit Net warning at MIPS.v(57): created implicit net for \"ULASrc_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operation MIPS.v(59) " "Verilog HDL Implicit Net warning at MIPS.v(59): created implicit net for \"operation\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "userThousands MIPS.v(74) " "Verilog HDL Implicit Net warning at MIPS.v(74): created implicit net for \"userThousands\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(16) " "Verilog HDL Instantiation warning at MIPS.v(16): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167532 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(22) " "Verilog HDL Instantiation warning at MIPS.v(22): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167532 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(24) " "Verilog HDL Instantiation warning at MIPS.v(24): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167532 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(33) " "Verilog HDL Instantiation warning at MIPS.v(33): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167532 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(39) " "Verilog HDL Instantiation warning at MIPS.v(39): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167532 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(44) " "Verilog HDL Instantiation warning at MIPS.v(44): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(52) " "Verilog HDL Instantiation warning at MIPS.v(52): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(60) " "Verilog HDL Instantiation warning at MIPS.v(60): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(62) " "Verilog HDL Instantiation warning at MIPS.v(62): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(68) " "Verilog HDL Instantiation warning at MIPS.v(68): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(71) " "Verilog HDL Instantiation warning at MIPS.v(71): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(74) " "Verilog HDL Instantiation warning at MIPS.v(74): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498614167533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498614167599 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "userThousand MIPS.v(7) " "Output port \"userThousand\" at MIPS.v(7) has no driver" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498614167602 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:comb_3 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Debouncer.v(36) " "Verilog HDL assignment warning at Debouncer.v(36): truncated value with size 32 to match size of target (11)" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167604 "|MIPS|DeBounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_5 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167606 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign MUX32.v(8) " "Verilog HDL Always Construct warning at MUX32.v(8): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Multiplexador/MUX32.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498614167606 "|MIPS|MUX32bits:muxBranch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_7 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_9 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167608 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..23\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..23\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498614167646 "|MIPS|Instructions_memory:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_10 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167647 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(8) " "Verilog HDL Case Statement warning at UC.v(8): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498614167648 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167649 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(7) " "Inferred latch for \"aluOp\[0\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(7) " "Inferred latch for \"aluOp\[1\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(7) " "Inferred latch for \"jump\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(7) " "Inferred latch for \"branch\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(7) " "Inferred latch for \"memWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(7) " "Inferred latch for \"memRead\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(7) " "Inferred latch for \"regWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(7) " "Inferred latch for \"memtoReg\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(7) " "Inferred latch for \"aluSrc\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167651 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(7) " "Inferred latch for \"regDst\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167652 "|MIPS|Unidade_de_controle:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_11 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:be " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:be\"" {  } { { "MIPS.v" "be" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_12\"" {  } { { "MIPS.v" "comb_12" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167666 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(21) " "Verilog HDL Case Statement warning at ALU.v(21): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(15) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(15) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(15) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(15) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(15) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(15) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(15) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(15) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(15) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(15) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(15) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(15) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(15) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(15) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(15) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(15) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[16\] ALU.v(15) " "Inferred latch for \"aluResult\[16\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[17\] ALU.v(15) " "Inferred latch for \"aluResult\[17\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[18\] ALU.v(15) " "Inferred latch for \"aluResult\[18\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[19\] ALU.v(15) " "Inferred latch for \"aluResult\[19\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[20\] ALU.v(15) " "Inferred latch for \"aluResult\[20\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167668 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[21\] ALU.v(15) " "Inferred latch for \"aluResult\[21\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[22\] ALU.v(15) " "Inferred latch for \"aluResult\[22\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[23\] ALU.v(15) " "Inferred latch for \"aluResult\[23\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[24\] ALU.v(15) " "Inferred latch for \"aluResult\[24\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[25\] ALU.v(15) " "Inferred latch for \"aluResult\[25\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[26\] ALU.v(15) " "Inferred latch for \"aluResult\[26\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[27\] ALU.v(15) " "Inferred latch for \"aluResult\[27\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[28\] ALU.v(15) " "Inferred latch for \"aluResult\[28\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[29\] ALU.v(15) " "Inferred latch for \"aluResult\[29\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[30\] ALU.v(15) " "Inferred latch for \"aluResult\[30\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[31\] ALU.v(15) " "Inferred latch for \"aluResult\[31\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 "|MIPS|ALU:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:comb_13 " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:comb_13\"" {  } { { "MIPS.v" "comb_13" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_14 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_14\"" {  } { { "MIPS.v" "comb_14" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Output:comb_14\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"Output:comb_14\|BCD:converter\"" {  } { { "Output/Output.v" "converter" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167674 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167674 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167674 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498614167674 "|MIPS|Output:comb_11|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay Output:comb_14\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"Output:comb_14\|sevenSegmentsDisplay:displayA\"" {  } { { "Output/Output.v" "displayA" { Text "/home-local/aluno/Documentos/Ricardo/mips/Output/Output.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614167674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[3\] " "LATCH primitive \"ALU:comb_12\|aluResult\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[2\] " "LATCH primitive \"ALU:comb_12\|aluResult\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[1\] " "LATCH primitive \"ALU:comb_12\|aluResult\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[0\] " "LATCH primitive \"ALU:comb_12\|aluResult\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[4\] " "LATCH primitive \"ALU:comb_12\|aluResult\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[5\] " "LATCH primitive \"ALU:comb_12\|aluResult\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[6\] " "LATCH primitive \"ALU:comb_12\|aluResult\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[7\] " "LATCH primitive \"ALU:comb_12\|aluResult\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[8\] " "LATCH primitive \"ALU:comb_12\|aluResult\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[9\] " "LATCH primitive \"ALU:comb_12\|aluResult\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[10\] " "LATCH primitive \"ALU:comb_12\|aluResult\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[11\] " "LATCH primitive \"ALU:comb_12\|aluResult\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[12\] " "LATCH primitive \"ALU:comb_12\|aluResult\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[13\] " "LATCH primitive \"ALU:comb_12\|aluResult\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[14\] " "LATCH primitive \"ALU:comb_12\|aluResult\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[15\] " "LATCH primitive \"ALU:comb_12\|aluResult\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[16\] " "LATCH primitive \"ALU:comb_12\|aluResult\[16\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[17\] " "LATCH primitive \"ALU:comb_12\|aluResult\[17\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[18\] " "LATCH primitive \"ALU:comb_12\|aluResult\[18\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[19\] " "LATCH primitive \"ALU:comb_12\|aluResult\[19\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[20\] " "LATCH primitive \"ALU:comb_12\|aluResult\[20\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[21\] " "LATCH primitive \"ALU:comb_12\|aluResult\[21\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[22\] " "LATCH primitive \"ALU:comb_12\|aluResult\[22\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[23\] " "LATCH primitive \"ALU:comb_12\|aluResult\[23\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[24\] " "LATCH primitive \"ALU:comb_12\|aluResult\[24\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[25\] " "LATCH primitive \"ALU:comb_12\|aluResult\[25\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[26\] " "LATCH primitive \"ALU:comb_12\|aluResult\[26\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[27\] " "LATCH primitive \"ALU:comb_12\|aluResult\[27\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[28\] " "LATCH primitive \"ALU:comb_12\|aluResult\[28\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[29\] " "LATCH primitive \"ALU:comb_12\|aluResult\[29\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[30\] " "LATCH primitive \"ALU:comb_12\|aluResult\[30\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_12\|aluResult\[31\] " "LATCH primitive \"ALU:comb_12\|aluResult\[31\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498614168091 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mainMemory:comb_13\|ram " "RAM logic \"mainMemory:comb_13\|ram\" is uninferred due to asynchronous read logic" {  } { { "data_out/data_out.v" "ram" { Text "/home-local/aluno/Documentos/Ricardo/mips/data_out/data_out.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498614168744 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498614168744 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498614170033 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Unidade_de_controle:comb_10\|memtoReg Unidade_de_controle:comb_10\|memRead " "Duplicate LATCH primitive \"Unidade_de_controle:comb_10\|memtoReg\" merged with LATCH primitive \"Unidade_de_controle:comb_10\|memRead\"" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1498614170079 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1498614170079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|jump " "Latch Unidade_de_controle:comb_10\|jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170080 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|branch " "Latch Unidade_de_controle:comb_10\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|memRead " "Latch Unidade_de_controle:comb_10\|memRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|memWrite " "Latch Unidade_de_controle:comb_10\|memWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|aluSrc " "Latch Unidade_de_controle:comb_10\|aluSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[1\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|regWrite " "Latch Unidade_de_controle:comb_10\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[1\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|regDst " "Latch Unidade_de_controle:comb_10\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|aluOp\[0\] " "Latch Unidade_de_controle:comb_10\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[5\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_10\|aluOp\[1\] " "Latch Unidade_de_controle:comb_10\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[1\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[1\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498614170081 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498614170081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[0\] GND " "Pin \"ones\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[1\] GND " "Pin \"ones\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[2\] GND " "Pin \"ones\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[3\] GND " "Pin \"ones\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[4\] GND " "Pin \"ones\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[5\] GND " "Pin \"ones\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[6\] VCC " "Pin \"ones\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|ones[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[0\] GND " "Pin \"tens\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[1\] GND " "Pin \"tens\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[2\] GND " "Pin \"tens\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[3\] GND " "Pin \"tens\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[4\] GND " "Pin \"tens\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[5\] GND " "Pin \"tens\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[6\] VCC " "Pin \"tens\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|tens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[0\] GND " "Pin \"hundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[1\] GND " "Pin \"hundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[2\] GND " "Pin \"hundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[3\] GND " "Pin \"hundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[4\] GND " "Pin \"hundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[5\] GND " "Pin \"hundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[6\] VCC " "Pin \"hundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|hundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[0\] GND " "Pin \"thousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[1\] GND " "Pin \"thousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[2\] GND " "Pin \"thousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[3\] GND " "Pin \"thousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[4\] GND " "Pin \"thousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[5\] GND " "Pin \"thousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[6\] VCC " "Pin \"thousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|thousands[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[1\] GND " "Pin \"programOnes\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programOnes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[2\] GND " "Pin \"programOnes\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programOnes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[6\] VCC " "Pin \"programOnes\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programOnes[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[0\] GND " "Pin \"programTens\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[1\] GND " "Pin \"programTens\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[2\] GND " "Pin \"programTens\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[3\] GND " "Pin \"programTens\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[4\] GND " "Pin \"programTens\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[5\] GND " "Pin \"programTens\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[6\] VCC " "Pin \"programTens\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programTens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[0\] GND " "Pin \"programHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[1\] GND " "Pin \"programHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[2\] GND " "Pin \"programHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[3\] GND " "Pin \"programHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[4\] GND " "Pin \"programHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[5\] GND " "Pin \"programHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[6\] VCC " "Pin \"programHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[0\] GND " "Pin \"programThousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[1\] GND " "Pin \"programThousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[2\] GND " "Pin \"programThousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[3\] GND " "Pin \"programThousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[4\] GND " "Pin \"programThousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[5\] GND " "Pin \"programThousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[6\] VCC " "Pin \"programThousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|programThousands[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[0\] GND " "Pin \"userHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[1\] GND " "Pin \"userHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[2\] GND " "Pin \"userHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[3\] GND " "Pin \"userHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[4\] GND " "Pin \"userHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[5\] GND " "Pin \"userHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[6\] VCC " "Pin \"userHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[0\] GND " "Pin \"userThousand\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[1\] GND " "Pin \"userThousand\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[2\] GND " "Pin \"userThousand\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[3\] GND " "Pin \"userThousand\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[4\] GND " "Pin \"userThousand\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[5\] GND " "Pin \"userThousand\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousand\[6\] GND " "Pin \"userThousand\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498614171395 "|MIPS|userThousand[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498614171395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498614171615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498614175967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Documentos/Ricardo/mips/output_files/MIPS.map.smsg " "Generated suppressed messages file /home-local/aluno/Documentos/Ricardo/mips/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614176123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498614176391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498614176391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interrupt " "No output dependent on input pin \"interrupt\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498614176813 "|MIPS|interrupt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498614176813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4917 " "Implemented 4917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498614176813 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498614176813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4810 " "Implemented 4810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498614176813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498614176813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498614176831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:42:56 2017 " "Processing ended: Tue Jun 27 22:42:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498614176831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498614176831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498614176831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498614176831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498614177864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498614177865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:42:57 2017 " "Processing started: Tue Jun 27 22:42:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498614177865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498614177865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498614177865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498614177908 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1498614177909 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1498614177909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1498614177994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498614177995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498614178062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498614178109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498614178109 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498614178595 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498614178731 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498614178731 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498614178745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498614178745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498614178745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498614178745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498614178745 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498614178745 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498614178748 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 107 " "No exact pin location assignment(s) for 29 pins of 107 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1498614180320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1498614180921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498614180925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498614180926 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~10  from: dataa  to: combout " "Cell: comb_10\|WideOr0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614180962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~9  from: dataa  to: combout " "Cell: comb_10\|WideOr0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614180962 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1498614180962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498614180983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498614180984 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1498614180985 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1498614180985 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498614180985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498614180985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clk_fpga " "   1.000     clk_fpga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498614180985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DeBounce:comb_4\|DB_out " "   1.000 DeBounce:comb_4\|DB_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498614180985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 program_counter:pc\|programCounter\[0\] " "   1.000 program_counter:pc\|programCounter\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1498614180985 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1498614180985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_fpga~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_fpga~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498614181484 ""}  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498614181484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DeBounce:comb_4\|DB_out  " "Automatically promoted node DeBounce:comb_4\|DB_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DeBounce:comb_4\|DB_out~0 " "Destination node DeBounce:comb_4\|DB_out~0" {  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 3061 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[4\] " "Destination node program_counter:pc\|programCounter\[4\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[2\] " "Destination node program_counter:pc\|programCounter\[2\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[3\] " "Destination node program_counter:pc\|programCounter\[3\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[1\] " "Destination node program_counter:pc\|programCounter\[1\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[5\] " "Destination node program_counter:pc\|programCounter\[5\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:pc\|programCounter\[6\] " "Destination node program_counter:pc\|programCounter\[6\]" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/program_counter/program_counter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~output " "Destination node clock~output" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/MIPS.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498614181484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498614181484 ""}  } { { "Debouncer/Debouncer.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/Debouncer/Debouncer.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498614181484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Unidade_de_controle:comb_10\|WideOr0~8  " "Automatically promoted node Unidade_de_controle:comb_10\|WideOr0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498614181485 ""}  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/Ricardo/mips/UC/UC.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498614181485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498614182060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498614182073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498614182073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498614182089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498614182109 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498614182134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498614182134 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498614182148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498614182481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1498614182495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498614182495 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 1 28 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 1 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1498614182508 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1498614182508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1498614182508 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 57 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498614182510 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1498614182510 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1498614182510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498614183558 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498614183567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498614186078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498614187042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498614187110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498614189368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498614189368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498614190246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home-local/aluno/Documentos/Ricardo/mips/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498614198749 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498614198749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498614214404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.92 " "Total time spent on timing analysis during the Fitter is 3.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498614214668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498614214708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498614215387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498614215390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498614216051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498614217217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Documentos/Ricardo/mips/output_files/MIPS.fit.smsg " "Generated suppressed messages file /home-local/aluno/Documentos/Ricardo/mips/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498614219012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1485 " "Peak virtual memory: 1485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498614219718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:43:39 2017 " "Processing ended: Tue Jun 27 22:43:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498614219718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498614219718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498614219718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498614219718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498614220830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498614220831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:43:40 2017 " "Processing started: Tue Jun 27 22:43:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498614220831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498614220831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498614220831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1498614221131 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498614224166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498614224284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498614224560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:43:44 2017 " "Processing ended: Tue Jun 27 22:43:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498614224560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498614224560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498614224560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498614224560 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498614224719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498614225548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498614225548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:43:45 2017 " "Processing started: Tue Jun 27 22:43:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498614225548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225548 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498614225597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614225790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_fpga clk_fpga " "create_clock -period 1.000 -name clk_fpga clk_fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498614226499 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DeBounce:comb_4\|DB_out DeBounce:comb_4\|DB_out " "create_clock -period 1.000 -name DeBounce:comb_4\|DB_out DeBounce:comb_4\|DB_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498614226499 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name program_counter:pc\|programCounter\[0\] program_counter:pc\|programCounter\[0\] " "create_clock -period 1.000 -name program_counter:pc\|programCounter\[0\] program_counter:pc\|programCounter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498614226499 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~10  from: datab  to: combout " "Cell: comb_10\|WideOr0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614226516 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~9  from: datab  to: combout " "Cell: comb_10\|WideOr0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614226516 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226516 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614226524 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498614226525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498614226533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498614227232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.452 " "Worst-case setup slack is -13.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.452          -20081.602 DeBounce:comb_4\|DB_out  " "  -13.452          -20081.602 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.202             -25.627 program_counter:pc\|programCounter\[0\]  " "   -3.202             -25.627 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203             -28.120 clk_fpga  " "   -2.203             -28.120 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.860 " "Worst-case hold slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -6.262 program_counter:pc\|programCounter\[0\]  " "   -0.860              -6.262 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -0.543 DeBounce:comb_4\|DB_out  " "   -0.273              -0.543 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_fpga  " "    0.403               0.000 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 clk_fpga  " "   -3.000             -38.980 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3429.665 DeBounce:comb_4\|DB_out  " "   -1.285           -3429.665 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383             -10.350 program_counter:pc\|programCounter\[0\]  " "   -0.383             -10.350 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614227292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498614227586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614227613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228322 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~10  from: datab  to: combout " "Cell: comb_10\|WideOr0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614228498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~9  from: datab  to: combout " "Cell: comb_10\|WideOr0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614228498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498614228607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.988 " "Worst-case setup slack is -11.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.988          -18191.364 DeBounce:comb_4\|DB_out  " "  -11.988          -18191.364 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130             -25.334 program_counter:pc\|programCounter\[0\]  " "   -3.130             -25.334 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889             -23.001 clk_fpga  " "   -1.889             -23.001 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.753 " "Worst-case hold slack is -0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -4.484 program_counter:pc\|programCounter\[0\]  " "   -0.753              -4.484 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.534 DeBounce:comb_4\|DB_out  " "   -0.268              -0.534 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_fpga  " "    0.355               0.000 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 clk_fpga  " "   -3.000             -38.980 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3429.665 DeBounce:comb_4\|DB_out  " "   -1.285           -3429.665 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -7.308 program_counter:pc\|programCounter\[0\]  " "   -0.233              -7.308 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614228670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614228670 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498614228939 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~10  from: datab  to: combout " "Cell: comb_10\|WideOr0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614229100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr0~9  from: datab  to: combout " "Cell: comb_10\|WideOr0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498614229100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498614229148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.716 " "Worst-case setup slack is -6.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.716          -10033.162 DeBounce:comb_4\|DB_out  " "   -6.716          -10033.162 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -9.108 program_counter:pc\|programCounter\[0\]  " "   -1.214              -9.108 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792              -1.573 clk_fpga  " "   -0.792              -1.573 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.508 " "Worst-case hold slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -3.762 program_counter:pc\|programCounter\[0\]  " "   -0.508              -3.762 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.774 DeBounce:comb_4\|DB_out  " "   -0.322              -0.774 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_fpga  " "    0.182               0.000 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.723 clk_fpga  " "   -3.000             -32.723 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2669.000 DeBounce:comb_4\|DB_out  " "   -1.000           -2669.000 DeBounce:comb_4\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -3.401 program_counter:pc\|programCounter\[0\]  " "   -0.180              -3.401 program_counter:pc\|programCounter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498614229219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614229976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498614230063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:43:50 2017 " "Processing ended: Tue Jun 27 22:43:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498614230063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498614230063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498614230063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614230063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498614231165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498614231166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:43:50 2017 " "Processing started: Tue Jun 27 22:43:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498614231166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498614231166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498614231166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1498614231511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1062 " "Peak virtual memory: 1062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498614231685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:43:51 2017 " "Processing ended: Tue Jun 27 22:43:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498614231685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498614231685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498614231685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498614231685 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1498614231836 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 174 s " "Quartus Prime Full Compilation was successful. 0 errors, 174 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498614231837 ""}
