
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3817940
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.043 ; gain = 239.832 ; free physical = 125620 ; free virtual = 228937
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.421; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.098; parent = 3040.016; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.980 ; gain = 341.770 ; free physical = 125534 ; free virtual = 228852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.421; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.066; parent = 3138.984; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.793 ; gain = 359.582 ; free physical = 125544 ; free virtual = 228862
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.421; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.879; parent = 3156.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.793 ; gain = 359.582 ; free physical = 125544 ; free virtual = 228862
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.421; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.879; parent = 3156.797; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3156.793 ; gain = 0.000 ; free physical = 125545 ; free virtual = 228863
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.512 ; gain = 0.000 ; free physical = 125594 ; free virtual = 228912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3320.512 ; gain = 0.000 ; free physical = 125594 ; free virtual = 228912
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.512 ; gain = 523.301 ; free physical = 125725 ; free virtual = 229043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.727; parent = 2451.628; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.598; parent = 3320.516; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.512 ; gain = 523.301 ; free physical = 125726 ; free virtual = 229045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.727; parent = 2451.628; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.598; parent = 3320.516; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.512 ; gain = 523.301 ; free physical = 125726 ; free virtual = 229045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.727; parent = 2451.628; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.598; parent = 3320.516; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3320.512 ; gain = 523.301 ; free physical = 125754 ; free virtual = 229073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2705.727; parent = 2451.628; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.598; parent = 3320.516; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 249   
+---Registers : 
	               25 Bit    Registers := 251   
	               17 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3320.512 ; gain = 523.301 ; free physical = 125740 ; free virtual = 229079
Synthesis current peak Physical Memory [PSS] (MB): peak = 2728.605; parent = 2474.538; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.598; parent = 3320.516; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3765.176 ; gain = 967.965 ; free physical = 125206 ; free virtual = 228546
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.602; parent = 3047.534; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4738.262; parent = 3765.180; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 3826.738 ; gain = 1029.527 ; free physical = 125139 ; free virtual = 228478
Synthesis current peak Physical Memory [PSS] (MB): peak = 3349.504; parent = 3095.437; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4799.824; parent = 3826.742; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 124994 ; free virtual = 228330
Synthesis current peak Physical Memory [PSS] (MB): peak = 3388.602; parent = 3134.534; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125018 ; free virtual = 228354
Synthesis current peak Physical Memory [PSS] (MB): peak = 3390.918; parent = 3136.851; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125010 ; free virtual = 228345
Synthesis current peak Physical Memory [PSS] (MB): peak = 3391.773; parent = 3137.706; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125030 ; free virtual = 228366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3393.832; parent = 3139.765; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125027 ; free virtual = 228363
Synthesis current peak Physical Memory [PSS] (MB): peak = 3393.848; parent = 3139.780; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:17 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125030 ; free virtual = 228366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3393.926; parent = 3139.858; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125026 ; free virtual = 228362
Synthesis current peak Physical Memory [PSS] (MB): peak = 3393.926; parent = 3139.858; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4498|
|3     |LUT2   | 20974|
|4     |LUT3   |  1500|
|5     |LUT4   |  7500|
|6     |LUT5   |  1000|
|7     |LUT6   | 18000|
|8     |FDRE   |  9020|
|9     |IBUF   |  8003|
|10    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4323.434 ; gain = 1526.223 ; free physical = 125026 ; free virtual = 228362
Synthesis current peak Physical Memory [PSS] (MB): peak = 3393.926; parent = 3139.858; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5296.520; parent = 4323.438; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4323.434 ; gain = 1362.504 ; free physical = 125026 ; free virtual = 228362
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4323.441 ; gain = 1526.223 ; free physical = 125026 ; free virtual = 228362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4323.441 ; gain = 0.000 ; free physical = 125130 ; free virtual = 228466
INFO: [Netlist 29-17] Analyzing 12502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4347.445 ; gain = 0.000 ; free physical = 125102 ; free virtual = 228438
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8003 instances

Synth Design complete, checksum: 9acab373
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4347.445 ; gain = 2643.023 ; free physical = 125302 ; free virtual = 228638
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4778.020 ; gain = 430.574 ; free physical = 124698 ; free virtual = 228034
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 23:33:22 2025...
