{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582759583754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582759583763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 18:26:23 2020 " "Processing started: Wed Feb 26 18:26:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582759583763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582759583763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582759583763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1582759584048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759584246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759584246 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  make_change.sv(130) " "Verilog HDL syntax error at make_change.sv(130) near text \"end\"; \"end\" without \"begin\" " {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 130 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1582759584255 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CalcCoin make_change.sv(18) " "Ignored design unit \"CalcCoin\" at make_change.sv(18) due to previous errors" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1582759584255 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "make_change make_change.sv(134) " "Ignored design unit \"make_change\" at make_change.sv(134) due to previous errors" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1582759584255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_change.sv 0 0 " "Found 0 design units, including 0 entities, in source file make_change.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759584256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759584264 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759584264 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759584264 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759584264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759584264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582759585821 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 18:26:25 2020 " "Processing ended: Wed Feb 26 18:26:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582759585821 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582759585821 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582759585821 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582759585821 ""}
