{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731066161408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731066161408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 18:42:41 2024 " "Processing started: Fri Nov  8 18:42:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731066161408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066161408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TDOA_SOUND -c TDOA_SOUND " "Command: quartus_map --read_settings_files=on --write_settings_files=off TDOA_SOUND -c TDOA_SOUND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066161408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731066161549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731066161549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC_READER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADC_READER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_READER-behavioral " "Found design unit 1: ADC_READER-behavioral" {  } { { "ADC_READER.vhd" "" { Text "/home/nicasio/Desktop/TDOA/ADC_READER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_READER " "Found entity 1: ADC_READER" {  } { { "ADC_READER.vhd" "" { Text "/home/nicasio/Desktop/TDOA/ADC_READER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavioral " "Found design unit 1: UART_TX-Behavioral" {  } { { "UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/UART_TX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167440 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIGITALMIC_TEST.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIGITALMIC_TEST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIGITALMIC_TEST-behavioral " "Found design unit 1: DIGITALMIC_TEST-behavioral" {  } { { "DIGITALMIC_TEST.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DIGITALMIC_TEST.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167441 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIGITALMIC_TEST " "Found entity 1: DIGITALMIC_TEST" {  } { { "DIGITALMIC_TEST.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DIGITALMIC_TEST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAIN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MAIN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-behavioral " "Found design unit 1: MAIN-behavioral" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167441 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DYNAMIC_BYTE_UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DYNAMIC_BYTE_UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DYNAMIC_BYTE_UART_TX-Behavioral " "Found design unit 1: DYNAMIC_BYTE_UART_TX-Behavioral" {  } { { "DYNAMIC_BYTE_UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DYNAMIC_BYTE_UART_TX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167442 ""} { "Info" "ISGN_ENTITY_NAME" "1 DYNAMIC_BYTE_UART_TX " "Found entity 1: DYNAMIC_BYTE_UART_TX" {  } { { "DYNAMIC_BYTE_UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DYNAMIC_BYTE_UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ANALOGMIC_TEST.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ANALOGMIC_TEST.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANALOGMIC_TEST-Behavioral " "Found design unit 1: ANALOGMIC_TEST-Behavioral" {  } { { "ANALOGMIC_TEST.vhd" "" { Text "/home/nicasio/Desktop/TDOA/ANALOGMIC_TEST.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANALOGMIC_TEST " "Found entity 1: ANALOGMIC_TEST" {  } { { "ANALOGMIC_TEST.vhd" "" { Text "/home/nicasio/Desktop/TDOA/ANALOGMIC_TEST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TDOA_WITH_ANALOG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TDOA_WITH_ANALOG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDOA_WITH_ANALOG-Behavioral " "Found design unit 1: TDOA_WITH_ANALOG-Behavioral" {  } { { "TDOA_WITH_ANALOG.vhd" "" { Text "/home/nicasio/Desktop/TDOA/TDOA_WITH_ANALOG.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167443 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDOA_WITH_ANALOG " "Found entity 1: TDOA_WITH_ANALOG" {  } { { "TDOA_WITH_ANALOG.vhd" "" { Text "/home/nicasio/Desktop/TDOA/TDOA_WITH_ANALOG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731066167443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731066167482 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pack_size MAIN.vhd(21) " "VHDL Signal Declaration warning at MAIN.vhd(21): used explicit default value for signal \"pack_size\" because signal was never assigned a value" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731066167483 "|MAIN"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pack_size_bit MAIN.vhd(22) " "VHDL Signal Declaration warning at MAIN.vhd(22): used explicit default value for signal \"pack_size_bit\" because signal was never assigned a value" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731066167483 "|MAIN"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_pack\[103..97\] MAIN.vhd(23) " "Using initial value X (don't care) for net \"data_pack\[103..97\]\" at MAIN.vhd(23)" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066167487 "|MAIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DYNAMIC_BYTE_UART_TX DYNAMIC_BYTE_UART_TX:uart_instance " "Elaborating entity \"DYNAMIC_BYTE_UART_TX\" for hierarchy \"DYNAMIC_BYTE_UART_TX:uart_instance\"" {  } { { "MAIN.vhd" "uart_instance" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731066167504 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TOGGLE DYNAMIC_BYTE_UART_TX.vhd(12) " "VHDL Signal Declaration warning at DYNAMIC_BYTE_UART_TX.vhd(12): used implicit default value for signal \"TOGGLE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DYNAMIC_BYTE_UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DYNAMIC_BYTE_UART_TX.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731066167504 "|MAIN|DYNAMIC_BYTE_UART_TX:uart_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "numOfBit DYNAMIC_BYTE_UART_TX.vhd(29) " "VHDL Signal Declaration warning at DYNAMIC_BYTE_UART_TX.vhd(29): used explicit default value for signal \"numOfBit\" because signal was never assigned a value" {  } { { "DYNAMIC_BYTE_UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DYNAMIC_BYTE_UART_TX.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731066167505 "|MAIN|DYNAMIC_BYTE_UART_TX:uart_instance"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DYNAMIC_BYTE_UART_TX.vhd" "" { Text "/home/nicasio/Desktop/TDOA/DYNAMIC_BYTE_UART_TX.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731066168065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731066168065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TOGGLE GND " "Pin \"TOGGLE\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "/home/nicasio/Desktop/TDOA/MAIN.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731066168125 "|MAIN|TOGGLE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731066168125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731066168206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731066168773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731066168773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "614 " "Implemented 614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731066168820 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731066168820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "607 " "Implemented 607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731066168820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731066168820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731066168824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 18:42:48 2024 " "Processing ended: Fri Nov  8 18:42:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731066168824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731066168824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731066168824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731066168824 ""}
