Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Feb 18 03:02:12 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 78224 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0               255541       -0.011       -0.231                     54               255525        3.467        0.000                       0                 78547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk                                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                               {0.000 4.167}        8.333           120.000         
clk_p                                                                                                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 4.167}        8.333           120.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                     0.145        0.000                      0               254284        0.055        0.000                      0               254284        3.467        0.000                       0                 78055  
clk_p                                                                                                                                                                                                                                                  4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                       0.144        0.000                      0               254284        0.055        0.000                      0               254284        3.467        0.000                       0                 78055  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.303        0.000                      0                 1050        0.016        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       0.144        0.000                      0               254284       -0.011       -0.231                     54               254284  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0_1                                                                                      49.562        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         0.144        0.000                      0               254284       -0.011       -0.231                     54               254284  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.562        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        7.310        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        7.310        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         6.675        0.000                      0                   91        0.114        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0                                                                                         6.675        0.000                      0                   91        0.048        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0_1                                                                                       6.675        0.000                      0                   91        0.048        0.000                      0                   91  
**async_default**                                                                                    clk_out1_clk_wiz_0_1                                                                                 clk_out1_clk_wiz_0_1                                                                                       6.676        0.000                      0                   91        0.114        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.282        0.000                      0                  100        0.091        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.900    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.925    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 f  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.900    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.925    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.599    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 f  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.599    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.625    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.625    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.610    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 f  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.610    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.627    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.627    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.618    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.618    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         8.333       6.333      URAM288_X0Y28  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X1Y35  test_inst/conv3_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y28  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y5  clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 f  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.599    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 f  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.599    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.625    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.625    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.610    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 f  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.610    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.627    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.627    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.618    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.618    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         8.333       6.333      URAM288_X0Y28  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X1Y35  test_inst/conv3_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.167       3.467      URAM288_X0Y28  test_inst/conv3_kp2_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.330ns (13.285%)  route 2.154ns (86.715%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.873     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148    10.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.259    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.330ns (13.285%)  route 2.154ns (86.715%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.873     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148    10.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.259    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.330ns (13.285%)  route 2.154ns (86.715%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.873     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148    10.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.259    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.330ns (13.285%)  route 2.154ns (86.715%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.873     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148    10.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.259    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.588 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 13.303    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.221ns (9.866%)  route 2.019ns (90.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     9.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.738     9.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     9.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.015    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.221ns (9.866%)  route 2.019ns (90.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     9.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.738     9.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     9.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.015    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.221ns (9.866%)  route 2.019ns (90.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     9.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.738     9.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     9.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.015    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.221ns (9.866%)  route 2.019ns (90.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     9.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.738     9.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X220Y93        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     9.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.181    10.015    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X220Y92        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    10.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.226    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051    10.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.302ns (13.841%)  route 1.880ns (86.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.746     9.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y84        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     9.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.260    10.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    10.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 13.605    

Slack (MET) :             13.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.302ns (13.841%)  route 1.880ns (86.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.746     9.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y84        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.260    10.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X220Y90        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    10.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.874    11.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 13.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.253%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.050ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    4.792ns
  Clock Net Delay (Source):      2.015ns (routing 1.285ns, distribution 0.730ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.411ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.015     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X222Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y117       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.082     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X222Y118       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.293     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X222Y118       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.792     4.258    
    SLICE_X222Y118       RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     4.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.253%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.050ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    4.792ns
  Clock Net Delay (Source):      2.015ns (routing 1.285ns, distribution 0.730ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.411ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.015     4.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X222Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y117       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.082     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X222Y118       RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.293     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X222Y118       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.792     4.258    
    SLICE_X222Y118       RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     4.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.380ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    4.399ns
  Clock Net Delay (Source):      1.245ns (routing 0.764ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.851ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.245     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y113       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.033     3.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X223Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.406     7.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -4.399     2.981    
    SLICE_X223Y113       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.380ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    4.399ns
  Clock Net Delay (Source):      1.245ns (routing 0.764ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.851ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.245     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y113       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.014 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.033     3.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X223Y113       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.406     7.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y113       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -4.399     2.981    
    SLICE_X223Y113       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.370ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.238ns (routing 0.764ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.851ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.238     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y112       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X223Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.396     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.396     2.974    
    SLICE_X223Y112       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.370ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.238ns (routing 0.764ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.851ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.238     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y112       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X223Y112       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.396     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y112       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.396     2.974    
    SLICE_X223Y112       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.370ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.238ns (routing 0.764ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.851ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.238     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X221Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X221Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.396     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X221Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.396     2.974    
    SLICE_X221Y114       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.370ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.238ns (routing 0.764ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.851ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.238     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X221Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X221Y114       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.396     7.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X221Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.396     2.974    
    SLICE_X221Y114       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.239ns (routing 0.764ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.239     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.033     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[4]
    SLICE_X223Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -4.396     2.975    
    SLICE_X223Y114       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    4.396ns
  Clock Net Delay (Source):      1.239ns (routing 0.764ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.239     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.033     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[4]
    SLICE_X223Y114       FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y114       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -4.396     2.975    
    SLICE_X223Y114       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X222Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X225Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :           54  Failing Endpoints,  Worst Slack       -0.011ns,  Total Violation       -0.231ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 f  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
                         clock uncertainty            0.066     2.618    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 f  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
                         clock uncertainty            0.066     2.618    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
                         clock uncertainty            0.066     2.644    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.691    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
                         clock uncertainty            0.066     2.644    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.691    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
                         clock uncertainty            0.066     2.629    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.676    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 f  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
                         clock uncertainty            0.066     2.629    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.676    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
                         clock uncertainty            0.066     2.646    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.693    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
                         clock uncertainty            0.066     2.646    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.693    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
                         clock uncertainty            0.066     2.637    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.684    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
                         clock uncertainty            0.066     2.637    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.684    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                 -0.009    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.463ns  (logic 0.078ns (16.847%)  route 0.385ns (83.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y110       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 49.562    

Slack (MET) :             49.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.463ns  (logic 0.078ns (16.847%)  route 0.385ns (83.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y110       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 49.562    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.425ns  (logic 0.076ns (17.882%)  route 0.349ns (82.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y109       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X224Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.425ns  (logic 0.076ns (17.882%)  route 0.349ns (82.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y109       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X224Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y117       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.304     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y117       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y117       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.304     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y117       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y109       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X223Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.692    

Slack (MET) :             49.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y109       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X223Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.692    

Slack (MET) :             49.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X222Y109       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.238     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X224Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.711    

Slack (MET) :             49.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X222Y109       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.238     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X224Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :           54  Failing Endpoints,  Worst Slack       -0.011ns,  Total Violation       -0.231ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.225ns (2.935%)  route 7.441ns (97.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 12.617 - 8.333 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.199ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.283ns
    Common Clock Delay      (CCD):    2.958ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.804ns (routing 1.196ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.087ns, distribution 1.325ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.804     4.114    test_inst/memoryModule_arbiter/clk
    SLR Crossing[1->0]   
    SLICE_X132Y143       FDRE                                         r  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y143       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.193 f  test_inst/memoryModule_arbiter/multipleRequesters.call_mdata_reg[76]/Q
                         net (fo=93, routed)          7.391    11.584    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/write_data[5]
    SLR Crossing[0->1]   
    SLICE_X116Y345       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    11.730 f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/noBypass.read_data[5]_rep_i_1__85/O
                         net (fo=1, routed)           0.050    11.780    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85_0
    SLICE_X116Y345       FDRE                                         f  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.412    12.617    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk
    SLICE_X116Y345       FDRE                                         r  test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85/C
                         clock pessimism             -0.453    12.164    
                         inter-SLR compensation      -0.199    11.965    
                         clock uncertainty           -0.066    11.899    
    SLICE_X116Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.924    test_inst/memoryModule_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]_rep__85
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.246ns (28.780%)  route 5.558ns (71.220%))
  Logic Levels:           25  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.543 - 8.333 ) 
    Source Clock Delay      (SCD):    3.972ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 1.196ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.087ns, distribution 1.251ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.662     3.972    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/clk
    SLR Crossing[1->0]   
    SLICE_X109Y77        FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.051 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg/Q
                         net (fo=46, routed)          0.185     4.236    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/UnitDelay.ack_reg_0[0]
    SLICE_X110Y78        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.384 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_67_delay/req_registered[0]_i_1__34/O
                         net (fo=40, routed)          0.142     4.526    test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11
    SLICE_X109Y78        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.675 r  test_inst/loadInput_in1_instance/data_path.ApIntAdd_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_21/O
                         net (fo=1, routed)           0.016     4.691    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/S[1]
    SLICE_X109Y78        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     4.888 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__11/CO[7]
                         net (fo=12, routed)          0.261     5.149    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X108Y79        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.199 f  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_20__11/O
                         net (fo=26, routed)          0.198     5.397    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in13_out
    SLICE_X109Y80        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.487 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20/O
                         net (fo=1, routed)           0.277     5.764    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_20_n_0
    SLICE_X109Y81        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.140     5.904 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, routed)          0.364     6.268    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
    SLICE_X110Y81        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     6.391 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__4/O
                         net (fo=3, routed)           0.187     6.578    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
    SLICE_X110Y80        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.613 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, routed)           0.182     6.795    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
    SLICE_X111Y79        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.832 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, routed)           0.085     6.917    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
    SLICE_X111Y78        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.956 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, routed)          0.150     7.106    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
    SLICE_X112Y76        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     7.141 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__71/O
                         net (fo=78, routed)          0.305     7.446    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
    SLICE_X113Y75        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.543 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[6]_i_2__65/O
                         net (fo=4, routed)           0.101     7.644    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]_1
    SLICE_X114Y75        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     7.732 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18/O
                         net (fo=1, routed)           0.025     7.757    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_12__18_n_0
    SLICE_X114Y75        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.170     7.927 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__327/CO[7]
                         net (fo=41, routed)          0.222     8.149    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
    SLICE_X115Y74        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.200 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_10/O
                         net (fo=6, routed)           0.211     8.411    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]_0
    SLICE_X115Y72        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     8.448 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_0_7_i_8/O
                         net (fo=4, routed)           0.185     8.633    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/result[6]
    SLICE_X115Y70        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     8.684 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1158/O
                         net (fo=9, routed)           0.188     8.872    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/do_while_stmt_2727_branch_ack_1
    SLICE_X115Y68        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     8.909 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_do_while_stmt_2727_terminator_6489/lc_place/available_iterations[3]_i_5__3/O
                         net (fo=189, routed)         0.353     9.262    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_4
    SLICE_X114Y63        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.313 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_73.gj_loadInput_in1_cp_element_group_73/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__471/O
                         net (fo=1, routed)           0.057     9.370    test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/token0_out
    SLICE_X114Y62        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.495 f  test_inst/loadInput_in1_instance/data_path.W_fv1_2702_delayed_8_0_2879_inst_block.W_fv1_2702_delayed_8_0_2879_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/CapGtOne.token_latch[3]_i_3__827/O
                         net (fo=10, routed)          0.275     9.770    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_73
    SLICE_X115Y61        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.919 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_13__19/O
                         net (fo=1, routed)           0.232    10.151    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/token0_out
    SLICE_X116Y64        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    10.241 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[7].placeBlock.pI/CapGtOne.token_latch[3]_i_7__119/O
                         net (fo=1, routed)           0.084    10.325    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_1
    SLICE_X115Y64        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.362 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_13.gj_loadInput_in1_cp_element_group_13/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__424/O
                         net (fo=103, routed)         0.349    10.711    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/loadInput_in1_CP_5833_elements_13
    SLICE_X113Y65        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090    10.801 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2748_phi_seq_6087_block.phi_stmt_2748_phi_seq_6087/trigForkUpdate/TrigPlaces[1].placeBlock.pI/noBypass.unload_ack_i_3__138/O
                         net (fo=5, routed)           0.371    11.172    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/ncv1_2952_2752_buf_req_1
    SLICE_X105Y66        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    11.223 r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_1_0_13_i_1__55/O
                         net (fo=80, routed)          0.553    11.776    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WE
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.338    12.543    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X99Y67         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA/CLK
                         clock pessimism             -0.368    12.175    
                         clock uncertainty           -0.066    12.109    
    SLICE_X99Y67         RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    11.929    test_inst/loadInput_in1_instance/data_path.ncv1_2952_2752_buf_block.ncv1_2952_2752_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
                         clock uncertainty            0.066     2.618    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.655ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.730ns, distribution 0.866ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.432     2.541    test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y176       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y176       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.646 f  test_inst/kernelModule8_instance/data_path.W_ind_2276_delayed_8_0_2432_inst_block.W_ind_2276_delayed_8_0_2432_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.654    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y176       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.596     2.340    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y176       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.212     2.552    
                         clock uncertainty            0.066     2.618    
    SLICE_X100Y176       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe4_call_group_4.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
                         clock uncertainty            0.066     2.644    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.691    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.730ns, distribution 0.889ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.672 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.008     2.680    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[12]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.619     2.363    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]/C
                         clock pessimism              0.215     2.578    
                         clock uncertainty            0.066     2.644    
    SLICE_X91Y227        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.691    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
                         clock uncertainty            0.066     2.629    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.676    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.655ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.730ns, distribution 0.882ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.443     2.552    test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/WCLK
    SLR Crossing[1->0]   
    SLICE_X100Y106       RAMD32                                       r  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.657 f  test_inst/kernelModule8_instance/data_path.W_ind_2268_delayed_8_0_2418_inst_block.W_ind_2268_delayed_8_0_2418_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_1_1/DP/O
                         net (fo=1, routed)           0.008     2.665    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/D[65]
    SLICE_X100Y106       FDRE                                         f  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.612     2.356    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/clk
    SLR Crossing[1->0]   
    SLICE_X100Y106       FDRE                                         r  test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]/C
                         clock pessimism              0.207     2.563    
                         clock uncertainty            0.066     2.629    
    SLICE_X100Y106       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.676    test_inst/kernelModule8_instance/data_path.writeToPipe2_call_group_2.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
                         clock uncertainty            0.066     2.646    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.693    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.655ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.458     2.567    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/WCLK
    SLR Crossing[1->0]   
    SLICE_X91Y227        RAMD32                                       r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y227        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.676 f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.007     2.683    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0__7__0[0]
    SLICE_X91Y227        FDRE                                         f  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X91Y227        FDRE                                         r  test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]/C
                         clock pessimism              0.215     2.580    
                         clock uncertainty            0.066     2.646    
    SLICE_X91Y227        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.693    test_inst/acc_pipe2_1_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
                         clock uncertainty            0.066     2.637    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.684    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.009ns  (arrival time - required time)
  Source:                 test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.105ns (92.920%)  route 0.008ns (7.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.452ns (routing 0.655ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.730ns, distribution 0.891ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.452     2.561    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/WCLK
    SLR Crossing[1->0]   
    SLICE_X104Y95        RAMD32                                       r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y95        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.105     2.666 f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_42_55/RAMG/O
                         net (fo=1, routed)           0.008     2.674    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob0[54]
    SLICE_X104Y95        FDRE                                         f  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.621     2.365    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    SLR Crossing[1->0]   
    SLICE_X104Y95        FDRE                                         r  test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]/C
                         clock pessimism              0.206     2.571    
                         clock uncertainty            0.066     2.637    
    SLICE_X104Y95        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.684    test_inst/READ_T_RESP_QUEUE_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/dob_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                 -0.009    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.463ns  (logic 0.078ns (16.847%)  route 0.385ns (83.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y110       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 49.562    

Slack (MET) :             49.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.463ns  (logic 0.078ns (16.847%)  route 0.385ns (83.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X222Y110       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                 49.562    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.425ns  (logic 0.076ns (17.882%)  route 0.349ns (82.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y109       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X224Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.425ns  (logic 0.076ns (17.882%)  route 0.349ns (82.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X222Y109       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X224Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y117       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.304     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y117       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X226Y117       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.304     0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X227Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X227Y117       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y109       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X223Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.692    

Slack (MET) :             49.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.079ns (23.724%)  route 0.254ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X222Y109       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X223Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X223Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.692    

Slack (MET) :             49.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X222Y109       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.238     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X224Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.711    

Slack (MET) :             49.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X222Y109       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.238     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X224Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X224Y109       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.048ns  (logic 0.078ns (7.443%)  route 0.970ns (92.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.970     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.048ns  (logic 0.078ns (7.443%)  route 0.970ns (92.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.970     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.645ns  (logic 0.051ns (7.907%)  route 0.594ns (92.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.051     0.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.645ns  (logic 0.051ns (7.907%)  route 0.594ns (92.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.051     0.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.455ns  (logic 0.080ns (17.582%)  route 0.375ns (82.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y118                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X227Y118       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X227Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X227Y117       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.455ns  (logic 0.080ns (17.582%)  route 0.375ns (82.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y118                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X227Y118       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X227Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X227Y117       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X223Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y109       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X223Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y109       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X226Y117       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y117       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X226Y117       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y117       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  8.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.048ns  (logic 0.078ns (7.443%)  route 0.970ns (92.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.970     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.048ns  (logic 0.078ns (7.443%)  route 0.970ns (92.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.970     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.645ns  (logic 0.051ns (7.907%)  route 0.594ns (92.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.051     0.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.645ns  (logic 0.051ns (7.907%)  route 0.594ns (92.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y110                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X222Y110       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.051     0.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X222Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y110       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.455ns  (logic 0.080ns (17.582%)  route 0.375ns (82.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y118                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X227Y118       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X227Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X227Y117       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.455ns  (logic 0.080ns (17.582%)  route 0.375ns (82.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y118                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X227Y118       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X227Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X227Y117       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X223Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y109       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y109                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X223Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X222Y109       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X226Y117       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y117       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y117       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y117                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X226Y117       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X226Y117       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X226Y117       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  8.010    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.079ns (5.411%)  route 1.381ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 13.059 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.087ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.381     5.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y106       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.854    13.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y106       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.323    12.736    
                         clock uncertainty           -0.066    12.670    
    SLICE_X227Y106       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    12.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.079ns (5.671%)  route 1.314ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 13.060 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.087ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.314     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X226Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.855    13.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X226Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.323    12.737    
                         clock uncertainty           -0.066    12.671    
    SLICE_X226Y105       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  6.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Net Delay (Source):      1.756ns (routing 0.655ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.730ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.756     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y109       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.070     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X226Y109       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.965     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.173     2.881    
    SLICE_X226Y109       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.714%)  route 0.137ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.730ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.137     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X225Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.964     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X225Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.212     2.920    
    SLICE_X225Y109       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.079ns (5.411%)  route 1.381ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 13.059 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.087ns, distribution 1.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.381     5.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y106       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.854    13.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y106       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.323    12.736    
                         clock uncertainty           -0.066    12.670    
    SLICE_X227Y106       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    12.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.079ns (5.671%)  route 1.314ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 13.060 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.087ns, distribution 1.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.314     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X226Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.855    13.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X226Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.323    12.737    
                         clock uncertainty           -0.066    12.671    
    SLICE_X226Y105       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  6.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.655ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.730ns, distribution 1.235ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.756     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y109       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.070     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X226Y109       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.965     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.173     2.881    
                         clock uncertainty            0.066     2.948    
    SLICE_X226Y109       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.714%)  route 0.137ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.730ns, distribution 1.234ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.137     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X225Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.964     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X225Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.212     2.920    
                         clock uncertainty            0.066     2.986    
    SLICE_X225Y109       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.079ns (5.411%)  route 1.381ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 13.059 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.087ns, distribution 1.767ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.381     5.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y106       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.854    13.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y106       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.323    12.736    
                         clock uncertainty           -0.066    12.670    
    SLICE_X227Y106       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    12.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.079ns (5.671%)  route 1.314ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 13.060 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.087ns, distribution 1.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.314     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X226Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.855    13.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X226Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.323    12.737    
                         clock uncertainty           -0.066    12.671    
    SLICE_X226Y105       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  6.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.655ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.730ns, distribution 1.235ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.756     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y109       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.070     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X226Y109       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.965     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.173     2.881    
                         clock uncertainty            0.066     2.948    
    SLICE_X226Y109       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.714%)  route 0.137ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.730ns, distribution 1.234ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.137     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X225Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.964     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X225Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.212     2.920    
                         clock uncertainty            0.066     2.986    
    SLICE_X225Y109       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.212     2.916    
                         clock uncertainty            0.066     2.982    
    SLICE_X224Y110       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.079ns (5.411%)  route 1.381ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 13.059 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.854ns (routing 1.087ns, distribution 1.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.381     5.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y106       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.854    13.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y106       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.323    12.736    
                         clock uncertainty           -0.066    12.670    
    SLICE_X227Y106       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    12.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.079ns (5.448%)  route 1.371ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 13.057 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.087ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.371     5.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X227Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.852    13.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X227Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.323    12.734    
                         clock uncertainty           -0.066    12.668    
    SLICE_X227Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.079ns (5.619%)  route 1.327ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 13.061 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.087ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.327     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X225Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.856    13.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X225Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.323    12.738    
                         clock uncertainty           -0.066    12.672    
    SLICE_X225Y105       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -5.875    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.079ns (5.671%)  route 1.314ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 13.060 - 8.333 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.159ns (routing 1.196ns, distribution 1.963ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.087ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.165    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.038 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.282    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.310 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       3.159     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X221Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y105       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.548 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.314     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X226Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.333     8.333 r  
    BJ4                                               0.000     8.333 r  clk_p (IN)
                         net (fo=0)                   0.000     8.333    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     8.953 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.993    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.993 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     9.337    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.967 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    10.181    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.205 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       2.855    13.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X226Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.323    12.737    
                         clock uncertainty           -0.066    12.671    
    SLICE_X226Y105       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  6.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Net Delay (Source):      1.756ns (routing 0.655ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.730ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.756     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X226Y109       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.070     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X226Y109       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.965     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[1->0]   
    SLICE_X226Y109       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.173     2.881    
    SLICE_X226Y109       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.714%)  route 0.137ns (78.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.730ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.137     3.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X225Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.964     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLR Crossing[1->0]   
    SLICE_X225Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.212     2.920    
    SLICE_X225Y109       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.751ns (routing 0.655ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.730ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.717    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.947 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.092    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.109 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.751     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X227Y111       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y111       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.899 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X224Y110       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.855    clocking/inst/clk_in1_clk_wiz_0
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.560 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.725    clocking/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.744 r  clocking/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=78223, routed)       1.960     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X224Y110       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.212     2.916    
    SLICE_X224Y110       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.203ns (12.980%)  route 1.361ns (87.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 54.183 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.006ns (routing 1.285ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.546    10.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.006    54.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.742    58.925    
                         clock uncertainty           -0.035    58.890    
    SLICE_X221Y100       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    58.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.824    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 48.282    

Slack (MET) :             48.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.203ns (12.980%)  route 1.361ns (87.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 54.183 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.006ns (routing 1.285ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.546    10.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.006    54.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.742    58.925    
                         clock uncertainty           -0.035    58.890    
    SLICE_X221Y100       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    58.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.824    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 48.282    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    

Slack (MET) :             48.285ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.203ns (12.988%)  route 1.360ns (87.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 54.185 - 50.000 ) 
    Source Clock Delay      (SCD):    8.978ns
    Clock Pessimism Removal (CPR):    4.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.411ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.008ns (routing 1.285ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.221     8.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X219Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.815     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X220Y99        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.545    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X221Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688    52.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.008    54.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X221Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.742    58.927    
                         clock uncertainty           -0.035    58.892    
    SLICE_X221Y100       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    58.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.826    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 48.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.039ns (21.788%)  route 0.140ns (78.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.407ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    4.331ns
  Clock Net Delay (Source):      1.238ns (routing 0.764ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.851ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.238     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X225Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y119       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X225Y121       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.433     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X225Y121       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.331     3.076    
    SLICE_X225Y121       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.060ns (24.194%)  route 0.188ns (75.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.087ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    4.706ns
  Clock Net Delay (Source):      2.022ns (routing 1.285ns, distribution 0.737ns)
  Clock Net Delay (Destination): 2.330ns (routing 1.411ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.688     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.022     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X225Y119       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y119       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.188     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X225Y121       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.429     6.729    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.330     9.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X225Y121       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.706     4.381    
    SLICE_X225Y121       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.032     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.384     2.987    
    SLICE_X222Y109       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.384     2.987    
    SLICE_X222Y109       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.384     2.987    
    SLICE_X222Y109       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.371ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.851ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.397     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.384     2.987    
    SLICE_X222Y109       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.369ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.851ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.395     7.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.384     2.985    
    SLICE_X222Y109       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.369ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.851ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.395     7.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.384     2.985    
    SLICE_X222Y109       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.369ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.851ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.395     7.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.384     2.985    
    SLICE_X222Y109       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.369ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    4.384ns
  Clock Net Delay (Source):      1.232ns (routing 0.764ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.851ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.248     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X222Y108       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y108       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.001 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X222Y109       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.655     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X7Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.395     7.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X222Y109       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.384     2.985    
    SLICE_X222Y109       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.140    





