{"vcs1":{"timestamp_begin":1728804697.570290114, "rt":2.17, "ut":0.76, "st":0.35}}
{"vcselab":{"timestamp_begin":1728804699.835827464, "rt":1.09, "ut":0.31, "st":0.25}}
{"link":{"timestamp_begin":1728804701.014715377, "rt":0.42, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728804696.799599612}
{"VCS_COMP_START_TIME": 1728804696.799599612}
{"VCS_COMP_END_TIME": 1728804827.830461979}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332596}}
{"stitch_vcselab": {"peak_mem": 231560}}
