---
layout: default
title: "64M DRAM ç¬¬3ä¸–ä»£ï¼ˆ0.25Î¼mï¼‰ç«‹ã¡ä¸Šã’è¨˜éŒ² ï¼ˆ1998ï¼‰"
description: "1998å¹´ã€ã‚¨ãƒ—ã‚½ãƒ³é…’ç”°å·¥å ´ã«ãŠã‘ã‚‹64M DRAMï¼ˆç¬¬3ä¸–ä»£ãƒ»0.25Î¼mï¼‰æŠ€è¡“ç§»ç®¡ãƒ»ç«‹ã¡ä¸Šã’è¨˜éŒ²ã€‚æ­©ç•™ã¾ã‚Šæ”¹å–„ã‚„ä¸è‰¯è§£æã®å®Ÿä½“é¨“ã‚’å†æ§‹æˆã€‚"
tags: ["DRAM", "åŠå°ä½“ãƒ—ãƒ­ã‚»ã‚¹", "æ­©ç•™ã¾ã‚Šæ”¹å–„", "æŠ€è¡“ç§»ç®¡", "0.25Î¼m"]
categories: ["Semiconductor", "DRAM", "History"]
---

---

# ğŸ“˜ 64M DRAM ç¬¬3ä¸–ä»£ï¼ˆ0.25Î¼mï¼‰ç«‹ã¡ä¸Šã’è¨˜éŒ² ï¼ˆ1998ï¼‰  
**ğŸ“˜ 64M DRAM 3rd Generation (0.25 Î¼m) Startup Record (1998)**  

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-Plus/archive/#license)

---

> ğŸ—“ï¸ **èƒŒæ™¯ãƒªãƒ³ã‚¯ / Background Link**  
> æœ¬ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã®åŸºç›¤ã¨ãªã£ãŸ **8ã‚¤ãƒ³ãƒãƒ©ã‚¤ãƒ³ç«‹ã¡ä¸Šã’ã¨ç¬¬2ä¸–ä»£ï¼ˆ0.35Î¼mï¼‰DRAMç«‹ã¡ä¸Šã’ã®çµŒç·¯** ã¯ä»¥ä¸‹ã‚’å‚ç…§ã€‚  
> **[1997å¹´ï¼šã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³é…’ç”°äº‹æ¥­æ‰€8ã‚¤ãƒ³ãƒãƒ©ã‚¤ãƒ³ç¨¼åƒ](../in1997/Epson_Sakata_8inch_Line.md)**

---

âš ï¸ **å…è²¬äº‹é … / Disclaimer**  

| æ—¥æœ¬èª | English |
|--------|---------|
| æœ¬è¨˜éŒ²ã¯1998å¹´å½“æ™‚ã®æŠ€è¡“ç§»ç®¡ãƒ»ç«‹ã¡ä¸Šã’æ¥­å‹™ã®ä½“é¨“ã«åŸºã¥ãæ•™è‚²è³‡æ–™ã§ã™ã€‚ã‚¨ãƒ—ã‚½ãƒ³ç¤¾ã«ãŠã‘ã‚‹DRAMã¯ä¸»åŠ›è£½å“ã§ã¯ãªãã€æœ¬è¨˜éŒ²ã«ã¯ç¾åœ¨ã®äº‹æ¥­æ©Ÿå¯†ã‚„è¨­è¨ˆæƒ…å ±ã¯å«ã¾ã‚Œã¾ã›ã‚“ã€‚ | This document is based on the author's actual experience during a technology transfer and ramp-up in 1998. At Epson, DRAM was not a core product. This archive contains no proprietary or confidential design data. |

---

## ğŸ§­ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ | Project Overview

| é …ç›® / Item             | å†…å®¹ / Details                                                |
|------------------------|---------------------------------------------------------------|
| è£½å“å / Product       | 64M DRAMï¼ˆç¬¬3ä¸–ä»£ / 0.25Î¼mï¼‰                                  |
| å¹´åº¦ / Year            | 1998å¹´ / 1998                                                 |
| æ‹…å½“è€… / Role          | ä¸‰æºçœŸä¸€ï¼ˆShinichi Samizo, æŠ€è¡“æ‹…å½“ / Technical Engineerï¼‰         |
| ç§»ç®¡å…ƒ / Transfer Fab   | ä¸‰è±é›»æ©Ÿ ç†Šæœ¬å·¥å ´ KDæ£Ÿï¼ˆMother Fabï¼‰ / Mitsubishi Electric Kumamoto Fab (KD Building) |
| ç«‹ã¡ä¸Šã’å…ˆ / Ramp-up Site | ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³ é…’ç”°å·¥å ´ Tæ£Ÿ / Seiko Epson Sakata Fab (T Building) |

---

### ğŸ”„ æœ¬ç•ªãƒ­ãƒƒãƒˆæŠ•å…¥å‰ãƒ•ãƒ­ãƒ¼ | Pre-Mass Production Ramp-up Flow (1998)

**æ—¥æœ¬èª**  
æ¡ç”¨ã—ãŸæ–¹å¼ã¯ **SCFï¼ˆã‚·ãƒ§ãƒ¼ãƒˆã‚µã‚¤ã‚¯ãƒ«ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ï¼‰**ã€‚  
å„è¦ç´ æŠ€è¡“éƒ¨é–€ã®ç«‹ã¡ä¸Šã’ãƒãƒ‹ãƒ¥ã‚¢ãƒ«ã‚’åŸºã«ã€çŸ­ã‚µã‚¤ã‚¯ãƒ«ã§è©•ä¾¡ãƒ»ä¿®æ­£ã‚’ç¹°ã‚Šè¿”ã—ã€æ¡ä»¶ã‚’æ—©æœŸã«Fixã—ãŸã€‚  
*The method adopted was **SCF (Short Cycle Feedback)**. Based on ramp-up manuals of each unit process, short-cycle evaluation and adjustments were repeated to quickly fix the process conditions.*  

1. KDå·¥å ´ã‚ˆã‚Š **ãƒ•ãƒ­ãƒƒãƒ”ãƒ¼2æšåˆ†ã®æ¡ä»¶ãƒ‡ãƒ¼ã‚¿** ã‚’å—é ˜  
   *Received two floppy disks of process data from KD fab*  
2. å„è¦ç´ æŠ€è¡“ï¼ˆæ‹¡æ•£ãƒ»CVDãƒ»PVDãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°ãªã©ï¼‰ã¸å±•é–‹  
   *Deployed to each unit process (diffusion, CVD, PVD, etching, etc.)*  
3. é›»å­æµå‹•ç¥¨ã«æ¡ä»¶åæ˜   
   *Reflected conditions into the electronic traveler*  
4. **å½¢å¼ãƒ­ãƒƒãƒˆ10æŠ•å…¥**ï¼ˆå½¢çŠ¶ç¢ºèªãƒ»æ¡ä»¶æœ€é©åŒ–ã€ã†ã¡æ•°ãƒ­ãƒƒãƒˆã¯ãƒãƒ¼ã‚¸ãƒ³æ¡ä»¶ã‚’çµ„è¾¼ã¿ï¼‰  
   ***10 lots introduced** (for pattern check and process optimization, some with margin conditions)*  
5. SCFã«ã‚ˆã‚Šæ¡ä»¶ä¿®æ­£ãƒ»æœ€é©åŒ–  
   *Optimized by SCF cycles*  
6. æœ€çµ‚æ¡ä»¶ã‚’é›»å­æµå‹•ç¥¨ã«åæ˜   
   *Final conditions reflected in the electronic traveler*  
7. **æœ¬ç•ªãƒ­ãƒƒãƒˆ3æŠ•å…¥ï¼ˆé•·æœŸä¿¡é ¼æ€§ç”¨ï¼‰ï¼‹ ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆåŒæ™‚æŠ•å…¥**  
   ***3 production lots (long-term reliability) + margin lots in parallel***  
8. **ãƒãƒ¼ãƒ³ã‚¤ãƒ³è©•ä¾¡3ãƒ­ãƒƒãƒˆæŠ•å…¥**  
   ***3 burn-in lots introduced***  
9. ä¿¡é ¼æ€§ç¢ºèªå¾Œã€é‡ç”£ç§»è¡Œ  
   *Transitioned to mass production after reliability confirmation*  

> **æ³¨è¨˜**  
> ç§»ç®¡é–‹ç™ºã§ã¯è¨­è¨ˆå¤‰æ›´ã¯è¡Œã‚ãšã€æœ¬ç•ªãƒ­ãƒƒãƒˆã¨ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆã‚’ä¸¦è¡ŒæŠ•å…¥ã—ãŸã€‚  
> æœ¬ç•ªãƒ­ãƒƒãƒˆã¯ä¿¡é ¼æ€§ãƒ»æ­©ç•™ã¾ã‚Šç¢ºèªã€ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆã¯ **è¨­è¨ˆãƒãƒ¼ã‚¸ãƒ³ï¼ãƒ—ãƒ­ã‚»ã‚¹ã‚¦ã‚¤ãƒ³ãƒ‰ã‚¦** ã®å†ç¾æ€§ç¢ºèªã‚’ç›®çš„ã¨ã—ãŸã€‚  
> ã—ãŸãŒã£ã¦ã€ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆã®çµæœã‚’å¾…ã£ã¦ã‹ã‚‰æœ¬ç•ªæŠ•å…¥ã™ã‚‹å¿…è¦ã¯ãªã‹ã£ãŸã€‚  
> *In technology transfer, no design changes were made, and production lots and margin lots were introduced in parallel.  
> Production lots were for reliability/yield confirmation, while margin lots were for confirming the reproducibility of the **design margin = process window**.  
> Therefore, production lots did not need to wait for the margin lot results.*  
>
> **ãƒãƒ¼ã‚¸ãƒ³ï¼ãƒ—ãƒ­ã‚»ã‚¹ã‚¦ã‚¤ãƒ³ãƒ‰ã‚¦ï¼ˆä»£è¡¨æ¡ä»¶ï¼‰**  
> - NMOS Vth High / Low / Typ  
> - PMOS Vth High / Low / Typ  
> - ã‚²ãƒ¼ãƒˆé•·ï¼ˆLgateï¼‰ä¸‹é™ / ä¸Šé™  
> â†’ åˆè¨ˆ7ã€œ8æ¡ä»¶ã‚’æµå‹•ã—ã€Typæ¡ä»¶ã¨æ¯”è¼ƒã—ã¦æ­©ç•™ã¾ã‚Šãƒ»å‹•ä½œãŒè¨­è¨ˆç¯„å›²å†…ã«ã‚ã‚‹ã“ã¨ã‚’ç¢ºèªã—ãŸã€‚  
> *Margin = Process Window (examples):  
> - NMOS Vth High / Low / Typ  
> - PMOS Vth High / Low / Typ  
> - Gate length (Lgate) min / max  
> â†’ A total of 7â€“8 conditions were run, confirming that yield and operation stayed within the design window compared to Typ conditions.*  

---

## ğŸ“Š ãƒ•ã‚§ãƒ¼ã‚ºåˆ¥ã®è§£æã¨æ”¹å–„ | Phase-by-Phase Analysis & Improvements

| ãƒ•ã‚§ãƒ¼ã‚º / Phase | æ—¥æœ¬èª | *English* |
|-----------------|--------|-----------|
| ğŸ”¹ å½¢å¼ãƒ­ãƒƒãƒˆæŠ•å…¥ | **10ãƒ­ãƒƒãƒˆæŠ•å…¥ï¼ˆå†…æ•°ãƒ­ãƒƒãƒˆã¯ãƒãƒ¼ã‚¸ãƒ³æ¡ä»¶ï¼‰** â€“ SCFã§æ¡ä»¶æœ€é©åŒ– | *10 lots (incl. margin conditions) â€“ Process optimization by SCF* |
| ğŸ”¹ æœ¬ç•ªï¼‹ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆæŠ•å…¥ | **3ãƒ­ãƒƒãƒˆæœ¬ç•ªï¼ˆé•·æœŸä¿¡é ¼æ€§ç”¨ï¼‰ï¼‹ ãƒãƒ¼ã‚¸ãƒ³ãƒ­ãƒƒãƒˆä¸¦è¡ŒæŠ•å…¥** | *3 lots for long-term reliability + margin lots in parallel* |
| ğŸ”¹ ãƒãƒ¼ãƒ³ã‚¤ãƒ³è©•ä¾¡ | **3ãƒ­ãƒƒãƒˆæŠ•å…¥ï¼ˆBurn-inè©¦é¨“ç”¨ï¼‰** | *3 lots for burn-in test* |
| ğŸ“‰ åˆå›æ­©ç•™ã¾ã‚Š | ç´„ **65%**ã€ä¸»ä¸è‰¯ã¯ **ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯** | *Initial yield ~65%, main defect was Pause Refresh failure* |
| ğŸ” ä¸è‰¯è§£æ | **Pause Refreshæ¡ä»¶ã§ã®ãƒ“ãƒƒãƒˆã‚¨ãƒ©ãƒ¼åŸå› èª¿æŸ»** | *Investigation of bit errors under Pause Refresh conditions* |
| âš¡ å®¹é‡ç¢ºèª | **ã‚»ãƒ«å®¹é‡ã¯æ­£å¸¸ â†’ SNã‚³ãƒ³ã‚¿ã‚¯ãƒˆã€œN+/P-Wellãƒªãƒ¼ã‚¯ç–‘ã„** | *Cell capacitance normal â†’ suspected leakage between SN contact and N+/P-Well* |
| ğŸ§ SEMè¦³å¯Ÿ | æ§‹é€ æ¬ é™¥ãªã—ï¼ˆTHBé ˜åŸŸå«ã‚€ï¼‰ | *No structural defects found (incl. THB area)* |
| ğŸ“Œ åŸå› ç‰¹å®š | **WSA-ETãƒ‰ãƒ©ã‚¤ã‚¨ãƒƒãƒå¾Œãƒ»LDDè¤‡æ•°å›ãƒ¬ã‚¸ã‚¹ãƒˆå‰¥é›¢ã‚¢ãƒƒã‚·ãƒ³ã‚°ã«ã‚ˆã‚‹ãƒ—ãƒ©ã‚ºãƒãƒ€ãƒ¡ãƒ¼ã‚¸** | *Plasma damage from resist ashing after WSA-ET dry etch and multiple LDD steps* |
| ğŸ› ï¸ æ”¹å–„å‡¦ç½® | ãƒ¬ã‚¸ã‚¹ãƒˆå‰¥é›¢ã‚’ **ã‚¦ã‚§ãƒƒãƒˆå‡¦ç†ä¸»ä½“ã¸å¤‰æ›´**ï¼ˆã‚¢ãƒƒã‚·ãƒ³ã‚°æœ€å°åŒ–ï¼‰ | *Changed resist strip to wet process (minimized ashing)* |
| âœ… çµæœ | æ­©ç•™ã¾ã‚Š **65% â†’ 80%**ã€ä¿¡é ¼æ€§è©¦é¨“ã‚¯ãƒªã‚¢ | *Yield improved 65% â†’ 80%, passed reliability tests* |

---

## ğŸ”„ æ”¹å–„ãƒ—ãƒ­ã‚»ã‚¹å› æœé–¢ä¿‚ | Improvement Process Flow

```mermaid
flowchart TB
    A[Pause Refresh Failures] --> B[Capacitance OK â†’ Leakage suspected]
    B --> C[SEM: No structural defects]
    C --> D[å·¥ç¨‹è§£æ / Process Analysis]
    D --> E[WSA-ETå¾Œã‚¢ãƒƒã‚·ãƒ³ã‚°]
    D --> F["LDD N / P / Cell ãƒ¬ã‚¸ã‚¹ãƒˆå‰¥é›¢ã‚¢ãƒƒã‚·ãƒ³ã‚°"]
    E --> G[Plasma Damage Accumulation]
    F --> G
    G --> H[æ”¹å–„: ã‚¦ã‚§ãƒƒãƒˆå‡¦ç†ä¸»ä½“ã«å¤‰æ›´]
    H --> I[Yield 65% â†’ 80% æ”¹å–„]
```

---

## ğŸ§ª ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ã¨ã¯ | What is Pause Refresh Failure?

DRAMã‚»ãƒ«ã®é›»è·ä¿æŒæ€§ã‚’æ¤œè¨¼ã™ã‚‹ãŸã‚ã€ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ã‚’ä¸€æ™‚åœæ­¢å¾Œã«èª­ã¿å‡ºã—ã‚’è¡Œã†è©¦é¨“ã§ç™ºç”Ÿã™ã‚‹ä¸è‰¯ã€‚  
*A DRAM failure mode detected by halting refresh temporarily and reading the cell to assess charge retention.*

ğŸ“ è©³ç´°ã¯ **[Binåˆ†é¡è³‡æ–™ï¼ˆBin5ï¼‰](dram_wafer_test_binclass_0.25um.md#bin5)** ã‚’å‚ç…§ã€‚  
See **[Bin Classification Data (Bin5)](dram_wafer_test_binclass_0.25um.md#bin5)** for details.

---

### ğŸ” è£œè¶³è§£èª¬ | Supplementary Notes

#### 1. æ„å‘³ã¨ä½ç½®ã¥ã‘ | Meaning and Context
- **å®šç¾©**: DRAM ã®ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å‹•ä½œã‚’æ„å›³çš„ã«åœæ­¢ã—ã€ä¸€å®šæ™‚é–“çµŒéå¾Œã«ã‚»ãƒ«ã‚’èª­ã¿å‡ºã™è©¦é¨“ã§è¦³æ¸¬ã•ã‚Œã‚‹ä¸è‰¯ã€‚  
  *Definition: A failure observed when DRAM refresh is intentionally paused, then the cells are read after a retention interval.*  
- **ç›®çš„**: ã‚»ãƒ«ã®é›»è·ä¿æŒæ€§ï¼ˆãƒªãƒ¼ã‚¯é›»æµã®å¤§å°ï¼‰ã‚’åˆ¤å®šã—ã€**é•·æœŸãƒ‡ãƒ¼ã‚¿ä¿æŒèƒ½åŠ›**ã‚’è©•ä¾¡ã™ã‚‹ã€‚  
  *Purpose: To determine charge retention capability (leakage current magnitude) and evaluate long-term data holding ability.*

#### 2. ç‰©ç†çš„èƒŒæ™¯ | Physical Background

- DRAM ã‚»ãƒ«ã¯ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã«è“„ç©ã—ãŸé›»è·ã‚’ä¿æŒã™ã‚‹ãŒã€ãƒªãƒ¼ã‚¯é›»æµï¼ˆ\(I_{leak}\)ï¼‰ã«ã‚ˆã‚Šå¾ã€…ã«æ”¾é›»ã—ã¦ã„ãã€‚  
- ãƒªãƒ¼ã‚¯ã®ä¸»ãªç™ºç”Ÿè¦å› ã¯ä»¥ä¸‹ã®é€šã‚Šï¼š

1. **ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ / ã‚»ãƒ«ãƒ—ãƒ¬ãƒ¼ãƒˆé–“ ONO ãƒªãƒ¼ã‚¯**  
   *ONO (Oxide-Nitride-Oxide) dielectric leakage between the storage node and the cell plate*  
   - ã‚­ãƒ£ãƒ‘ã‚·ã‚¿çµ¶ç¸è†œï¼ˆONO ç©å±¤è†œï¼‰ã®ãƒˆãƒ³ãƒãƒ«é›»æµã‚„æ¬ é™¥ç”±æ¥ãƒªãƒ¼ã‚¯ã€‚  
   - ã‚»ãƒ«ä¿æŒç‰¹æ€§ã‚’ç›´æ¥å·¦å³ã™ã‚‹ä¸»è¦å› ã€‚  

2. **æ‹¡æ•£å±¤ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯**  
   *Reverse-biased junction leakage from the access transistor diffusion region*  
   - ã‚½ãƒ¼ã‚¹/ãƒ‰ãƒ¬ã‚¤ãƒ³æ‹¡æ•£å±¤ã¨åŸºæ¿ã® pn æ¥åˆã«ç”Ÿã˜ã‚‹é€†æ–¹å‘ãƒªãƒ¼ã‚¯é›»æµã€‚  
   - æ¸©åº¦ä¾å­˜æ€§ãŒå¼·ãã€ã‚»ãƒ«ä¿æŒæ™‚é–“ã®ã°ã‚‰ã¤ãè¦å› ã¨ãªã‚‹ã€‚  

3. **æ¬ é™¥ãƒªãƒ¼ã‚¯**  
   *Defect-induced leakage (process or material defects)*  
   - çµæ™¶æ¬ é™¥ã€ã‚³ãƒ³ã‚¿ã‚¯ãƒˆä¸è‰¯ã€å¾®å°ã‚·ãƒ§ãƒ¼ãƒˆãªã©ã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯ã€‚  
   - ãƒ©ãƒ³ãƒ€ãƒ åˆ†å¸ƒã™ã‚‹ãŸã‚ã€ã‚¦ã‚¨ãƒãƒãƒƒãƒ—ä¸Šã§ã¯ç‚¹åœ¨ä¸è‰¯ã¨ã—ã¦ç¾ã‚Œã‚‹ã€‚  

*DRAM cells retain charge in a capacitor but gradually lose it due to leakage currents.  
Main sources include ONO dielectric leakage between storage node and cell plate, reverse-biased junction leakage, and defect-induced leakage.*
*DRAM cells retain charge in a capacitor but gradually lose it due to leakage currents. Major contributors: oxide tunneling, junction leakage, and defect-related leakages.*

#### 3. è¨ˆæ¸¬ã®é›£ã—ã• | Measurement Difficulty
- ã‚»ãƒ«å˜ä½ãƒªãƒ¼ã‚¯ã¯ **~1 fA (10â»Â¹âµ A)** ç¨‹åº¦ï¼ˆå®¤æ¸©æ¡ä»¶ï¼‰ã€‚  
- åŠå°ä½“ãƒ‘ãƒ©ãƒ¡ãƒˆãƒªãƒƒã‚¯ãƒ†ã‚¹ã‚¿ï¼ˆé€šå¸¸ã®ãƒ—ãƒ­ãƒ¼ãƒç’°å¢ƒï¼‰ã§ã¯ãƒã‚¤ã‚ºãƒ•ãƒ­ã‚¢ãŒé«˜ã™ãã¦æ¸¬å®šä¸èƒ½ã€‚  
- å®Ÿéš›ã«ã¯ã€Œæš—å®¤ãƒ»é®è”½ãƒ»ä½ãƒã‚¤ã‚ºè¨ˆæ¸¬ç’°å¢ƒã€ãŒå¿…è¦ â†’ **å¤§æ‰‹ DRAM ãƒ¡ãƒ¼ã‚«ãƒ¼ã®ã¿ãŒä¿æœ‰ã™ã‚‹ç‰¹æ®Šç’°å¢ƒ**ã€‚  

*Leakage per cell is ~1 fA at RT, below the detection limit of standard parametric testers. Measurements require ultra-low-noise environments (dark room, shielded, specialized setups), available only at leading DRAM manufacturers.*

#### 4. ä¸è‰¯åˆ†é¡ä¸Šã®ä½ç½® | Relation to Bin Classification
- ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ã¯ **Bin5** ã«åˆ†é¡ã•ã‚Œã‚‹ã“ã¨ãŒå¤šã„ã€‚  
- ã“ã®ä¸è‰¯ã¯ã€Œãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å‘¨æœŸå»¶é•·è€æ€§ã€ã‚„ã€Œã‚»ãƒ«å‡ä¸€æ€§è©•ä¾¡ã€ã«ç›´çµã€‚  
- é‡ç”£ãƒ†ã‚¹ãƒˆã§ã¯ **ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åœæ­¢ â†’ èª­ã¿å‡ºã—è©¦é¨“ â†’ ä¸è‰¯æ¤œå‡º â†’ Binåˆ†ã‘** ã¨ã„ã†æµã‚Œã«ãªã‚‹ã€‚  

*Pause refresh failures often fall under Bin5 classification, relating directly to refresh-cycle tolerance and cell uniformity evaluation. Mass testing typically involves pausing refresh, reading, detecting failures, and binning accordingly.*

#### 2.5 ã‚»ãƒ«ä¿æŒæ™‚é–“ã®å¼ | Retention Time Equation

ã‚»ãƒ«ã®ä¿æŒæ™‚é–“ Ï„ ã¯ä»¥ä¸‹ã§è¿‘ä¼¼ã•ã‚Œã‚‹ï¼š

$$
\tau = \frac{C_{cell} \cdot V_{cell}}{I_{leak}}
$$

- \(C_{cell}\)ï¼šã‚»ãƒ«ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å®¹é‡  
- \(V_{cell}\)ï¼šã‚»ãƒ«ã«ä¿æŒã•ã‚Œã‚‹é›»åœ§  
- \(I_{leak}\)ï¼šãƒªãƒ¼ã‚¯é›»æµï¼ˆONOãƒªãƒ¼ã‚¯ãƒ»ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ãƒ»æ¬ é™¥ãƒªãƒ¼ã‚¯ã®ç·å’Œï¼‰

ã“ã®å¼ã‹ã‚‰ã€ãƒªãƒ¼ã‚¯é›»æµãŒã‚ãšã‹ 1 fA ãƒ¬ãƒ™ãƒ«ã§ã‚‚ä¿æŒæ™‚é–“ã«ç›´çµã™ã‚‹ã“ã¨ãŒåˆ†ã‹ã‚‹ã€‚

---

## ğŸ—ºï¸ ä¸è‰¯ãƒãƒƒãƒ—ã®ç‰¹å¾´ | Failure Map Characteristics

### åˆ†å¸ƒå‚¾å‘ | Distribution Trend
- **ãƒ“ãƒƒãƒˆå˜ä½ã®ç‚¹åœ¨ä¸è‰¯**ã¨ã—ã¦ã€ã‚¦ã‚¨ãƒå…¨é¢ã«æ•£ç™ºçš„ã«ç¾ã‚Œã‚‹ã€‚  
- ã‚¯ãƒ©ã‚¹ã‚¿ãƒªãƒ³ã‚°ã¯å¼±ãã€**å…¨é¢ã«è–„ãåºƒãŒã‚‹ç‚¹æ•£å¸ƒ**ãŒå…¸å‹ã€‚  
- å‘¨è¾ºé›†ä¸­ã‚„ãƒ©ã‚¤ãƒ³æ¬ é™¥ã¨ã¯ç•°ãªã‚Šã€**ãƒ—ãƒ­ã‚»ã‚¹çµ±è¨ˆçš„ã°ã‚‰ã¤ãç”±æ¥**ã€‚  

*Appears as scattered bit-level failures across the wafer, weak clustering, not edge/center concentrated, reflecting statistical process variations.*

#### æ“¬ä¼¼ã‚¦ã‚¨ãƒãƒãƒƒãƒ— | Pseudo Wafer Map

**å‡¡ä¾‹ / Legend**  
- `.` = è‰¯å“ã‚»ãƒ«ï¼ˆPassï¼‰  
- `x` = ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ã‚»ãƒ«ï¼ˆFailureï¼‰  
    . . . x . . . . . . . . . x . . . . . .
    . . . . . . x . . . . . . . . . . . . .
    . . x . . . . . . . . x . . . . . . . .
    . . . . . . . x . . . . . . . . x . . .
    . . . x . . . . . . . . . . . . . . . .
    . . . . . . . x . . . . . . . . . . . .
    . . . . . x . . . . . . . . . x . . . .
    . . . . . . . . . x . . . . . . . . . .
    . . x . . . . . . . . . . . . . . . . .
    . . . . . . . x . . . . . x . . . . . .
    . . . . . . . . . . . . . . . . . x . .
    . . . . x . . . . . . . . . . . . . . .

> ğŸ“ å‚™è€ƒ / Notes\
> - **ã‚¦ã‚¨ãƒå…¨é¢ã«è–„ãç‚¹åœ¨**ã™ã‚‹å‚¾å‘ã‚’è¡¨ç¾ã€‚\
> *Shows lightly scattered dots across the wafer.*\
> - ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åœæ­¢æ™‚é–“ã‚’å»¶ã°ã™ã¨ `x` ã®å¯†åº¦ãŒå¢—åŠ ã€‚\
> *Longer pause â†’ higher defect density.*

---

## ğŸ“‚ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ | Process Flow

- ğŸ“„ **[DRAM_Process_Flow_Full.md](./DRAM_Process_Flow_Full.md)** â€“ 0.25Î¼m 64M DRAMï¼ˆç¬¬3ä¸–ä»£ï¼‰ã®**ãƒ•ãƒ«ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ—¥æœ¬èªç‰ˆï¼‰**  
- ğŸ“„ **[DRAM_Process_Flow_Full_en.md](./DRAM_Process_Flow_Full_en.md)** â€“ **Full process flow** for 0.25 Î¼m 64M DRAM (English)

---

## ğŸ“ é–¢é€£è³‡æ–™ | Related Materials

- **[DRAMãƒ¡ãƒ¼ã‚«ãƒ¼æ¯”è¼ƒ (1998)](DRAM_Maker_Comparison_1998.md)**  
- **[DRAMã‚»ãƒ«æ§‹é€ æ¯”è¼ƒ](DRAM_Cell_Structure_Comparison.md)**  
- **[DRAMæŠ€è¡“å¹´è¡¨](DRAM_Cell_Technology_Chronology.md)**  
- **[0.25Î¼m Binåˆ†é¡](dram_wafer_test_binclass_0.25um.md)**  

---

## ğŸ“… æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–å¹´è¡¨ | Technical Archive Timeline

- [1997å¹´ï¼šã‚¨ãƒ—ã‚½ãƒ³é…’ç”°8ã‚¤ãƒ³ãƒãƒ©ã‚¤ãƒ³ç¨¼åƒ](../in1997/Epson_Sakata_8inch_Line.md)  
- **1998å¹´ï¼š0.25Î¼m DRAMç«‹ã¡ä¸Šã’ï¼ˆæœ¬ãƒšãƒ¼ã‚¸ï¼‰**  
- [2001å¹´ï¼šVSRAMèª²é¡Œå¯¾ç­–](../in2001/VSRAM_2001.md)  

---

ğŸ“˜ **æœ¬è¨˜éŒ²ã¯æ•™è‚²ãƒ»ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ç›®çš„ã§å†æ§‹æˆã•ã‚ŒãŸã‚‚ã®ã§ã‚ã‚Šã€ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚**  
