# Reading D:/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do binarytobcd_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/altera/binarytobcd {D:/altera/binarytobcd/binarytobcd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module binarytobcd
# 
# Top level modules:
# 	binarytobcd
# 
# vlog -vlog01compat -work work +incdir+D:/altera/binarytobcd {D:/altera/binarytobcd/binarytobcd_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module binarytobcd_tb
# 
# Top level modules:
# 	binarytobcd_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  binarytobcd_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps binarytobcd_tb 
# Loading work.binarytobcd_tb
# Loading work.binarytobcd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Input:   0, Output:  0 0 0
# Input:   2, Output:  0 0 0
# Input:   4, Output:  0 0 0
# Input:   6, Output:  0 0 0
# Input:   8, Output:  0 0 0
# Input:  10, Output:  0 0 0
# Input:  12, Output:  0 0 0
# Input:  14, Output:  0 0 0
# ** Note: $finish    : D:/altera/binarytobcd/binarytobcd_tb.v(46)
#    Time: 85 ps  Iteration: 0  Instance: /binarytobcd_tb
# 1
# Break in Module binarytobcd_tb at D:/altera/binarytobcd/binarytobcd_tb.v line 46
# Simulation Breakpoint: 1
# Break in Module binarytobcd_tb at D:/altera/binarytobcd/binarytobcd_tb.v line 46
# MACRO ./binarytobcd_run_msim_rtl_verilog.do PAUSED at line 17
# WARNING: No extended dataflow license exists
