# Five-stage-pipeline-CPU
Five-stage pipeline CPU written in Verilog

The original version was based on lab 4 of the Computer Organization course in Chongqing University.

Divide the original CPU running cycle into five parts:
