{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503723241157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503723241172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 26 14:53:53 2017 " "Processing started: Sat Aug 26 14:53:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503723241172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503723241172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB304 -c LAB304 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB304 -c LAB304" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503723241172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503723242672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" LAB304.vhd(42) " "VHDL syntax error at LAB304.vhd(42) near text \"PROCESS\";  expecting \"if\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement LAB304.vhd(52) " "VHDL syntax error at LAB304.vhd(52) near text \"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" LAB304.vhd(53) " "VHDL syntax error at LAB304.vhd(53) near text \":\";  expecting \")\", or \",\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" LAB304.vhd(60) " "VHDL syntax error at LAB304.vhd(60) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" LAB304.vhd(64) " "VHDL syntax error at LAB304.vhd(64) near text \"PROCESS\";  expecting \"if\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement LAB304.vhd(73) " "VHDL syntax error at LAB304.vhd(73) near text \"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" LAB304.vhd(74) " "VHDL syntax error at LAB304.vhd(74) near text \":\";  expecting \")\", or \",\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" LAB304.vhd(81) " "VHDL syntax error at LAB304.vhd(81) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" LAB304.vhd(85) " "VHDL syntax error at LAB304.vhd(85) near text \"PROCESS\";  expecting \"if\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement LAB304.vhd(93) " "VHDL syntax error at LAB304.vhd(93) near text \"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" LAB304.vhd(94) " "VHDL syntax error at LAB304.vhd(94) near text \":\";  expecting \")\", or \",\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" LAB304.vhd(101) " "VHDL syntax error at LAB304.vhd(101) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" LAB304.vhd(105) " "VHDL syntax error at LAB304.vhd(105) near text \"PROCESS\";  expecting \"if\"" {  } { { "LAB304.vhd" "" { Text "Z:/COMP3222LAB304/LAB304.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab304.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab304.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503723243469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503723243782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 26 14:54:03 2017 " "Processing ended: Sat Aug 26 14:54:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503723243782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503723243782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503723243782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503723243782 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 0 s " "Quartus II Full Compilation was unsuccessful. 15 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503723244438 ""}
