#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 23 06:33:11 2016
# Process ID: 11860
# Log file: D:/verilog/lab5/lab5_3/vivado.log
# Journal file: D:/verilog/lab5/lab5_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/lab5/lab5_3/lab5_3.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/verilog/lab5/lab5_3/lab5_3.srcs/sim_1/new/ROM_data.txt w ]
add_files -fileset sim_1 D:/verilog/lab5/lab5_3/lab5_3.srcs/sim_1/new/ROM_data.txt
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/verilog/lab5/lab5_3/lab5_3.srcs/sim_1/new/ROM_data2.txt w ]
add_files -fileset sim_1 D:/verilog/lab5/lab5_3/lab5_3.srcs/sim_1/new/ROM_data2.txt
remove_files D:/verilog/lab5/lab5_3/lab5_3.srcs/sources_1/new/ROM_data.txt
file delete -force D:/verilog/lab5/lab5_3/lab5_3.srcs/sources_1/new/ROM_data.txt
close_sim
launch_simulation
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
close_sim
launch_simulation
source main_tb.tcl
close_sim
close_project
open_project D:/verilog/lab5/lab5_2/lab5_2.xpr
launch_simulation
source main_tb.tcl
close_sim
close_project
open_project D:/verilog/lab5/lab5_4/lab5_4.xpr
launch_simulation
source main_tb.tcl
close_sim
