# Examples {#mainpage}

This chapter describes the examples that demonstrate how to use **Arm Virtual Hardware (AVH)** in various scenarios. Detailed descriptions can be found from the references provided in the table below:

Example                 | Description     | Repository
:-----------------------|:----------------|:----------------
AVH-Hello | Hello world example for AVH FVPs with support of GitHub Actions for build and run | [github.com/Arm-Examples/AVH-Hello](https://github.com/Arm-Examples/AVH-Hello)
AVH_CI_Template         | Simple example with unit tests that shows the CI setup with AVH FVPs using GitHub Actions | [github.com/Arm-Examples/AVH_CI_Template](https://github.com/Arm-Examples/AVH_CI_Template) 
AVH-VSI Examples        | Simple examples that demonstrate use of Virtual Streaming Interface (VSI) in different use cases| [github.com/Arm-Examples/AVH-VSI](https://github.com/Arm-Examples/AVH-VSI)
AVH-MLOps               | A set of tools and software components and examples showcasing MLOps systems with AVH FVPs | [github.com/ARM-software/AVH-MLOps](https://github.com/ARM-software/AVH-MLOps)
SDS Buffer              | This project shows how to use Synchronous Data Stream Recorder Buffer (Non-Blocking Read/Write to circular buffer) | [github.com/ARM-software/SDS-Framework](https://github.com/ARM-software/SDS-Framework/tree/main/examples/sds_buffer)
CMSIS-Core Validation  | Test suite for validating CMSIS-Core implementations on Cortex-M cores using different toolchains and AVH FVPs | [CMSIS_6/CMSIS/CoreValidation](https://github.com/ARM-software/CMSIS_6/tree/main/CMSIS/CoreValidation)
CMSIS-RTOS2 Validation  | Test suite for validating CMSIS-RTOS2 implementations on Cortex-M cores using different toolchains and AVH FVPs | [github.com/Arm-Software/CMSIS-RTOS2_Validation](https://github.com/Arm-Software/CMSIS-RTOS2_Validation)


Section \ref examples_beta provides examples that demonstrate use of AVH FVPs in experimental environments or are not actively maintained.
