INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vic56/fpga_synth/fpga_synth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
