###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Fri Oct 10 16:27:01 2025
#  Design:            top_lvl
#  Command:           report_timing -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] setup.gba.rpt]
###############################################################
Path 1: MET (0.040 ns) Setup Check with Pin u_ctrl_r_ptr_reg[4]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[4]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.191
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.830
       Launch Clock:=   -0.027
          Data Path:+    0.817
              Slack:=    0.040
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/Q   -      CK->Q  R     SDFFX4          6  0.082   0.331    0.304  
  cts_FE_RC_32_0/Y        -      B->Y   F     NAND3X1         2  0.073   0.108    0.412  
  cts_FE_OFC99_n_859/Y    -      A->Y   R     CLKINVX2        2  0.093   0.074    0.486  
  cts_FE_RC_61_0/Y        -      B->Y   R     CLKAND2X2       1  0.056   0.083    0.569  
  cts_FE_RC_60_0/Y        -      A->Y   F     NAND2X1         2  0.025   0.079    0.648  
  cts_FE_RC_53_0/Y        -      C->Y   R     NAND3X2         1  0.079   0.064    0.712  
  cts_FE_RC_23_0/Y        -      C0->Y  F     OAI211X2        1  0.062   0.078    0.790  
  u_ctrl_r_ptr_reg[4]/SI  -      SI     F     SDFFX4          1  0.066   0.000    0.790  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 2: MET (0.045 ns) Setup Check with Pin u_ctrl_w_ptr_reg[6]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_w_ptr_reg[6]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.342 (P)
            Arrival:=    1.320        0.008

              Setup:-    0.127
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.945
       Launch Clock:=    0.008
          Data Path:+    0.893
              Slack:=    0.045
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g13699__2346/Y          -      B->Y   F     NAND2X1         1  0.067   0.070    0.413  
  cts_FE_OFC98_n_41/Y     -      A->Y   F     BUFX8           6  0.053   0.173    0.586  
  prects_FE_RC_2_0/Y      -      C->Y   R     NOR3X4          1  0.077   0.130    0.716  
  prects_FE_RC_11_0/Y     -      A1->Y  F     OAI211X2        1  0.134   0.095    0.811  
  g13566__2346/Y          -      B->Y   R     NAND2X1         1  0.098   0.089    0.900  
  u_ctrl_w_ptr_reg[6]/SI  -      SI     R     SDFFX4          1  0.068   0.000    0.900  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.071    1.320  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 3: MET (0.046 ns) Setup Check with Pin u_ctrl_r_ptr_reg[6]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[6]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.299 (P)    0.342 (P)
            Arrival:=    1.265        0.008

              Setup:-    0.195
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.823
       Launch Clock:=    0.008
          Data Path:+    0.769
              Slack:=    0.046
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y              -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q              -      CK->Q  F     DFFX4           5  0.132   0.325    0.333  
  prects_FE_DBTC16_u_ctrl_state_1/Y  -      A->Y   R     INVX4           1  0.046   0.045    0.378  
  g9453__5122/Y                      -      B->Y   F     NAND2X4         4  0.032   0.101    0.479  
  cts_FE_OFC95_u_ctrl_n_2837/Y       -      A->Y   R     INVX8           4  0.106   0.072    0.552  
  cts_FE_RC_40_0/Y                   -      C->Y   F     NAND3X2         1  0.049   0.077    0.629  
  g13601__1666/Y                     -      B->Y   R     NAND2X4         3  0.072   0.074    0.703  
  prects_FE_RC_17_0/Y                -      A1->Y  F     OAI211X2        1  0.072   0.074    0.777  
  u_ctrl_r_ptr_reg[6]/SI             -      SI     F     SDFFX1          1  0.087   0.000    0.777  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.265  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000    1.265  
#-------------------------------------------------------------------------------------
Path 4: MET (0.049 ns) Setup Check with Pin u_ctrl_w_ptr_reg[8]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[8]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.342 (P)
            Arrival:=    1.320        0.008

              Setup:-    0.189
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.884
       Launch Clock:=    0.008
          Data Path:+    0.828
              Slack:=    0.049
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.118    0.549  
  cts_FE_OFC106_n_811/Y   -      A->Y   F     CLKINVX2        1  0.098   0.057    0.607  
  g13812/Y                -      B->Y   R     NOR2X2          1  0.041   0.055    0.661  
  prects_FE_RC_23_0/Y     -      A1->Y  F     AOI21X1         1  0.051   0.070    0.731  
  g13933/Y                -      A->Y   R     INVX2           1  0.055   0.044    0.776  
  g13932/Y                -      A1->Y  F     OAI211X1        1  0.031   0.060    0.835  
  u_ctrl_w_ptr_reg[8]/SI  -      SI     F     SDFFX1          1  0.072   0.000    0.835  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 5: MET (0.059 ns) Setup Check with Pin u_ctrl_r_ptr_reg[5]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[5]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.189
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.831
       Launch Clock:=   -0.027
          Data Path:+    0.799
              Slack:=    0.059
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/Q   -      CK->Q  R     SDFFX4          6  0.082   0.331    0.304  
  cts_FE_RC_32_0/Y        -      B->Y   F     NAND3X1         2  0.073   0.108    0.412  
  cts_FE_OFC99_n_859/Y    -      A->Y   R     CLKINVX2        2  0.093   0.074    0.486  
  cts_FE_RC_61_0/Y        -      B->Y   R     CLKAND2X2       1  0.056   0.083    0.569  
  cts_FE_RC_60_0/Y        -      A->Y   F     NAND2X1         2  0.025   0.079    0.648  
  cts_FE_OFC88_n_861/Y    -      A->Y   R     CLKINVX2        1  0.079   0.058    0.706  
  g58/Y                   -      A1->Y  F     OAI211X2        1  0.043   0.066    0.772  
  u_ctrl_r_ptr_reg[5]/SI  -      SI     F     SDFFX4          1  0.060   0.000    0.772  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 6: MET (0.060 ns) Setup Check with Pin u_ctrl_w_ptr_reg[4]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[4]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.342 (P)
            Arrival:=    1.303        0.008

              Setup:-    0.160
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.896
       Launch Clock:=    0.008
          Data Path:+    0.828
              Slack:=    0.060
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.118    0.550  
  g15/Y                   -      B->Y   R     CLKAND2X2       1  0.098   0.117    0.666  
  g13607__5107/Y          -      A->Y   F     NAND2X4         2  0.049   0.059    0.725  
  cts_FE_RC_15_0/Y        -      B->Y   R     NAND3X2         1  0.046   0.059    0.784  
  cts_FE_RC_44_0/Y        -      B->Y   F     NAND2X2         1  0.081   0.052    0.836  
  u_ctrl_w_ptr_reg[4]/SI  -      SI     F     SDFFX4          1  0.037   0.000    0.836  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 7: MET (0.061 ns) Setup Check with Pin u_ctrl_w_ptr_reg[5]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[5]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.342 (P)
            Arrival:=    1.320        0.008

              Setup:-    0.186
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.887
       Launch Clock:=    0.008
          Data Path:+    0.818
              Slack:=    0.061
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.118    0.550  
  g15/Y                   -      B->Y   R     CLKAND2X2       1  0.098   0.117    0.666  
  g13607__5107/Y          -      A->Y   F     NAND2X4         2  0.049   0.059    0.725  
  cts_FE_RC_12_0/Y        -      B->Y   R     NAND2X4         1  0.046   0.051    0.776  
  cts_FE_RC_59_0/Y        -      C->Y   F     NAND3X4         1  0.043   0.050    0.826  
  u_ctrl_w_ptr_reg[5]/SI  -      SI     F     SDFFX4          1  0.054   0.000    0.826  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 8: MET (0.062 ns) Setup Check with Pin u_ctrl_r_ptr_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_r_ptr_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.299 (P)    0.342 (P)
            Arrival:=    1.265        0.008

              Setup:-    0.057
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.961
       Launch Clock:=    0.008
          Data Path:+    0.891
              Slack:=    0.062
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                     -      clk     R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y    R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y    R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/QN  -      CK->QN  R     DFFX4           1  0.132   0.392    0.399  
  cts_FE_RC_38_0/Y        -      B->Y    F     NAND2X4         3  0.051   0.079    0.478  
  prects_FE_RC_4_0/Y      -      A->Y    R     INVX4           1  0.069   0.046    0.524  
  cts_FE_RC_16_0/Y        -      C->Y    F     NAND3X2         1  0.032   0.068    0.592  
  cts_FE_OFC86_n_93/Y     -      A->Y    R     CLKINVX4        4  0.068   0.077    0.669  
  g13614__3680/Y          -      B->Y    F     NAND2X1         1  0.062   0.063    0.733  
  cts_FE_OFC84_n_105/Y    -      A->Y    R     CLKINVX2        1  0.048   0.062    0.795  
  cts_FE_RC_51_0/Y        -      A1->Y   F     OAI21X2         1  0.048   0.048    0.843  
  cts_FE_RC_47_0/Y        -      C->Y    R     NAND3X1         1  0.071   0.056    0.898  
  u_ctrl_r_ptr_reg[8]/D   -      D       R     DFFRX4          1  0.040   0.000    0.898  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.157    1.265  
  u_ctrl_r_ptr_reg[8]/CK  -      CK    R     DFFRX4         12  0.082   0.000    1.265  
#-------------------------------------------------------------------------------------
Path 9: MET (0.063 ns) Setup Check with Pin u_ctrl_r_ptr_reg[2]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[2]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.342 (P)
            Arrival:=    1.266        0.008

              Setup:-    0.189
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.830
       Launch Clock:=    0.008
          Data Path:+    0.759
              Slack:=    0.063
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y              -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q              -      CK->Q  F     DFFX4           5  0.132   0.325    0.333  
  prects_FE_DBTC16_u_ctrl_state_1/Y  -      A->Y   R     INVX4           1  0.046   0.045    0.378  
  g9453__5122/Y                      -      B->Y   F     NAND2X4         4  0.032   0.100    0.479  
  g13676__5107/Y                     -      B->Y   R     NOR2X4          3  0.106   0.099    0.577  
  cts_FE_RC_57_0/Y                   -      B->Y   F     NAND2X2         1  0.083   0.054    0.631  
  cts_FE_OFC85_FE_RN_21_0/Y          -      A->Y   R     CLKINVX2        3  0.038   0.062    0.694  
  cts_FE_RC_39_0/Y                   -      A1->Y  F     OAI211X2        1  0.057   0.073    0.766  
  u_ctrl_r_ptr_reg[2]/SI             -      SI     F     SDFFX4          1  0.061   0.000    0.766  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 10: MET (0.066 ns) Setup Check with Pin u_ctrl_r_ptr_reg[7]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[7]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.342 (P)
            Arrival:=    1.266        0.008

              Setup:-    0.188
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.830
       Launch Clock:=    0.008
          Data Path:+    0.756
              Slack:=    0.066
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y              -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q              -      CK->Q  F     DFFX4           5  0.132   0.325    0.333  
  prects_FE_DBTC16_u_ctrl_state_1/Y  -      A->Y   R     INVX4           1  0.046   0.045    0.378  
  g9453__5122/Y                      -      B->Y   F     NAND2X4         4  0.032   0.101    0.479  
  cts_FE_OFC95_u_ctrl_n_2837/Y       -      A->Y   R     INVX8           4  0.106   0.072    0.552  
  cts_FE_RC_40_0/Y                   -      C->Y   F     NAND3X2         1  0.049   0.077    0.629  
  g13601__1666/Y                     -      B->Y   R     NAND2X4         3  0.072   0.074    0.703  
  cts_FE_RC_27_0/Y                   -      A1->Y  F     OAI21X1         1  0.072   0.061    0.764  
  u_ctrl_r_ptr_reg[7]/SI             -      SI     F     SDFFX4          1  0.058   0.000    0.764  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 11: MET (0.071 ns) Setup Check with Pin u_ctrl_w_ptr_reg[0]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[0]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.342 (P)
            Arrival:=    1.302        0.008

              Setup:-    0.184
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.871
       Launch Clock:=    0.008
          Data Path:+    0.792
              Slack:=    0.071
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.116    0.547  
  cts_FE_OFC105_n_811/Y   -      A->Y   F     CLKINVX1        1  0.098   0.084    0.631  
  g13675__2398/Y          -      A->Y   R     NAND2X2         3  0.060   0.084    0.715  
  g13619__8246/Y          -      A1->Y  F     OAI211X1        1  0.094   0.085    0.800  
  u_ctrl_w_ptr_reg[0]/SI  -      SI     F     SDFFX4          1  0.099   0.000    0.800  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 12: MET (0.072 ns) Setup Check with Pin u_ctrl_w_ptr_reg[3]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_w_ptr_reg[3]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.103
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.955
       Launch Clock:=    0.013
          Data Path:+    0.870
              Slack:=    0.072
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point               Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  clk                        -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y        -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y      -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[0]/Q      -      CK->Q  R     SDFFX4          7  0.142   0.340    0.353  
  cts_FE_RC_10_0/Y           -      A->Y   F     NAND2X1         1  0.069   0.071    0.424  
  cts_FE_OFC100_FE_RN_4_0/Y  -      A->Y   R     CLKINVX2        3  0.052   0.084    0.509  
  g40/Y                      -      B->Y   F     NAND2X4         2  0.080   0.064    0.573  
  prects_FE_DBTC21_n_853/Y   -      A->Y   R     INVX4           5  0.047   0.073    0.646  
  cts_FE_RC_7_0/Y            -      A->Y   R     AND2X1          1  0.066   0.122    0.768  
  cts_FE_RC_25_0/Y           -      A1->Y  F     AOI21X2         1  0.053   0.063    0.832  
  prects_FE_RC_6_0/Y         -      A->Y   R     NAND2X2         1  0.052   0.051    0.883  
  u_ctrl_w_ptr_reg[3]/SI     -      SI     R     SDFFX4          1  0.033   0.000    0.883  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 13: MET (0.075 ns) Setup Check with Pin u_ctrl_w_ptr_reg[2]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[2]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.342 (P)
            Arrival:=    1.303        0.008

              Setup:-    0.182
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.874
       Launch Clock:=    0.008
          Data Path:+    0.791
              Slack:=    0.075
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.116    0.547  
  cts_FE_OFC105_n_811/Y   -      A->Y   F     CLKINVX1        1  0.098   0.084    0.631  
  g13675__2398/Y          -      A->Y   R     NAND2X2         3  0.060   0.084    0.715  
  g13569__6417/Y          -      A1->Y  F     OAI211X1        1  0.094   0.083    0.798  
  u_ctrl_w_ptr_reg[2]/SI  -      SI     F     SDFFX4          1  0.093   0.000    0.798  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 14: MET (0.077 ns) Setup Check with Pin u_ctrl_w_ptr_reg[7]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[7]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.342 (P)
            Arrival:=    1.320        0.008

              Setup:-    0.189
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.884
       Launch Clock:=    0.008
          Data Path:+    0.800
              Slack:=    0.077
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.118    0.550  
  cts_FE_RC_52_0/Y        -      C->Y   F     NAND3X4         3  0.098   0.112    0.662  
  cts_FE_RC_26_0/Y        -      C->Y   R     NAND3X2         1  0.096   0.070    0.732  
  cts_FE_RC_64_0/Y        -      C->Y   F     NAND3X2         1  0.076   0.076    0.807  
  u_ctrl_w_ptr_reg[7]/SI  -      SI     F     SDFFX4          1  0.061   0.000    0.807  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 15: MET (0.079 ns) Setup Check with Pin u_ctrl_w_ptr_reg[1]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[1]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.342 (P)
            Arrival:=    1.302        0.008

              Setup:-    0.177
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.878
       Launch Clock:=    0.008
          Data Path:+    0.792
              Slack:=    0.079
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q   -      CK->Q  R     DFFX4           5  0.132   0.336    0.343  
  g17/Y                   -      B->Y   F     NAND2X2         1  0.067   0.088    0.431  
  cts_FE_OFC103_n_811/Y   -      A->Y   R     INVX8           7  0.074   0.116    0.547  
  cts_FE_OFC105_n_811/Y   -      A->Y   F     CLKINVX1        1  0.098   0.084    0.631  
  g13675__2398/Y          -      A->Y   R     NAND2X2         3  0.060   0.084    0.715  
  g13605__5477/Y          -      A1->Y  F     OAI211X1        1  0.094   0.085    0.800  
  u_ctrl_w_ptr_reg[1]/SI  -      SI     F     SDFFX4          1  0.079   0.000    0.800  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.302  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 16: MET (0.087 ns) Setup Check with Pin u_ctrl_r_ptr_reg[1]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[1]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.342 (P)
            Arrival:=    1.266        0.008

              Setup:-    0.178
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.841
       Launch Clock:=    0.008
          Data Path:+    0.746
              Slack:=    0.087
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y              -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q              -      CK->Q  F     DFFX4           5  0.132   0.325    0.333  
  prects_FE_DBTC16_u_ctrl_state_1/Y  -      A->Y   R     INVX4           1  0.046   0.045    0.378  
  g9453__5122/Y                      -      B->Y   F     NAND2X4         4  0.032   0.100    0.479  
  g13676__5107/Y                     -      B->Y   R     NOR2X4          3  0.106   0.099    0.577  
  cts_FE_RC_57_0/Y                   -      B->Y   F     NAND2X2         1  0.083   0.054    0.631  
  cts_FE_OFC85_FE_RN_21_0/Y          -      A->Y   R     CLKINVX2        3  0.038   0.062    0.694  
  cts_FE_RC_55_0/Y                   -      A0->Y  F     OAI21X1         1  0.057   0.060    0.754  
  u_ctrl_r_ptr_reg[1]/SI             -      SI     F     SDFFX4          1  0.036   0.000    0.754  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 17: MET (0.089 ns) Setup Check with Pin u_ctrl_r_ptr_reg[3]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[3]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.190
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.831
       Launch Clock:=   -0.027
          Data Path:+    0.768
              Slack:=    0.089
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  clk                     -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/Q   -      CK->Q  R     SDFFX4          6  0.082   0.331    0.304  
  cts_FE_RC_32_0/Y        -      B->Y   F     NAND3X1         2  0.073   0.108    0.412  
  g13622__1881/Y          -      A->Y   F     CLKXOR2X1       1  0.093   0.199    0.612  
  cts_FE_RC_29_0/Y        -      C->Y   R     NAND3X1         1  0.044   0.052    0.663  
  cts_FE_RC_28_0/Y        -      B->Y   F     NAND3X1         1  0.049   0.078    0.741  
  u_ctrl_r_ptr_reg[3]/SI  -      SI     F     SDFFX4          1  0.062   0.000    0.741  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 18: MET (0.096 ns) Setup Check with Pin u_ctrl_r_ptr_reg[3]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[3]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.695
              Slack:=    0.096
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.232    0.695  
  u_ctrl_r_ptr_reg[3]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.695  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 19: MET (0.096 ns) Setup Check with Pin u_ctrl_r_ptr_reg[2]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[2]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.695
              Slack:=    0.096
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.232    0.695  
  u_ctrl_r_ptr_reg[2]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.695  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 20: MET (0.096 ns) Setup Check with Pin u_ctrl_r_ptr_reg[1]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[1]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.695
              Slack:=    0.096
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.232    0.695  
  u_ctrl_r_ptr_reg[1]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.695  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 21: MET (0.097 ns) Setup Check with Pin u_ctrl_r_ptr_reg[4]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[4]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.694
              Slack:=    0.097
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.232    0.694  
  u_ctrl_r_ptr_reg[4]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.694  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 22: MET (0.097 ns) Setup Check with Pin u_ctrl_r_ptr_reg[5]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[5]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.694
              Slack:=    0.097
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.232    0.694  
  u_ctrl_r_ptr_reg[5]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.694  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 23: MET (0.097 ns) Setup Check with Pin u_ctrl_r_ptr_reg[7]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[7]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.693
              Slack:=    0.097
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.231    0.693  
  u_ctrl_r_ptr_reg[7]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.693  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 24: MET (0.098 ns) Setup Check with Pin u_ctrl_r_ptr_reg[0]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[0]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=    1.266        0.000

              Setup:-    0.225
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.791
       Launch Clock:=    0.000
          Data Path:+    0.693
              Slack:=    0.098
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.231    0.693  
  u_ctrl_r_ptr_reg[0]/SE    -      SE    R     SDFFX4         11  0.280   0.000    0.693  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 25: MET (0.100 ns) Setup Check with Pin u_ctrl_r_ptr_reg[6]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[6]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.299 (P)    0.000 (I)
            Arrival:=    1.265        0.000

              Setup:-    0.223
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.793
       Launch Clock:=    0.000
          Data Path:+    0.692
              Slack:=    0.100
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.188    0.462  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y  R     CLKINVX2       11  0.056   0.230    0.692  
  u_ctrl_r_ptr_reg[6]/SE    -      SE    R     SDFFX1         11  0.280   0.000    0.692  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.265  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000    1.265  
#-------------------------------------------------------------------------------------
Path 26: MET (0.109 ns) Setup Check with Pin u_ctrl_r_ptr_reg[0]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[0]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.342 (P)
            Arrival:=    1.266        0.008

              Setup:-    0.187
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    0.832
       Launch Clock:=    0.008
          Data Path:+    0.715
              Slack:=    0.109
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y              -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/Q              -      CK->Q  F     DFFX4           5  0.132   0.325    0.333  
  prects_FE_DBTC16_u_ctrl_state_1/Y  -      A->Y   R     INVX4           1  0.046   0.045    0.378  
  g9453__5122/Y                      -      B->Y   F     NAND2X4         4  0.032   0.100    0.479  
  g13676__5107/Y                     -      B->Y   R     NOR2X4          3  0.106   0.099    0.577  
  cts_FE_OCPC76_n_61/Y               -      A->Y   R     BUFX2           1  0.083   0.101    0.678  
  g14280/Y                           -      A1->Y  F     OAI21X1         1  0.026   0.044    0.722  
  u_ctrl_r_ptr_reg[0]/SI             -      SI     F     SDFFX4          1  0.055   0.000    0.722  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 27: MET (0.139 ns) Setup Check with Pin u_ctrl_buffer_loc_reg/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_buffer_loc_reg/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.306 (P)
            Arrival:=    1.300       -0.028

              Setup:-    0.049
        Uncertainty:-    0.250
        Cppr Adjust:+    0.003
      Required Time:=    1.004
       Launch Clock:=   -0.028
          Data Path:+    0.893
              Slack:=    0.139
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y              -      A->Y   R     CLKBUFX8       12  0.110   0.158   -0.028  
  u_ctrl_state_reg[0]/Q              -      CK->Q  F     DFFX4           5  0.082   0.314    0.286  
  cts_FE_OCPC72_u_ctrl_state_0/Y     -      A->Y   F     BUFX2           3  0.051   0.134    0.420  
  prects_FE_DBTC15_u_ctrl_state_0/Y  -      A->Y   R     INVX2           1  0.045   0.037    0.457  
  g9451__13824/Y                     -      B->Y   F     NAND2X1         2  0.025   0.073    0.530  
  g26/Y                              -      A->Y   R     INVX2           2  0.073   0.061    0.590  
  g25/Y                              -      B->Y   F     NAND2X1         1  0.044   0.050    0.640  
  g23/Y                              -      B->Y   R     NAND2X1         1  0.044   0.051    0.692  
  g13941/Y                           -      B->Y   F     NAND2X1         1  0.049   0.045    0.737  
  g13596__6161/Y                     -      A->Y   F     CLKAND2X2       1  0.032   0.128    0.865  
  u_ctrl_buffer_loc_reg/D            -      D      F     DFFX1           1  0.031   0.000    0.865  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                       -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y       -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y     -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_ctrl_buffer_loc_reg/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#---------------------------------------------------------------------------------------
Path 28: MET (0.195 ns) Setup Check with Pin u_ctrl_w_ptr_reg[6]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[6]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.354 (P)    0.000 (I)
            Arrival:=    1.320        0.000

              Setup:-    0.220
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.655
              Slack:=    0.195
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.192    0.655  
  u_ctrl_w_ptr_reg[6]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.655  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.071    1.320  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 29: MET (0.195 ns) Setup Check with Pin u_ctrl_w_ptr_reg[5]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[5]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.354 (P)    0.000 (I)
            Arrival:=    1.320        0.000

              Setup:-    0.220
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.655
              Slack:=    0.195
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.192    0.655  
  u_ctrl_w_ptr_reg[5]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.655  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 30: MET (0.195 ns) Setup Check with Pin u_ctrl_w_ptr_reg[7]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[7]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.354 (P)    0.000 (I)
            Arrival:=    1.320        0.000

              Setup:-    0.220
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.655
              Slack:=    0.195
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.192    0.655  
  u_ctrl_w_ptr_reg[7]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.655  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 31: MET (0.197 ns) Setup Check with Pin u_ctrl_w_ptr_reg[4]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[4]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.337 (P)    0.000 (I)
            Arrival:=    1.303        0.000

              Setup:-    0.202
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.653
              Slack:=    0.197
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.191    0.653  
  u_ctrl_w_ptr_reg[4]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.653  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 32: MET (0.197 ns) Setup Check with Pin u_ctrl_w_ptr_reg[1]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[1]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.336 (P)    0.000 (I)
            Arrival:=    1.302        0.000

              Setup:-    0.202
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.653
              Slack:=    0.197
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.190    0.653  
  u_ctrl_w_ptr_reg[1]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.653  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.302  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 33: MET (0.197 ns) Setup Check with Pin u_ctrl_w_ptr_reg[3]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[3]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.337 (P)    0.000 (I)
            Arrival:=    1.303        0.000

              Setup:-    0.202
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.653
              Slack:=    0.197
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.190    0.653  
  u_ctrl_w_ptr_reg[3]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.653  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 34: MET (0.197 ns) Setup Check with Pin u_ctrl_w_ptr_reg[0]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[0]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.336 (P)    0.000 (I)
            Arrival:=    1.302        0.000

              Setup:-    0.202
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.653
              Slack:=    0.197
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.190    0.653  
  u_ctrl_w_ptr_reg[0]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.653  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 35: MET (0.197 ns) Setup Check with Pin u_ctrl_w_ptr_reg[2]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[2]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.337 (P)    0.000 (I)
            Arrival:=    1.303        0.000

              Setup:-    0.202
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.850
       Launch Clock:=    0.000
          Data Path:+    0.653
              Slack:=    0.197
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.190    0.653  
  u_ctrl_w_ptr_reg[2]/SE    -      SE    R     SDFFX4          9  0.231   0.000    0.653  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 36: MET (0.200 ns) Setup Check with Pin u_ctrl_w_ptr_reg[8]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[8]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.354 (P)    0.000 (I)
            Arrival:=    1.320        0.000

              Setup:-    0.218
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.852
       Launch Clock:=    0.000
          Data Path:+    0.652
              Slack:=    0.200
     Timing Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  rst                       -      rst   R     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y        -      A->Y  F     CLKINVX4       14  0.205   0.155    0.274  
  prects_FE_RC_13_0/Y       -      B->Y  F     CLKAND2X2       2  0.122   0.189    0.463  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y  R     CLKINVX4        9  0.056   0.190    0.652  
  u_ctrl_w_ptr_reg[8]/SE    -      SE    R     SDFFX1          9  0.231   0.000    0.652  
#---------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 37: MET (0.338 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[12]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_resbuf_internal_buffer_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.053
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.004
       Launch Clock:=    0.013
          Data Path:+    0.654
              Slack:=    0.338
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[12]/Q  -      CK->Q  R     DFFX1           2  0.142   0.390    0.403  
  g13690__6131/Y                      -      A->Y   F     NAND2X1         1  0.177   0.080    0.483  
  g13463__1881/Y                      -      B0->Y  R     OAI21X1         1  0.075   0.071    0.554  
  g13461__7098/Y                      -      B->Y   R     CLKAND2X2       1  0.126   0.113    0.666  
  u_resbuf_internal_buffer_reg[12]/D  -      D      R     DFFX1           1  0.037   0.000    0.666  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[12]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#--------------------------------------------------------------------------------------------------
Path 38: MET (0.361 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.346 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.012
       Launch Clock:=    0.013
          Data Path:+    0.639
              Slack:=    0.361
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[1]/Q  -      CK->Q  F     DFFX1           2  0.142   0.348    0.360  
  g13567__1666/Y                     -      A->Y   F     MX2X1           1  0.078   0.179    0.539  
  g13552__6131/Y                     -      B->Y   F     CLKAND2X2       1  0.040   0.112    0.651  
  u_resbuf_internal_buffer_reg[1]/D  -      D      F     DFFX1           1  0.028   0.000    0.651  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[1]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 39: MET (0.379 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.346 (P)
            Arrival:=    1.302        0.012

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.013
       Launch Clock:=    0.012
          Data Path:+    0.622
              Slack:=    0.379
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.012  
  u_resbuf_internal_buffer_reg[2]/Q  -      CK->Q  F     DFFX1           2  0.142   0.339    0.351  
  g13541__2802/Y                     -      A->Y   F     MX2X1           1  0.073   0.175    0.526  
  g13535__3680/Y                     -      B->Y   F     CLKAND2X2       1  0.038   0.108    0.634  
  u_resbuf_internal_buffer_reg[2]/D  -      D      F     DFFX1           1  0.026   0.000    0.634  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[2]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 40: MET (0.385 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.346 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.046
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.011
       Launch Clock:=    0.013
          Data Path:+    0.614
              Slack:=    0.385
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[6]/Q  -      CK->Q  F     DFFX1           2  0.142   0.331    0.344  
  g13506__7482/Y                     -      A->Y   F     MX2X1           1  0.061   0.168    0.512  
  g13504__1881/Y                     -      B->Y   F     CLKAND2X2       1  0.036   0.115    0.626  
  u_resbuf_internal_buffer_reg[6]/D  -      D      F     DFFX1           1  0.032   0.000    0.626  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[6]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 41: MET (0.389 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[10]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.612
              Slack:=    0.389
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[10]/Q  -      CK->Q  F     DFFX1           2  0.142   0.323    0.336  
  g13478__7410/Y                      -      A->Y   F     MX2X1           1  0.059   0.180    0.516  
  g13476__2346/Y                      -      B->Y   F     CLKAND2X2       1  0.044   0.109    0.624  
  u_resbuf_internal_buffer_reg[10]/D  -      D      F     DFFX1           1  0.025   0.000    0.624  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[10]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#--------------------------------------------------------------------------------------------------
Path 42: MET (0.398 ns) Setup Check with Pin u_ctrl_r_ptr_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.299 (P)    0.307 (P)
            Arrival:=    1.265       -0.027

              Setup:-    0.175
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.845
       Launch Clock:=   -0.027
          Data Path:+    0.473
              Slack:=    0.398
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clk                             -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y             -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y           -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[6]/Q           -      CK->Q  F     SDFFX1          3  0.082   0.334    0.307  
  cts_FE_OCPC75_u_ctrl_r_ptr_6/Y  -      A->Y   F     BUFX2           3  0.079   0.139    0.446  
  u_ctrl_r_ptr_reg[6]/D           -      D      F     SDFFX1          3  0.038   0.000    0.446  
#----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.265  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000    1.265  
#-------------------------------------------------------------------------------------
Path 43: MET (0.399 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[5]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.602
              Slack:=    0.399
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[5]/Q  -      CK->Q  F     DFFX1           2  0.142   0.328    0.340  
  g13514__2346/Y                     -      A->Y   F     MX2X1           1  0.063   0.170    0.510  
  g13512__9945/Y                     -      B->Y   F     CLKAND2X2       1  0.037   0.105    0.615  
  u_resbuf_internal_buffer_reg[5]/D  -      D      F     DFFX1           1  0.024   0.000    0.615  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[5]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 44: MET (0.401 ns) Setup Check with Pin u_ctrl_w_ptr_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[5]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.379 (P)
            Arrival:=    1.320        0.045

              Setup:-    0.188
        Uncertainty:-    0.250
        Cppr Adjust:+    0.018
      Required Time:=    0.900
       Launch Clock:=    0.045
          Data Path:+    0.453
              Slack:=    0.401
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[5]/Q  -      CK->Q  F     SDFFX4          3  0.084   0.307    0.352  
  cts_FE_OCPC78_n_370/Y  -      A->Y   F     BUFX2           4  0.041   0.146    0.498  
  u_ctrl_w_ptr_reg[5]/D  -      D      F     SDFFX4          4  0.062   0.000    0.498  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 45: MET (0.409 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[35]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[35]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[35]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.592
              Slack:=    0.409
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.013  
  u_resbuf_internal_buffer_reg[35]/Q  -      CK->Q  F     DFFX1           2  0.142   0.317    0.330  
  g13527__8428/Y                      -      A->Y   F     MX2X1           1  0.052   0.167    0.497  
  g13525__6260/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.108    0.605  
  u_resbuf_internal_buffer_reg[35]/D  -      D      F     DFFX1           1  0.026   0.000    0.605  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[35]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 46: MET (0.409 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[9]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.593
              Slack:=    0.409
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[9]/Q  -      CK->Q  F     DFFX1           2  0.142   0.322    0.334  
  g13485__6260/Y                     -      A->Y   F     MX2X1           1  0.058   0.168    0.502  
  g13483__2398/Y                     -      B->Y   F     CLKAND2X2       1  0.036   0.103    0.605  
  u_resbuf_internal_buffer_reg[9]/D  -      D      F     DFFX1           1  0.023   0.000    0.605  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[9]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 47: MET (0.409 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.591
              Slack:=    0.409
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[0]/Q  -      CK->Q  F     DFFX1           2  0.142   0.319    0.332  
  g13603__7410/Y                     -      A->Y   F     MX2X1           1  0.056   0.166    0.498  
  g13583__1617/Y                     -      B->Y   F     CLKAND2X2       1  0.036   0.106    0.604  
  u_resbuf_internal_buffer_reg[0]/D  -      D      F     DFFX1           1  0.026   0.000    0.604  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.302  
  u_resbuf_internal_buffer_reg[0]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 48: MET (0.410 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[4]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.591
              Slack:=    0.410
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[4]/Q  -      CK->Q  F     DFFX1           2  0.142   0.322    0.335  
  g13521__2398/Y                     -      A->Y   F     MX2X1           1  0.057   0.166    0.501  
  g13519__6417/Y                     -      B->Y   F     CLKAND2X2       1  0.036   0.103    0.604  
  u_resbuf_internal_buffer_reg[4]/D  -      D      F     DFFX1           1  0.024   0.000    0.604  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[4]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 49: MET (0.411 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.013
       Launch Clock:=    0.013
          Data Path:+    0.589
              Slack:=    0.411
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[7]/Q  -      CK->Q  F     DFFX1           2  0.142   0.313    0.326  
  g13499__8246/Y                     -      A->Y   F     MX2X1           1  0.051   0.166    0.492  
  g13497__1705/Y                     -      B->Y   F     CLKAND2X2       1  0.037   0.109    0.601  
  u_resbuf_internal_buffer_reg[7]/D  -      D      F     DFFX1           1  0.027   0.000    0.601  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[7]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 50: MET (0.415 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[34]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[34]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[34]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.585
              Slack:=    0.415
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[34]/Q  -      CK->Q  F     DFFX1           2  0.142   0.312    0.326  
  g13542__1705/Y                      -      A->Y   F     MX2X1           1  0.050   0.166    0.492  
  g13536__1617/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.107    0.599  
  u_resbuf_internal_buffer_reg[34]/D  -      D      F     DFFX1           1  0.026   0.000    0.599  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[34]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 51: MET (0.416 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[41]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[41]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[41]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.584
              Slack:=    0.416
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[41]/Q  -      CK->Q  F     DFFX1           2  0.142   0.309    0.323  
  g13486__4319/Y                      -      A->Y   F     MX2X1           1  0.047   0.165    0.488  
  g13484__5107/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.110    0.598  
  u_resbuf_internal_buffer_reg[41]/D  -      D      F     DFFX1           1  0.028   0.000    0.598  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[41]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 52: MET (0.416 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[42]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[42]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[42]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.584
              Slack:=    0.416
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[42]/Q  -      CK->Q  F     DFFX1           2  0.142   0.308    0.322  
  g13479__6417/Y                      -      A->Y   F     MX2X1           1  0.046   0.166    0.488  
  g13477__1666/Y                      -      B->Y   F     CLKAND2X2       1  0.038   0.110    0.597  
  u_resbuf_internal_buffer_reg[42]/D  -      D      F     DFFX1           1  0.028   0.000    0.597  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[42]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 53: MET (0.418 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[43]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[43]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[43]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.015
       Launch Clock:=    0.014
          Data Path:+    0.583
              Slack:=    0.418
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[43]/Q  -      CK->Q  F     DFFX1           2  0.142   0.308    0.321  
  g13472__9945/Y                      -      A->Y   F     MX2X1           1  0.046   0.168    0.489  
  g13470__6161/Y                      -      B->Y   F     CLKAND2X2       1  0.039   0.108    0.597  
  u_resbuf_internal_buffer_reg[43]/D  -      D      F     DFFX1           1  0.026   0.000    0.597  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[43]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 54: MET (0.418 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[36]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[36]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[36]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.582
              Slack:=    0.418
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[36]/Q  -      CK->Q  F     DFFX1           2  0.142   0.310    0.324  
  g13520__5477/Y                      -      A->Y   F     MX2X1           1  0.048   0.165    0.489  
  g13518__7410/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.107    0.596  
  u_resbuf_internal_buffer_reg[36]/D  -      D      F     DFFX1           1  0.026   0.000    0.596  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[36]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 55: MET (0.420 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[11]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.013
       Launch Clock:=    0.013
          Data Path:+    0.580
              Slack:=    0.420
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[11]/Q  -      CK->Q  F     DFFX1           2  0.142   0.308    0.321  
  g13471__9315/Y                      -      A->Y   F     MX2X1           1  0.046   0.164    0.485  
  g13469__4733/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.108    0.593  
  u_resbuf_internal_buffer_reg[11]/D  -      D      F     DFFX1           1  0.027   0.000    0.593  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[11]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#--------------------------------------------------------------------------------------------------
Path 56: MET (0.422 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.346 (P)
            Arrival:=    1.302        0.012

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.013
       Launch Clock:=    0.012
          Data Path:+    0.579
              Slack:=    0.422
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.201    0.012  
  u_resbuf_internal_buffer_reg[3]/Q  -      CK->Q  F     DFFX1           2  0.142   0.306    0.319  
  g13528__5526/Y                     -      A->Y   F     MX2X1           1  0.045   0.165    0.484  
  g13526__4319/Y                     -      B->Y   F     CLKAND2X2       1  0.038   0.107    0.591  
  u_resbuf_internal_buffer_reg[3]/D  -      D      F     DFFX1           1  0.026   0.000    0.591  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[3]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 57: MET (0.424 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[37]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[37]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[37]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.577
              Slack:=    0.424
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[37]/Q  -      CK->Q  F     DFFX1           2  0.142   0.307    0.320  
  g13513__2883/Y                      -      A->Y   F     MX2X1           1  0.045   0.164    0.484  
  g13511__9315/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.106    0.590  
  u_resbuf_internal_buffer_reg[37]/D  -      D      F     DFFX1           1  0.026   0.000    0.590  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[37]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 58: MET (0.424 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[32]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[32]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[32]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.577
              Slack:=    0.424
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[32]/Q  -      CK->Q  F     DFFX1           2  0.142   0.302    0.315  
  g13604__6417/Y                      -      A->Y   F     MX2X1           1  0.041   0.168    0.483  
  g13584__2802/Y                      -      B->Y   F     CLKAND2X2       1  0.041   0.107    0.590  
  u_resbuf_internal_buffer_reg[32]/D  -      D      F     DFFX1           1  0.024   0.000    0.590  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[32]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 59: MET (0.425 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[38]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[38]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[38]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.575
              Slack:=    0.425
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[38]/Q  -      CK->Q  F     DFFX1           2  0.142   0.303    0.317  
  g13507__4733/Y                      -      A->Y   F     MX2X1           1  0.042   0.163    0.480  
  g13505__5115/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.108    0.588  
  u_resbuf_internal_buffer_reg[38]/D  -      D      F     DFFX1           1  0.027   0.000    0.588  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[38]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 60: MET (0.426 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[39]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[39]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[39]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.044
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.014
          Data Path:+    0.574
              Slack:=    0.426
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[39]/Q  -      CK->Q  F     DFFX1           2  0.142   0.303    0.317  
  g13500__7098/Y                      -      A->Y   F     MX2X1           1  0.042   0.163    0.479  
  g13498__5122/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.108    0.588  
  u_resbuf_internal_buffer_reg[39]/D  -      D      F     DFFX1           1  0.027   0.000    0.588  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[39]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 61: MET (0.427 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[8]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.574
              Slack:=    0.427
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y              -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[8]/Q  -      CK->Q  F     DFFX1           2  0.142   0.307    0.320  
  g13492__3680/Y                     -      A->Y   F     MX2X1           1  0.045   0.163    0.483  
  g13490__5526/Y                     -      B->Y   F     CLKAND2X2       1  0.037   0.104    0.587  
  u_resbuf_internal_buffer_reg[8]/D  -      D      F     DFFX1           1  0.024   0.000    0.587  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_resbuf_internal_buffer_reg[8]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------------------
Path 62: MET (0.427 ns) Setup Check with Pin u_ctrl_w_ptr_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[4]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.165
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.892
       Launch Clock:=    0.013
          Data Path:+    0.451
              Slack:=    0.427
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[4]/Q  -      CK->Q  F     SDFFX4          4  0.142   0.319    0.332  
  cts_FE_OCPC77_n_369/Y  -      A->Y   F     BUFX2           4  0.035   0.133    0.465  
  u_ctrl_w_ptr_reg[4]/D  -      D      F     SDFFX4          4  0.050   0.000    0.465  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 63: MET (0.428 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[40]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[40]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[40]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.348 (P)
            Arrival:=    1.303        0.014

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.015
       Launch Clock:=    0.014
          Data Path:+    0.573
              Slack:=    0.428
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[40]/Q  -      CK->Q  F     DFFX1           2  0.142   0.305    0.318  
  g13493__1617/Y                      -      A->Y   F     MX2X1           1  0.043   0.163    0.481  
  g13491__6783/Y                      -      B->Y   F     CLKAND2X2       1  0.037   0.105    0.586  
  u_resbuf_internal_buffer_reg[40]/D  -      D      F     DFFX1           1  0.025   0.000    0.586  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[40]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 64: MET (0.437 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[33]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[33]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[33]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.043
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    1.014
       Launch Clock:=    0.013
          Data Path:+    0.564
              Slack:=    0.437
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[33]/Q  -      CK->Q  F     DFFX1           2  0.142   0.301    0.314  
  g13564__9945/Y                      -      A->Y   F     MX2X1           1  0.040   0.160    0.474  
  g13551__7098/Y                      -      B->Y   F     CLKAND2X2       1  0.035   0.104    0.577  
  u_resbuf_internal_buffer_reg[33]/D  -      D      F     DFFX1           1  0.024   0.000    0.577  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_resbuf_internal_buffer_reg[33]/CK  -      CK    R     DFFX1          31  0.142   0.000    1.303  
#--------------------------------------------------------------------------------------------------
Path 65: MET (0.437 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[21]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[21]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_resbuf_internal_buffer_reg[21]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.069
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.985
       Launch Clock:=    0.007
          Data Path:+    0.540
              Slack:=    0.437
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[21]/Q  -      CK->Q  R     DFFX1           2  0.132   0.371    0.378  
  g13393__6161/Y                      -      B0->Y  F     AOI22X1         1  0.158   0.084    0.462  
  g13391__7482/Y                      -      B->Y   R     NOR2X1          1  0.094   0.085    0.548  
  u_resbuf_internal_buffer_reg[21]/D  -      D      R     DFFX1           1  0.084   0.000    0.548  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[21]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 66: MET (0.442 ns) Setup Check with Pin u_ctrl_state_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) rst
              Clock:
           Endpoint: (R) u_ctrl_state_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.334 (P)    0.000 (I)
            Arrival:=    1.300        0.000

              Setup:-    0.060
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.990
       Launch Clock:=    0.000
          Data Path:+    0.549
              Slack:=    0.442
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   F     (arrival)      20  0.003   0.119    0.118  
  cts_FE_OFC32_rst/Y     -      A->Y  R     CLKINVX4       14  0.205   0.222    0.340  
  g13664__7482/Y         -      A->Y  R     AND2X2          1  0.193   0.209    0.549  
  u_ctrl_state_reg[1]/D  -      D     R     DFFX4           1  0.068   0.000    0.549  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y   -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_ctrl_state_reg[1]/CK  -      CK    R     DFFX4          41  0.132   0.000    1.300  
#-------------------------------------------------------------------------------------
Path 67: MET (0.443 ns) Setup Check with Pin u_ctrl_w_ptr_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.158
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.900
       Launch Clock:=    0.013
          Data Path:+    0.443
              Slack:=    0.443
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[2]/Q  -      CK->Q  F     SDFFX4          4  0.142   0.328    0.341  
  cts_FE_OCPC70_n_367/Y  -      A->Y   F     BUFX2           2  0.043   0.115    0.456  
  u_ctrl_w_ptr_reg[2]/D  -      D      F     SDFFX4          2  0.033   0.000    0.456  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 68: MET (0.448 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[44]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[44]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[44]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.047
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    1.008
       Launch Clock:=    0.008
          Data Path:+    0.552
              Slack:=    0.448
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[44]/Q  -      CK->Q  F     DFFX1           2  0.132   0.305    0.313  
  g13669__2883/Y                      -      A->Y   R     NAND2X1         1  0.046   0.058    0.371  
  g13464__5115/Y                      -      B0->Y  F     OAI21X1         1  0.076   0.067    0.439  
  g13462__6131/Y                      -      B->Y   F     CLKAND2X2       1  0.065   0.121    0.560  
  u_resbuf_internal_buffer_reg[44]/D  -      D      F     DFFX1           1  0.026   0.000    0.560  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[44]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 69: MET (0.452 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[17]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[17]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[17]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.007
          Data Path:+    0.532
              Slack:=    0.452
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[17]/Q  -      CK->Q  F     DFFX1           2  0.132   0.341    0.348  
  g13425__1881/Y                      -      B0->Y  R     AOI22X1         1  0.079   0.138    0.486  
  g13423__7098/Y                      -      B->Y   F     NOR2X1          1  0.136   0.053    0.539  
  u_resbuf_internal_buffer_reg[17]/D  -      D      F     DFFX1           1  0.067   0.000    0.539  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[17]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 70: MET (0.453 ns) Setup Check with Pin u_ctrl_state_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) rst
              Clock:
           Endpoint: (R) u_ctrl_state_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.298 (P)    0.000 (I)
            Arrival:=    1.264        0.000

              Setup:-    0.058
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.956
       Launch Clock:=    0.000
          Data Path:+    0.503
              Slack:=    0.453
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   F     (arrival)      20  0.003   0.119    0.119  
  cts_FE_OFC32_rst/Y     -      A->Y  R     CLKINVX4       14  0.205   0.222    0.340  
  g13665__4733/Y         -      A->Y  R     AND2X2          1  0.193   0.163    0.503  
  u_ctrl_state_reg[2]/D  -      D     R     DFFX4           1  0.034   0.000    0.503  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.157    1.264  
  u_ctrl_state_reg[2]/CK  -      CK    R     DFFX4          12  0.082   0.000    1.264  
#-------------------------------------------------------------------------------------
Path 71: MET (0.454 ns) Setup Check with Pin u_ctrl_state_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) rst
              Clock:
           Endpoint: (R) u_ctrl_state_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.299 (P)    0.000 (I)
            Arrival:=    1.265        0.000

              Setup:-    0.058
        Uncertainty:-    0.250
        Cppr Adjust:+    0.000
      Required Time:=    0.957
       Launch Clock:=    0.000
          Data Path:+    0.503
              Slack:=    0.454
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   F     (arrival)      20  0.003   0.119    0.118  
  cts_FE_OFC32_rst/Y     -      A->Y  R     CLKINVX4       14  0.205   0.222    0.340  
  g13663__5115/Y         -      A->Y  R     AND2X2          1  0.193   0.163    0.503  
  u_ctrl_state_reg[0]/D  -      D     R     DFFX4           1  0.034   0.000    0.503  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.157    1.265  
  u_ctrl_state_reg[0]/CK  -      CK    R     DFFX4          12  0.082   0.000    1.265  
#-------------------------------------------------------------------------------------
Path 72: MET (0.455 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[23]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[23]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[23]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.530
              Slack:=    0.455
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[23]/Q  -      CK->Q  F     DFFX1           2  0.132   0.346    0.354  
  g13377__3680/Y                      -      B0->Y  R     AOI22X1         1  0.083   0.133    0.487  
  g13375__5526/Y                      -      B->Y   F     NOR2X1          1  0.127   0.050    0.537  
  u_resbuf_internal_buffer_reg[23]/D  -      D      F     DFFX1           1  0.065   0.000    0.537  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[23]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 73: MET (0.457 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[19]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[19]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[19]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.007
          Data Path:+    0.529
              Slack:=    0.457
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[19]/Q  -      CK->Q  F     DFFX1           2  0.132   0.348    0.356  
  g13409__4319/Y                      -      B0->Y  R     AOI22X1         1  0.080   0.133    0.489  
  g13407__5107/Y                      -      B->Y   F     NOR2X1          1  0.128   0.048    0.537  
  u_resbuf_internal_buffer_reg[19]/D  -      D      F     DFFX1           1  0.062   0.000    0.537  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[19]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 74: MET (0.464 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[14]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.333 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.007
          Data Path:+    0.522
              Slack:=    0.464
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[14]/Q  -      CK->Q  F     DFFX1           2  0.132   0.343    0.350  
  g13449__5526/Y                      -      B0->Y  R     AOI22X1         1  0.078   0.131    0.481  
  g13447__4319/Y                      -      B->Y   F     NOR2X1          1  0.126   0.048    0.529  
  u_resbuf_internal_buffer_reg[14]/D  -      D      F     DFFX1           1  0.063   0.000    0.529  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[14]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 75: MET (0.468 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[31]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[31]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[31]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.063
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.008
          Data Path:+    0.516
              Slack:=    0.468
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[31]/Q  -      CK->Q  F     DFFX1           2  0.132   0.327    0.335  
  g13314__6131/Y                      -      B0->Y  R     AOI22X1         1  0.063   0.133    0.468  
  g13310__8246/Y                      -      B->Y   F     NOR2X1          1  0.138   0.056    0.524  
  u_resbuf_internal_buffer_reg[31]/D  -      D      F     DFFX1           1  0.069   0.000    0.524  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[31]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 76: MET (0.472 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[18]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[18]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[18]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.007
          Data Path:+    0.513
              Slack:=    0.472
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[18]/Q  -      CK->Q  F     DFFX1           2  0.132   0.340    0.347  
  g13417__2802/Y                      -      B0->Y  R     AOI22X1         1  0.075   0.123    0.470  
  g13415__3680/Y                      -      B->Y   F     NOR2X1          1  0.118   0.051    0.520  
  u_resbuf_internal_buffer_reg[18]/D  -      D      F     DFFX1           1  0.066   0.000    0.520  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[18]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 77: MET (0.473 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[63]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[63]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[63]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.995
       Launch Clock:=    0.008
          Data Path:+    0.513
              Slack:=    0.473
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[63]/Q  -      CK->Q  F     DFFX1           2  0.132   0.304    0.312  
  g14261/Y                            -      A1->Y  R     AOI22X1         1  0.045   0.158    0.470  
  g13311__7098/Y                      -      B->Y   F     NOR2X1          1  0.160   0.051    0.521  
  u_resbuf_internal_buffer_reg[63]/D  -      D      F     DFFX1           1  0.062   0.000    0.521  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[63]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 78: MET (0.476 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[30]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[30]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[30]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.063
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.991
       Launch Clock:=    0.008
          Data Path:+    0.508
              Slack:=    0.476
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[30]/Q  -      CK->Q  F     DFFX1           2  0.132   0.319    0.327  
  g14262/Y                            -      A1->Y  R     AOI22X1         1  0.057   0.132    0.459  
  g13316__5115/Y                      -      B->Y   F     NOR2X1          1  0.138   0.056    0.516  
  u_resbuf_internal_buffer_reg[30]/D  -      D      F     DFFX1           1  0.069   0.000    0.516  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[30]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 79: MET (0.480 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[26]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[26]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[26]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.506
              Slack:=    0.480
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[26]/Q  -      CK->Q  F     DFFX1           2  0.132   0.331    0.339  
  g13353__7482/Y                      -      B0->Y  R     AOI22X1         1  0.066   0.126    0.465  
  g13351__1881/Y                      -      B->Y   F     NOR2X1          1  0.127   0.049    0.514  
  u_resbuf_internal_buffer_reg[26]/D  -      D      F     DFFX1           1  0.064   0.000    0.514  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[26]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 80: MET (0.482 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[47]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[47]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[47]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.066
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.989
       Launch Clock:=    0.008
          Data Path:+    0.500
              Slack:=    0.482
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[47]/Q  -      CK->Q  F     DFFX1           2  0.132   0.309    0.317  
  g14279/Y                            -      A1->Y  R     AOI22X1         1  0.050   0.127    0.444  
  g13440__6417/Y                      -      B->Y   F     NOR2X1          1  0.133   0.063    0.507  
  u_resbuf_internal_buffer_reg[47]/D  -      D      F     DFFX1           1  0.075   0.000    0.507  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[47]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 81: MET (0.484 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[51]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[51]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[51]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.502
              Slack:=    0.484
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[51]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.316  
  g14275/Y                            -      A1->Y  R     AOI22X1         1  0.049   0.144    0.460  
  g13408__6260/Y                      -      B->Y   F     NOR2X1          1  0.155   0.050    0.510  
  u_resbuf_internal_buffer_reg[51]/D  -      D      F     DFFX1           1  0.062   0.000    0.510  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[51]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 82: MET (0.485 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[55]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[55]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[55]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.500
              Slack:=    0.485
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[55]/Q  -      CK->Q  F     DFFX1           2  0.132   0.314    0.323  
  g14271/Y                            -      A1->Y  R     AOI22X1         1  0.054   0.132    0.455  
  g13376__6783/Y                      -      B->Y   F     NOR2X1          1  0.138   0.053    0.508  
  u_resbuf_internal_buffer_reg[55]/D  -      D      F     DFFX1           1  0.066   0.000    0.508  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[55]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 83: MET (0.488 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[22]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[22]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[22]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.007
          Data Path:+    0.498
              Slack:=    0.488
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[22]/Q  -      CK->Q  F     DFFX1           2  0.132   0.324    0.332  
  g13385__7098/Y                      -      B0->Y  R     AOI22X1         1  0.059   0.125    0.457  
  g13383__5122/Y                      -      B->Y   F     NOR2X1          1  0.130   0.049    0.506  
  u_resbuf_internal_buffer_reg[22]/D  -      D      F     DFFX1           1  0.063   0.000    0.506  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[22]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 84: MET (0.495 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[57]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[57]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[57]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.490
              Slack:=    0.495
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[57]/Q  -      CK->Q  F     DFFX1           2  0.132   0.303    0.311  
  g14269/Y                            -      A1->Y  R     AOI22X1         1  0.044   0.134    0.445  
  g13360__2883/Y                      -      B->Y   F     NOR2X1          1  0.146   0.053    0.498  
  u_resbuf_internal_buffer_reg[57]/D  -      D      F     DFFX1           1  0.065   0.000    0.498  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[57]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 85: MET (0.496 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[54]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[54]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[54]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.060
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.995
       Launch Clock:=    0.008
          Data Path:+    0.490
              Slack:=    0.496
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[54]/Q  -      CK->Q  F     DFFX1           2  0.132   0.304    0.312  
  g14272/Y                            -      A1->Y  R     AOI22X1         1  0.045   0.137    0.450  
  g13384__8246/Y                      -      B->Y   F     NOR2X1          1  0.148   0.049    0.498  
  u_resbuf_internal_buffer_reg[54]/D  -      D      F     DFFX1           1  0.061   0.000    0.498  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[54]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 86: MET (0.497 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[27]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[27]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[27]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.488
              Slack:=    0.497
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[27]/Q  -      CK->Q  F     DFFX1           2  0.132   0.313    0.321  
  g13345__5122/Y                      -      B0->Y  R     AOI22X1         1  0.053   0.123    0.444  
  g13343__2802/Y                      -      B->Y   F     NOR2X1          1  0.130   0.052    0.496  
  u_resbuf_internal_buffer_reg[27]/D  -      D      F     DFFX1           1  0.066   0.000    0.496  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[27]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 87: MET (0.499 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[29]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[29]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[29]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.487
              Slack:=    0.499
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[29]/Q  -      CK->Q  F     DFFX1           2  0.132   0.314    0.322  
  g13329__5477/Y                      -      B0->Y  R     AOI22X1         1  0.054   0.123    0.444  
  g13327__7410/Y                      -      B->Y   F     NOR2X1          1  0.129   0.050    0.494  
  u_resbuf_internal_buffer_reg[29]/D  -      D      F     DFFX1           1  0.064   0.000    0.494  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[29]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 88: MET (0.499 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[25]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[25]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[25]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.064
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.991
       Launch Clock:=    0.008
          Data Path:+    0.484
              Slack:=    0.499
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[25]/Q  -      CK->Q  F     DFFX1           2  0.132   0.309    0.316  
  g13361__2346/Y                      -      B0->Y  R     AOI22X1         1  0.049   0.119    0.436  
  g13359__9945/Y                      -      B->Y   F     NOR2X1          1  0.127   0.056    0.491  
  u_resbuf_internal_buffer_reg[25]/D  -      D      F     DFFX1           1  0.070   0.000    0.491  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[25]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 89: MET (0.500 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[59]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[59]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[59]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.486
              Slack:=    0.500
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[59]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.316  
  g14267/Y                            -      A1->Y  R     AOI22X1         1  0.049   0.129    0.445  
  g13344__1705/Y                      -      B->Y   F     NOR2X1          1  0.137   0.049    0.495  
  u_resbuf_internal_buffer_reg[59]/D  -      D      F     DFFX1           1  0.063   0.000    0.495  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[59]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 90: MET (0.501 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[58]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[58]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[58]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.485
              Slack:=    0.501
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[58]/Q  -      CK->Q  F     DFFX1           2  0.132   0.306    0.314  
  g14268/Y                            -      A1->Y  R     AOI22X1         1  0.047   0.130    0.444  
  g13352__5115/Y                      -      B->Y   F     NOR2X1          1  0.138   0.050    0.494  
  u_resbuf_internal_buffer_reg[58]/D  -      D      F     DFFX1           1  0.063   0.000    0.494  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[58]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 91: MET (0.501 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[16]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[16]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[16]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.333 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.007
          Data Path:+    0.485
              Slack:=    0.501
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[16]/Q  -      CK->Q  F     DFFX1           2  0.132   0.315    0.322  
  g13433__9945/Y                      -      B0->Y  R     AOI22X1         1  0.053   0.122    0.444  
  g13431__6161/Y                      -      B->Y   F     NOR2X1          1  0.129   0.048    0.492  
  u_resbuf_internal_buffer_reg[16]/D  -      D      F     DFFX1           1  0.063   0.000    0.492  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[16]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 92: MET (0.502 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[56]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[56]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[56]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.063
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.008
          Data Path:+    0.482
              Slack:=    0.502
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[56]/Q  -      CK->Q  F     DFFX1           2  0.132   0.303    0.311  
  g14270/Y                            -      A1->Y  R     AOI22X1         1  0.044   0.123    0.434  
  g13368__2398/Y                      -      B->Y   F     NOR2X1          1  0.131   0.056    0.490  
  u_resbuf_internal_buffer_reg[56]/D  -      D      F     DFFX1           1  0.069   0.000    0.490  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[56]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 93: MET (0.505 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[61]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[61]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[61]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.060
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.995
       Launch Clock:=    0.008
          Data Path:+    0.482
              Slack:=    0.505
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[61]/Q  -      CK->Q  F     DFFX1           2  0.132   0.307    0.316  
  g14265/Y                            -      A1->Y  R     AOI22X1         1  0.048   0.128    0.443  
  g13328__6417/Y                      -      B->Y   F     NOR2X1          1  0.135   0.047    0.490  
  u_resbuf_internal_buffer_reg[61]/D  -      D      F     DFFX1           1  0.061   0.000    0.490  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[61]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 94: MET (0.505 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[48]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[48]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[48]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.482
              Slack:=    0.505
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[48]/Q  -      CK->Q  F     DFFX1           2  0.132   0.307    0.315  
  g14278/Y                            -      A1->Y  R     AOI22X1         1  0.048   0.126    0.441  
  g13432__9315/Y                      -      B->Y   F     NOR2X1          1  0.133   0.048    0.489  
  u_resbuf_internal_buffer_reg[48]/D  -      D      F     DFFX1           1  0.062   0.000    0.489  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[48]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 95: MET (0.506 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[24]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[24]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[24]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.480
              Slack:=    0.506
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[24]/Q  -      CK->Q  F     DFFX1           2  0.132   0.309    0.317  
  g13369__5107/Y                      -      B0->Y  R     AOI22X1         1  0.050   0.121    0.438  
  g13367__5477/Y                      -      B->Y   F     NOR2X1          1  0.129   0.049    0.487  
  u_resbuf_internal_buffer_reg[24]/D  -      D      F     DFFX1           1  0.064   0.000    0.487  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[24]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 96: MET (0.507 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[28]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[28]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[28]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.479
              Slack:=    0.507
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[28]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.315  
  g13337__5526/Y                      -      B0->Y  R     AOI22X1         1  0.048   0.121    0.436  
  g13335__4319/Y                      -      B->Y   F     NOR2X1          1  0.130   0.050    0.486  
  u_resbuf_internal_buffer_reg[28]/D  -      D      F     DFFX1           1  0.064   0.000    0.486  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[28]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 97: MET (0.507 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[49]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[49]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[49]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.479
              Slack:=    0.507
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[49]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.316  
  g14277/Y                            -      A1->Y  R     AOI22X1         1  0.049   0.122    0.437  
  g13424__6131/Y                      -      B->Y   F     NOR2X1          1  0.128   0.049    0.486  
  u_resbuf_internal_buffer_reg[49]/D  -      D      F     DFFX1           1  0.064   0.000    0.486  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[49]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 98: MET (0.507 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[15]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.333 (P)    0.341 (P)
            Arrival:=    1.299        0.007

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.007
          Data Path:+    0.478
              Slack:=    0.507
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.194    0.007  
  u_resbuf_internal_buffer_reg[15]/Q  -      CK->Q  F     DFFX1           2  0.132   0.314    0.321  
  g13441__5477/Y                      -      B0->Y  R     AOI22X1         1  0.053   0.115    0.436  
  g13439__7410/Y                      -      B->Y   F     NOR2X1          1  0.119   0.049    0.485  
  u_resbuf_internal_buffer_reg[15]/D  -      D      F     DFFX1           1  0.065   0.000    0.485  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.299  
  u_resbuf_internal_buffer_reg[15]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.299  
#--------------------------------------------------------------------------------------------------
Path 99: MET (0.508 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[62]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[62]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[62]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.477
              Slack:=    0.508
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[62]/Q  -      CK->Q  F     DFFX1           2  0.132   0.305    0.314  
  g14263/Y                            -      A1->Y  R     AOI22X1         1  0.046   0.123    0.436  
  g13317__7482/Y                      -      B->Y   F     NOR2X1          1  0.130   0.049    0.486  
  u_resbuf_internal_buffer_reg[62]/D  -      D      F     DFFX1           1  0.064   0.000    0.486  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[62]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 100: MET (0.509 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[52]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[52]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[52]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.478
              Slack:=    0.509
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[52]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.316  
  g14274/Y                            -      A1->Y  R     AOI22X1         1  0.049   0.123    0.438  
  g13400__1666/Y                      -      B->Y   F     NOR2X1          1  0.129   0.048    0.486  
  u_resbuf_internal_buffer_reg[52]/D  -      D      F     DFFX1           1  0.062   0.000    0.486  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[52]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 101: MET (0.509 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[20]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[20]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[20]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.007
          Data Path:+    0.478
              Slack:=    0.509
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[20]/Q  -      CK->Q  F     DFFX1           2  0.132   0.312    0.319  
  g13401__7410/Y                      -      B0->Y  R     AOI22X1         1  0.052   0.119    0.438  
  g13399__2346/Y                      -      B->Y   F     NOR2X1          1  0.125   0.047    0.485  
  u_resbuf_internal_buffer_reg[20]/D  -      D      F     DFFX1           1  0.062   0.000    0.485  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[20]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 102: MET (0.510 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[60]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[60]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[60]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.060
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.995
       Launch Clock:=    0.008
          Data Path:+    0.477
              Slack:=    0.510
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[60]/Q  -      CK->Q  F     DFFX1           2  0.132   0.306    0.314  
  g14266/Y                            -      A1->Y  R     AOI22X1         1  0.047   0.124    0.438  
  g13336__8428/Y                      -      B->Y   F     NOR2X1          1  0.131   0.047    0.485  
  u_resbuf_internal_buffer_reg[60]/D  -      D      F     DFFX1           1  0.062   0.000    0.485  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[60]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 103: MET (0.512 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[53]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[53]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[53]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.335 (P)    0.342 (P)
            Arrival:=    1.301        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.995
       Launch Clock:=    0.008
          Data Path:+    0.474
              Slack:=    0.512
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[53]/Q  -      CK->Q  F     DFFX1           2  0.132   0.302    0.310  
  g14273/Y                            -      A1->Y  R     AOI22X1         1  0.043   0.125    0.434  
  g13392__4733/Y                      -      B->Y   F     NOR2X1          1  0.134   0.048    0.482  
  u_resbuf_internal_buffer_reg[53]/D  -      D      F     DFFX1           1  0.062   0.000    0.482  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.301  
  u_resbuf_internal_buffer_reg[53]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.301  
#--------------------------------------------------------------------------------------------------
Path 104: MET (0.513 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[50]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[50]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[50]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.994
       Launch Clock:=    0.008
          Data Path:+    0.473
              Slack:=    0.513
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[50]/Q  -      CK->Q  F     DFFX1           2  0.132   0.303    0.311  
  g14276/Y                            -      A1->Y  R     AOI22X1         1  0.045   0.121    0.433  
  g13416__1617/Y                      -      B->Y   F     NOR2X1          1  0.129   0.048    0.481  
  u_resbuf_internal_buffer_reg[50]/D  -      D      F     DFFX1           1  0.063   0.000    0.481  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[50]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 105: MET (0.517 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[13]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.333 (P)    0.341 (P)
            Arrival:=    1.299        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.992
       Launch Clock:=    0.007
          Data Path:+    0.469
              Slack:=    0.517
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.194    0.007  
  u_resbuf_internal_buffer_reg[13]/Q  -      CK->Q  F     DFFX1           2  0.132   0.308    0.315  
  g13456__1705/Y                      -      B0->Y  R     AOI22X1         1  0.049   0.112    0.427  
  g13454__1617/Y                      -      B->Y   F     NOR2X1          1  0.118   0.049    0.476  
  u_resbuf_internal_buffer_reg[13]/D  -      D      F     DFFX1           1  0.064   0.000    0.476  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.299  
  u_resbuf_internal_buffer_reg[13]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.299  
#--------------------------------------------------------------------------------------------------
Path 106: MET (0.518 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[46]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[46]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[46]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.341 (P)
            Arrival:=    1.300        0.007

              Setup:-    0.061
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.007
          Data Path:+    0.468
              Slack:=    0.518
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[46]/Q  -      CK->Q  F     DFFX1           2  0.132   0.307    0.314  
  g13450__6783/Y                      -      B0->Y  R     AOI22X1         1  0.048   0.114    0.428  
  g13448__8428/Y                      -      B->Y   F     NOR2X1          1  0.121   0.047    0.475  
  u_resbuf_internal_buffer_reg[46]/D  -      D      F     DFFX1           1  0.063   0.000    0.475  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.193    1.300  
  u_resbuf_internal_buffer_reg[46]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 107: MET (0.520 ns) Setup Check with Pin u_resbuf_internal_buffer_reg[45]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_resbuf_internal_buffer_reg[45]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_resbuf_internal_buffer_reg[45]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.334 (P)    0.342 (P)
            Arrival:=    1.300        0.008

              Setup:-    0.062
        Uncertainty:-    0.250
        Cppr Adjust:+    0.005
      Required Time:=    0.993
       Launch Clock:=    0.008
          Data Path:+    0.465
              Slack:=    0.520
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                 -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y   R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y               -      A->Y   R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[45]/Q  -      CK->Q  F     DFFX1           2  0.132   0.305    0.313  
  g13457__5122/Y                      -      B0->Y  R     AOI22X1         1  0.046   0.111    0.423  
  g13455__2802/Y                      -      B->Y   F     NOR2X1          1  0.118   0.049    0.473  
  u_resbuf_internal_buffer_reg[45]/D  -      D      F     DFFX1           1  0.065   0.000    0.473  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.134    1.106  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.105   0.194    1.300  
  u_resbuf_internal_buffer_reg[45]/CK  -      CK    R     DFFX1          41  0.132   0.000    1.300  
#--------------------------------------------------------------------------------------------------
Path 108: MET (0.525 ns) Setup Check with Pin u_ctrl_r_ptr_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.190
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.831
       Launch Clock:=   -0.027
          Data Path:+    0.333
              Slack:=    0.525
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[7]/Q  -      CK->Q  F     SDFFX4          8  0.082   0.333    0.306  
  u_ctrl_r_ptr_reg[7]/D  -      D      F     SDFFX4          8  0.064   0.000    0.306  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 109: MET (0.544 ns) Setup Check with Pin u_ctrl_r_ptr_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[4]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.185
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.835
       Launch Clock:=   -0.027
          Data Path:+    0.318
              Slack:=    0.544
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[4]/Q  -      CK->Q  F     SDFFX4          8  0.082   0.318    0.292  
  u_ctrl_r_ptr_reg[4]/D  -      D      F     SDFFX4          8  0.053   0.000    0.292  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 110: MET (0.545 ns) Setup Check with Pin u_ctrl_r_ptr_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.308 (P)
            Arrival:=    1.266       -0.026

              Setup:-    0.184
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.836
       Launch Clock:=   -0.026
          Data Path:+    0.317
              Slack:=    0.545
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.160   -0.026  
  u_ctrl_r_ptr_reg[1]/Q  -      CK->Q  F     SDFFX4          7  0.082   0.317    0.291  
  u_ctrl_r_ptr_reg[1]/D  -      D      F     SDFFX4          7  0.051   0.000    0.291  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 111: MET (0.545 ns) Setup Check with Pin u_ctrl_r_ptr_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.184
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.837
       Launch Clock:=   -0.027
          Data Path:+    0.318
              Slack:=    0.545
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/Q  -      CK->Q  F     SDFFX4          6  0.082   0.318    0.291  
  u_ctrl_r_ptr_reg[0]/D  -      D      F     SDFFX4          6  0.049   0.000    0.291  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 112: MET (0.546 ns) Setup Check with Pin u_ctrl_w_ptr_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.164
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.893
       Launch Clock:=    0.013
          Data Path:+    0.334
              Slack:=    0.546
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[0]/Q  -      CK->Q  F     SDFFX4          7  0.142   0.334    0.346  
  u_ctrl_w_ptr_reg[0]/D  -      D      F     SDFFX4          7  0.047   0.000    0.346  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.197    1.302  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 113: MET (0.546 ns) Setup Check with Pin u_ctrl_w_ptr_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.379 (P)
            Arrival:=    1.320        0.045

              Setup:-    0.182
        Uncertainty:-    0.250
        Cppr Adjust:+    0.018
      Required Time:=    0.906
       Launch Clock:=    0.045
          Data Path:+    0.314
              Slack:=    0.546
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[7]/Q  -      CK->Q  F     SDFFX4          7  0.084   0.314    0.359  
  u_ctrl_w_ptr_reg[7]/D  -      D      F     SDFFX4          7  0.047   0.000    0.359  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 114: MET (0.547 ns) Setup Check with Pin u_ctrl_w_ptr_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.337 (P)    0.347 (P)
            Arrival:=    1.303        0.013

              Setup:-    0.164
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.893
       Launch Clock:=    0.013
          Data Path:+    0.332
              Slack:=    0.547
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[3]/Q  -      CK->Q  F     SDFFX4          6  0.142   0.332    0.346  
  u_ctrl_w_ptr_reg[3]/D  -      D      F     SDFFX4          6  0.048   0.000    0.346  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.303  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.303  
#-------------------------------------------------------------------------------------
Path 115: MET (0.549 ns) Setup Check with Pin u_ctrl_r_ptr_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.183
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.837
       Launch Clock:=   -0.027
          Data Path:+    0.315
              Slack:=    0.549
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[2]/Q  -      CK->Q  F     SDFFX4          7  0.082   0.315    0.288  
  u_ctrl_r_ptr_reg[2]/D  -      D      F     SDFFX4          7  0.049   0.000    0.288  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 116: MET (0.550 ns) Setup Check with Pin u_ctrl_w_ptr_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.379 (P)
            Arrival:=    1.320        0.045

              Setup:-    0.181
        Uncertainty:-    0.250
        Cppr Adjust:+    0.018
      Required Time:=    0.906
       Launch Clock:=    0.045
          Data Path:+    0.312
              Slack:=    0.550
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[6]/Q  -      CK->Q  F     SDFFX4          4  0.084   0.312    0.357  
  u_ctrl_w_ptr_reg[6]/D  -      D      F     SDFFX4          4  0.045   0.000    0.357  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.071    1.320  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 117: MET (0.550 ns) Setup Check with Pin u_ctrl_w_ptr_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[8]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.354 (P)    0.379 (P)
            Arrival:=    1.320        0.045

              Setup:-    0.183
        Uncertainty:-    0.250
        Cppr Adjust:+    0.018
      Required Time:=    0.906
       Launch Clock:=    0.045
          Data Path:+    0.310
              Slack:=    0.550
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[8]/Q  -      CK->Q  F     SDFFX1          2  0.084   0.310    0.355  
  u_ctrl_w_ptr_reg[8]/D  -      D      F     SDFFX1          2  0.058   0.000    0.355  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.131    1.103  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.105   0.118    1.221  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.033   0.027    1.248  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.014   0.072    1.320  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    1.320  
#-------------------------------------------------------------------------------------
Path 118: MET (0.553 ns) Setup Check with Pin u_ctrl_w_ptr_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.336 (P)    0.347 (P)
            Arrival:=    1.302        0.013

              Setup:-    0.163
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.894
       Launch Clock:=    0.013
          Data Path:+    0.328
              Slack:=    0.553
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[1]/Q  -      CK->Q  F     SDFFX4          6  0.142   0.328    0.341  
  u_ctrl_w_ptr_reg[1]/D  -      D      F     SDFFX4          6  0.044   0.000    0.341  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.133    1.105  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.105   0.198    1.302  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    1.302  
#-------------------------------------------------------------------------------------
Path 119: MET (0.562 ns) Setup Check with Pin u_ctrl_r_ptr_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[5]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.179
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.841
       Launch Clock:=   -0.027
          Data Path:+    0.305
              Slack:=    0.562
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[5]/Q  -      CK->Q  F     SDFFX4          5  0.082   0.305    0.278  
  u_ctrl_r_ptr_reg[5]/D  -      D      F     SDFFX4          5  0.040   0.000    0.278  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------
Path 120: MET (0.564 ns) Setup Check with Pin u_ctrl_r_ptr_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    1.300        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.300 (P)    0.307 (P)
            Arrival:=    1.266       -0.027

              Setup:-    0.179
        Uncertainty:-    0.250
        Cppr Adjust:+    0.004
      Required Time:=    0.841
       Launch Clock:=   -0.027
          Data Path:+    0.304
              Slack:=    0.564
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[3]/Q  -      CK->Q  F     SDFFX4          5  0.082   0.304    0.277  
  u_ctrl_r_ptr_reg[3]/D  -      D      F     SDFFX4          5  0.039   0.000    0.277  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.006    0.972  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.136    1.108  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.105   0.158    1.266  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000    1.266  
#-------------------------------------------------------------------------------------

