###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17586   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13267   # Number of read row buffer hits
num_read_cmds                  =        17586   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4320   # Number of ACT commands
num_pre_cmds                   =         4307   # Number of PRE commands
num_ondemand_pres              =          514   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      3033059   # Cyles of rank active rank.0
rank_active_cycles.1           =      2279438   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      6966941   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7720562   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15947   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          186   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           20   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           13   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            4   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1392   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6801   # Read request latency (cycles)
read_latency[40-59]            =         4379   # Read request latency (cycles)
read_latency[60-79]            =         1490   # Read request latency (cycles)
read_latency[80-99]            =          527   # Read request latency (cycles)
read_latency[100-119]          =          451   # Read request latency (cycles)
read_latency[120-139]          =          306   # Read request latency (cycles)
read_latency[140-159]          =          231   # Read request latency (cycles)
read_latency[160-179]          =          267   # Read request latency (cycles)
read_latency[180-199]          =          274   # Read request latency (cycles)
read_latency[200-]             =         2860   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.09068e+07   # Read energy
act_energy                     =  1.18195e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.34413e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.70587e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.89263e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.42237e+09   # Active standby energy rank.1
average_read_latency           =      127.147   # Average read request latency (cycles)
average_interarrival           =      568.612   # Average request interarrival latency (cycles)
total_energy                   =  1.11524e+10   # Total energy (pJ)
average_power                  =      1115.24   # Average power (mW)
average_bandwidth              =     0.150067   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        14703   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11239   # Number of read row buffer hits
num_read_cmds                  =        14703   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3465   # Number of ACT commands
num_pre_cmds                   =         3455   # Number of PRE commands
num_ondemand_pres              =           34   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2648951   # Cyles of rank active rank.0
rank_active_cycles.1           =      2535328   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7351049   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7464672   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13018   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          188   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           67   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           25   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           10   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6802   # Read request latency (cycles)
read_latency[40-59]            =         4313   # Read request latency (cycles)
read_latency[60-79]            =         1079   # Read request latency (cycles)
read_latency[80-99]            =          473   # Read request latency (cycles)
read_latency[100-119]          =          315   # Read request latency (cycles)
read_latency[120-139]          =          266   # Read request latency (cycles)
read_latency[140-159]          =          207   # Read request latency (cycles)
read_latency[160-179]          =          181   # Read request latency (cycles)
read_latency[180-199]          =          140   # Read request latency (cycles)
read_latency[200-]             =          927   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  5.92825e+07   # Read energy
act_energy                     =  9.48024e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5285e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58304e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.65295e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.58204e+09   # Active standby energy rank.1
average_read_latency           =      66.1781   # Average read request latency (cycles)
average_interarrival           =      680.107   # Average request interarrival latency (cycles)
total_energy                   =  1.11199e+10   # Total energy (pJ)
average_power                  =      1111.99   # Average power (mW)
average_bandwidth              =     0.125466   # Average bandwidth
