<profile>

<section name = "Vivado HLS Report for 'Write_C_buf'" level="0">
<item name = "Date">Sun Feb 28 11:05:49 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">conv_v1.prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 801, 10.000 ns, 8.010 us, 1, 801, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 800, 11 ~ 20, -, -, 0 ~ 40, no</column>
<column name=" + Inner">8, 17, 9, 1, 1, 1 ~ 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 9, 0, 772, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">0, -, 785, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_217_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln293_fu_273_p2">*, 0, 0, 20, 32, 3</column>
<column name="mul_ln299_1_fu_333_p2">*, 0, 0, 62, 10, 10</column>
<column name="mul_ln299_fu_320_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln301_1_fu_359_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln301_fu_354_p2">*, 0, 0, 20, 32, 3</column>
<column name="add_ln293_1_fu_255_p2">+, 0, 0, 11, 1, 3</column>
<column name="add_ln293_fu_241_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln299_1_fu_348_p2">+, 0, 0, 32, 10, 10</column>
<column name="add_ln299_2_fu_298_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln299_fu_342_p2">+, 0, 0, 32, 10, 10</column>
<column name="add_ln301_1_fu_374_p2">+, 0, 0, 32, 10, 10</column>
<column name="add_ln301_fu_368_p2">+, 0, 0, 32, 10, 10</column>
<column name="c_fu_394_p2">+, 0, 0, 38, 31, 1</column>
<column name="cho_fu_380_p2">+, 0, 0, 39, 1, 32</column>
<column name="p_1_idx8_fu_282_p2">+, 0, 0, 71, 64, 64</column>
<column name="sum1_fu_304_p2">+, 0, 0, 32, 64, 64</column>
<column name="sum_fu_309_p2">+, 0, 0, 32, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln293_fu_236_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln295_fu_231_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln297_fu_292_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln293_1_fu_261_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln293_fu_247_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Out_ddr_blk_n_AW">9, 2, 1, 2</column>
<column name="Out_ddr_blk_n_B">9, 2, 1, 2</column>
<column name="Out_ddr_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="c_0_reg_160">9, 2, 31, 62</column>
<column name="cho_0_reg_194">9, 2, 32, 64</column>
<column name="indvar_flatten_reg_138">9, 2, 64, 128</column>
<column name="p_1_idx_reg_171">9, 2, 64, 128</column>
<column name="p_2_rec_reg_183">9, 2, 64, 128</column>
<column name="r_0_reg_149">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Out_buf_load_reg_495">32, 0, 32, 0</column>
<column name="Out_ddr_addr_reg_469">32, 0, 32, 0</column>
<column name="add_ln293_reg_425">64, 0, 64, 0</column>
<column name="add_ln299_1_reg_475">10, 0, 10, 0</column>
<column name="add_ln301_1_reg_480">10, 0, 10, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="bound_reg_411">64, 0, 64, 0</column>
<column name="c_0_reg_160">31, 0, 31, 0</column>
<column name="cho_0_reg_194">32, 0, 32, 0</column>
<column name="icmp_ln297_reg_460">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_138">64, 0, 64, 0</column>
<column name="mul_ln293_reg_445">32, 0, 32, 0</column>
<column name="p_1_idx8_reg_455">64, 0, 64, 0</column>
<column name="p_1_idx_reg_171">64, 0, 64, 0</column>
<column name="p_2_rec_reg_183">64, 0, 64, 0</column>
<column name="r_0_reg_149">3, 0, 3, 0</column>
<column name="select_ln293_1_reg_435">3, 0, 3, 0</column>
<column name="select_ln293_reg_430">31, 0, 31, 0</column>
<column name="sext_reg_416">30, 0, 64, 34</column>
<column name="trunc_ln299_reg_450">10, 0, 10, 0</column>
<column name="zext_ln293_reg_440">3, 0, 32, 29</column>
<column name="Out_ddr_addr_reg_469">64, 32, 32, 0</column>
<column name="icmp_ln297_reg_460">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Write_C_buf, return value</column>
<column name="Out_buf_address0">out, 9, ap_memory, Out_buf, array</column>
<column name="Out_buf_ce0">out, 1, ap_memory, Out_buf, array</column>
<column name="Out_buf_q0">in, 32, ap_memory, Out_buf, array</column>
<column name="Out_buf_address1">out, 9, ap_memory, Out_buf, array</column>
<column name="Out_buf_ce1">out, 1, ap_memory, Out_buf, array</column>
<column name="Out_buf_we1">out, 1, ap_memory, Out_buf, array</column>
<column name="Out_buf_d1">out, 32, ap_memory, Out_buf, array</column>
<column name="m_axi_Out_ddr_AWVALID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWREADY">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWADDR">out, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWLEN">out, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWSIZE">out, 3, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWBURST">out, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWLOCK">out, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWCACHE">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWPROT">out, 3, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWQOS">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWREGION">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_AWUSER">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WVALID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WREADY">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WDATA">out, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WSTRB">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WLAST">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_WUSER">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARVALID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARREADY">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARADDR">out, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARID">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARLEN">out, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARSIZE">out, 3, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARBURST">out, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARLOCK">out, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARCACHE">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARPROT">out, 3, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARQOS">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARREGION">out, 4, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_ARUSER">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RVALID">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RREADY">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RDATA">in, 32, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RLAST">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RID">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RUSER">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_RRESP">in, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_BVALID">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_BREADY">out, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_BRESP">in, 2, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_BID">in, 1, m_axi, Out_ddr, pointer</column>
<column name="m_axi_Out_ddr_BUSER">in, 1, m_axi, Out_ddr, pointer</column>
<column name="Out_ddr_offset">in, 30, ap_none, Out_ddr_offset, scalar</column>
<column name="Out_ddr_offset1">in, 64, ap_none, Out_ddr_offset1, scalar</column>
<column name="row">in, 32, ap_none, row, scalar</column>
<column name="p_c_s">in, 32, ap_none, p_c_s, pointer</column>
<column name="p_chout_s">in, 32, ap_none, p_chout_s, pointer</column>
</table>
</item>
</section>
</profile>
