INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:24:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.300ns period=6.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.600ns  (clk rise@6.600ns - clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 3.701ns (56.041%)  route 2.903ns (43.959%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.083 - 6.600 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1468, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X20Y73         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[9]/Q
                         net (fo=1, routed)           0.356     1.096    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[8]
    SLICE_X20Y73         LUT6 (Prop_lut6_I2_O)        0.122     1.218 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0/O
                         net (fo=1, routed)           0.366     1.584    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0_n_0
    SLICE_X20Y75         LUT5 (Prop_lut5_I4_O)        0.043     1.627 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.627    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X20Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.865 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.865    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.915 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.915    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.965 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.015 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.015    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.065 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.065    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.115 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.115    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X20Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.165 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.165    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.215 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.215    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.317 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=22, routed)          0.331     2.648    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X17Y83         LUT2 (Prop_lut2_I1_O)        0.119     2.767 f  mulf1/operator/RoundingAdder/Mfull_c0_i_32__0/O
                         net (fo=2, routed)           0.340     3.106    mulf1/operator/RoundingAdder/Mfull_c0_i_32__0_n_0
    SLICE_X17Y83         LUT6 (Prop_lut6_I3_O)        0.043     3.149 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27__0/O
                         net (fo=1, routed)           0.169     3.319    mulf1/operator/RoundingAdder/Mfull_c0_i_27__0_n_0
    SLICE_X18Y83         LUT5 (Prop_lut5_I4_O)        0.043     3.362 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.253     3.615    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X18Y82         LUT4 (Prop_lut4_I0_O)        0.043     3.658 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.325     3.983    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X18Y80         LUT6 (Prop_lut6_I1_O)        0.043     4.026 r  mulf1/operator/RoundingAdder/Mfull_c0_i_14__0/O
                         net (fo=1, routed)           0.211     4.237    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[3]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[3]_P[20])
                                                      2.280     6.517 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[20]
                         net (fo=2, routed)           0.552     7.069    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][3]
    SLICE_X23Y83         LUT5 (Prop_lut5_I3_O)        0.043     7.112 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.112    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[2]_0[1]
    SLICE_X23Y83         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.600     6.600 r  
                                                      0.000     6.600 r  clk (IN)
                         net (fo=1468, unset)         0.483     7.083    mulf2/operator/SignificandMultiplication/clk
    SLICE_X23Y83         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/C
                         clock pessimism              0.000     7.083    
                         clock uncertainty           -0.035     7.047    
    SLICE_X23Y83         FDRE (Setup_fdre_C_D)        0.033     7.080    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                 -0.032    




