# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../MiniMIPS32.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" \

sv xil_defaultlib  --include "D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/defines.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/exe_stage.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/id_stage.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/if_stage.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/mem_stage.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/regfile.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/wb_stage.sv" \
"../../../../MiniMIPS32.srcs/sources_1/imports/MiniMIPS32/MiniMIPS32_SYS.sv" \
"../../../../MiniMIPS32.srcs/sim_1/imports/MiniMIPS32/MiniMIPS32_SYS_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
