Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 07:29:29 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line31/counter_anode/clock_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.518        0.000                      0                   33        0.288        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.518        0.000                      0                   33        0.288        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 3.795ns (50.747%)  route 3.683ns (49.253%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.302 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.302    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.636 r  nolabel_line31/counter_anode/cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.636    nolabel_line31/counter_anode/cycle_count_reg[28]_i_1_n_6
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[29]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    nolabel_line31/counter_anode/cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 3.774ns (50.608%)  route 3.683ns (49.392%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.302 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.302    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.615 r  nolabel_line31/counter_anode/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.615    nolabel_line31/counter_anode/cycle_count_reg[28]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[31]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    nolabel_line31/counter_anode/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 3.700ns (50.113%)  route 3.683ns (49.887%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.302 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.302    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.541 r  nolabel_line31/counter_anode/cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.541    nolabel_line31/counter_anode/cycle_count_reg[28]_i_1_n_5
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[30]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    nolabel_line31/counter_anode/cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 3.684ns (50.005%)  route 3.683ns (49.995%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.302 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.302    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.525 r  nolabel_line31/counter_anode/cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.525    nolabel_line31/counter_anode/cycle_count_reg[28]_i_1_n_7
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    nolabel_line31/counter_anode/cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 3.681ns (49.985%)  route 3.683ns (50.015%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.522    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_6
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    nolabel_line31/counter_anode/cycle_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 3.660ns (49.842%)  route 3.683ns (50.158%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.501 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.501    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_4
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[27]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    nolabel_line31/counter_anode/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 3.586ns (49.331%)  route 3.683ns (50.669%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.427 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.427    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_5
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    nolabel_line31/counter_anode/cycle_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 3.570ns (49.219%)  route 3.683ns (50.781%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.411 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.411    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_7
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDRE (Setup_fdre_C_D)        0.062    15.155    nolabel_line31/counter_anode/cycle_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 3.567ns (49.198%)  route 3.683ns (50.802%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.408 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.408    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_6
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    nolabel_line31/counter_anode/cycle_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 3.546ns (49.051%)  route 3.683ns (50.949%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  nolabel_line31/counter_anode/cycle_count_reg[1]/Q
                         net (fo=2, routed)           0.455     6.069    nolabel_line31/counter_anode/cycle_count_reg[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.725 r  nolabel_line31/counter_anode/clock_div_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.725    nolabel_line31/counter_anode/clock_div_reg_i_15_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.038 f  nolabel_line31/counter_anode/clock_div_reg_i_14/O[3]
                         net (fo=1, routed)           0.958     7.996    nolabel_line31/counter_anode/cycle_count2[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.306     8.302 f  nolabel_line31/counter_anode/clock_div_i_13/O
                         net (fo=1, routed)           0.575     8.877    nolabel_line31/counter_anode/clock_div_i_13_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.001 f  nolabel_line31/counter_anode/clock_div_i_11/O
                         net (fo=1, routed)           0.436     9.437    nolabel_line31/counter_anode/clock_div_i_11_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.561 f  nolabel_line31/counter_anode/clock_div_i_5/O
                         net (fo=1, routed)           0.403     9.964    nolabel_line31/counter_anode/clock_div_i_5_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.088 f  nolabel_line31/counter_anode/clock_div_i_2/O
                         net (fo=34, routed)          0.856    10.944    nolabel_line31/counter_anode/load
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.068 r  nolabel_line31/counter_anode/cycle_count[0]_i_5/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line31/counter_anode/cycle_count[0]_i_5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.732    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.960    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.074    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.387 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.387    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_4
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y14         FDRE (Setup_fdre_C_D)        0.062    15.156    nolabel_line31/counter_anode/cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/clock_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/clock_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line31/counter_anode/clock_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line31/counter_anode/clock_div_reg/Q
                         net (fo=11, routed)          0.193     1.809    nolabel_line31/counter_anode/CLK
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  nolabel_line31/counter_anode/clock_div_i_1/O
                         net (fo=1, routed)           0.000     1.854    nolabel_line31/counter_anode/clock_div_i_1_n_0
    SLICE_X61Y10         FDRE                                         r  nolabel_line31/counter_anode/clock_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  nolabel_line31/counter_anode/clock_div_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.091     1.566    nolabel_line31/counter_anode/clock_div_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line31/counter_anode/cycle_count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.785    nolabel_line31/counter_anode/cycle_count_reg[15]
    SLICE_X63Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  nolabel_line31/counter_anode/cycle_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line31/counter_anode/cycle_count[12]_i_2_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  nolabel_line31/counter_anode/cycle_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line31/counter_anode/cycle_count_reg[12]_i_1_n_4
    SLICE_X63Y12         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    nolabel_line31/counter_anode/cycle_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line31/counter_anode/cycle_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.786    nolabel_line31/counter_anode/cycle_count_reg[11]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  nolabel_line31/counter_anode/cycle_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    nolabel_line31/counter_anode/cycle_count[8]_i_2_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  nolabel_line31/counter_anode/cycle_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    nolabel_line31/counter_anode/cycle_count_reg[8]_i_1_n_4
    SLICE_X63Y11         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    nolabel_line31/counter_anode/cycle_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/counter_anode/cycle_count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.784    nolabel_line31/counter_anode/cycle_count_reg[19]
    SLICE_X63Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  nolabel_line31/counter_anode/cycle_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.829    nolabel_line31/counter_anode/cycle_count[16]_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  nolabel_line31/counter_anode/cycle_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line31/counter_anode/cycle_count_reg[16]_i_1_n_4
    SLICE_X63Y13         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line31/counter_anode/cycle_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/counter_anode/cycle_count_reg[23]/Q
                         net (fo=2, routed)           0.169     1.784    nolabel_line31/counter_anode/cycle_count_reg[23]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  nolabel_line31/counter_anode/cycle_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.829    nolabel_line31/counter_anode/cycle_count[20]_i_2_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  nolabel_line31/counter_anode/cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line31/counter_anode/cycle_count_reg[20]_i_1_n_4
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line31/counter_anode/cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line31/counter_anode/cycle_count_reg[31]/Q
                         net (fo=2, routed)           0.169     1.783    nolabel_line31/counter_anode/cycle_count_reg[31]
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  nolabel_line31/counter_anode/cycle_count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line31/counter_anode/cycle_count[28]_i_2_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  nolabel_line31/counter_anode/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    nolabel_line31/counter_anode/cycle_count_reg[28]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[31]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line31/counter_anode/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line31/counter_anode/cycle_count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.787    nolabel_line31/counter_anode/cycle_count_reg[3]
    SLICE_X63Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  nolabel_line31/counter_anode/cycle_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.832    nolabel_line31/counter_anode/cycle_count[0]_i_3_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_4
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    nolabel_line31/counter_anode/cycle_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line31/counter_anode/cycle_count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.786    nolabel_line31/counter_anode/cycle_count_reg[7]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  nolabel_line31/counter_anode/cycle_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.831    nolabel_line31/counter_anode/cycle_count[4]_i_2_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  nolabel_line31/counter_anode/cycle_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    nolabel_line31/counter_anode/cycle_count_reg[4]_i_1_n_4
    SLICE_X63Y10         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    nolabel_line31/counter_anode/cycle_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line31/counter_anode/cycle_count_reg[27]/Q
                         net (fo=2, routed)           0.169     1.784    nolabel_line31/counter_anode/cycle_count_reg[27]
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  nolabel_line31/counter_anode/cycle_count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.829    nolabel_line31/counter_anode/cycle_count[24]_i_2_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  nolabel_line31/counter_anode/cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line31/counter_anode/cycle_count_reg[24]_i_1_n_4
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[27]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    nolabel_line31/counter_anode/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 nolabel_line31/counter_anode/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/counter_anode/cycle_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.520%)  route 0.167ns (39.480%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  nolabel_line31/counter_anode/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.785    nolabel_line31/counter_anode/cycle_count_reg[0]
    SLICE_X63Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  nolabel_line31/counter_anode/cycle_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line31/counter_anode/cycle_count[0]_i_6_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  nolabel_line31/counter_anode/cycle_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    nolabel_line31/counter_anode/cycle_count_reg[0]_i_1_n_7
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    nolabel_line31/counter_anode/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  nolabel_line31/counter_anode/cycle_count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    nolabel_line31/counter_anode/cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   nolabel_line31/counter_anode/cycle_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   nolabel_line31/counter_anode/cycle_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   nolabel_line31/counter_anode/cycle_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   nolabel_line31/counter_anode/cycle_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   nolabel_line31/counter_anode/cycle_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   nolabel_line31/counter_anode/cycle_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   nolabel_line31/counter_anode/cycle_count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   nolabel_line31/counter_anode/cycle_count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   nolabel_line31/counter_anode/cycle_count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   nolabel_line31/counter_anode/cycle_count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   nolabel_line31/counter_anode/cycle_count_reg[30]/C



