Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/SoC/bai9/bai91/ --output-directory=D:/SoC/bai9/bai91/system/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:D:/SoC/bai9/bai91/system.sopcinfo --report-file=html:D:/SoC/bai9/bai91/system.html --report-file=sip:D:/SoC/bai9/bai91/system/simulation/system.sip --report-file=csv:D:/SoC/bai9/bai91/system.csv --report-file=spd:D:/SoC/bai9/bai91/system.spd --report-file=cmp:D:/SoC/bai9/bai91/system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/bai9/bai91/system.qsys
Progress: Loading bai91/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Memory_0 [Memory 1.0]
Progress: Parameterizing module Memory_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system: Generating system "system" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 42 connections
Info: merlin_domain_transform: After transform: 22 modules, 110 connections
Info: merlin_router_transform: After transform: 28 modules, 133 connections
Info: reset_adaptation_transform: After transform: 30 modules, 112 connections
Info: merlin_network_to_switch_transform: After transform: 41 modules, 138 connections
Info: merlin_mm_transform: After transform: 41 modules, 138 connections
Info: merlin_interrupt_mapper_transform: After transform: 42 modules, 141 connections
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0001_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.04.09 10:40:22 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.04.09 10:40:24 (*)   Creating 'C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0001_nios2_qsys_0_gen//system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2024.04.09 10:40:24 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.04.09 10:40:24 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.04.09 10:40:26 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0002_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9822_7257155059071909206.dir/0003_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Memory_0: "system" instantiated Memory "Memory_0"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_003: "system" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/SoC/bai9/bai91/system/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/SoC/bai9/bai91/system/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 23 modules, 69 files, 1297447 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/SoC/bai9/bai91/system.spd --output-directory=D:/SoC/bai9/bai91/system/simulation/
Info: Doing: ip-make-simscript --spd=D:/SoC/bai9/bai91/system.spd --output-directory=D:/SoC/bai9/bai91/system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/SoC/bai9/bai91/system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/SoC/bai9/bai91/system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/SoC/bai9/bai91/system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/SoC/bai9/bai91/system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/SoC/bai9/bai91/system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: D:/SoC/bai9/bai91/system/testbench/system.ipx
Info: ip-generate --project-directory=D:/SoC/bai9/bai91/ --output-directory=D:/SoC/bai9/bai91/ --report-file=sopcinfo:D:/SoC/bai9/bai91/system.sopcinfo --report-file=html:D:/SoC/bai9/bai91/system.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/bai9/bai91/system.qsys
Progress: Loading bai91/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Memory_0 [Memory 1.0]
Progress: Parameterizing module Memory_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.13 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.14 seconds
Info: C:/Users/nhoxd/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0.00 seconds
Info: D:/SoC/bai9/bai91/system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:/SoC/bai9/bai91/system/testbench/system.ipx
Progress: Loading bai91/system.qsys
Info: D:/SoC/bai9/bai91/* matched 16 files in 0.00 seconds
Info: D:/SoC/bai9/bai91/ip/**/* matched 0 files in 0.00 seconds
Info: D:/SoC/bai9/bai91/*/* matched 6 files in 0.00 seconds
Info: D:/SoC/bai9/bai91/system/testbench/system.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: D:/SoC/bai9/bai91/system/testbench/* matched 1 files in 0.01 seconds
Info: D:/SoC/bai9/bai91/system/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.19 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.19 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: system
Info: TB_Gen: System design is: system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: create_system system_tb
Info: add_instance system_inst system 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces system_inst
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: add_instance system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst clk clockRate
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: add_connection system_inst_clk_bfm.clk system_inst.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: add_instance system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports system_inst reset
Info: get_instance_interface_port_property system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst reset associatedClock
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Warning: TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Info: add_connection system_inst_clk_bfm.clk system_inst_reset_bfm.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: add_connection system_inst_reset_bfm.reset system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: system_tb.qsys
Info: TB_Gen: Saving testbench system: system_tb.qsys
Info: save_system system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/SoC/bai9/bai91/system/testbench/system_tb.qsys
Info: Done
Info: ip-generate --project-directory=D:/SoC/bai9/bai91/system/testbench/ --output-directory=D:/SoC/bai9/bai91/system/testbench/system_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:D:/SoC/bai9/bai91/system/testbench/system_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/bai9/bai91/system/testbench/system_tb.qsys --report-file=csv:D:/SoC/bai9/bai91/system_tb.csv --report-file=spd:D:/SoC/bai9/bai91/system_tb.spd
Progress: Loading testbench/system_tb.qsys
Progress: Reading input file
Progress: Adding system_inst [system 1.0]
Progress: Parameterizing module system_inst
Progress: Adding system_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module system_inst_clk_bfm
Progress: Adding system_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: system_tb.system_inst.Memory_0: Component Memory 1.0 not found or could not be instantiated
Info: system_tb.system_inst_clk_bfm: Elaborate: altera_clock_source
Info: system_tb.system_inst_clk_bfm:            $Revision: #1 $
Info: system_tb.system_inst_clk_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Elaborate: altera_reset_source
Info: system_tb.system_inst_reset_bfm:            $Revision: #1 $
Info: system_tb.system_inst_reset_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Reset is negatively asserted.
Info: system_tb: Generating system_tb "system_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Error: An unexpected error occurred during Generate: java.lang.NullPointerException
