Netlist file: /home/vlad/Documents/level_project/work_pnr/level.net   Architecture file: /home/vlad/efinity/2021.1/arch/./arch_oph_77x162_b3_d1.xml
Array size: 77 x 162 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
level_inst/led_o[0]~FF	71	134	0	#0
level_inst/raw_buffer[0]~FF	59	138	0	#1
level_inst/i2c_command_byte[0]~FF	51	123	0	#2
level_inst/i2c_write~FF	61	128	0	#3
level_inst/led_o[1]~FF	73	131	0	#4
level_inst/led_o[2]~FF	69	130	0	#5
level_inst/led_o[3]~FF	73	130	0	#6
level_inst/led_o[4]~FF	71	132	0	#7
level_inst/led_o[5]~FF	73	133	0	#8
level_inst/led_o[6]~FF	75	131	0	#9
level_inst/led_o[7]~FF	75	130	0	#10
level_inst/led_o[8]~FF	75	129	0	#11
level_inst/raw_buffer[1]~FF	59	123	0	#12
level_inst/raw_buffer[2]~FF	59	135	0	#13
level_inst/raw_buffer[3]~FF	67	126	0	#14
level_inst/raw_buffer[4]~FF	71	124	0	#15
level_inst/raw_buffer[5]~FF	63	121	0	#16
level_inst/raw_buffer[6]~FF	71	122	0	#17
level_inst/raw_buffer[7]~FF	67	121	0	#18
level_inst/i2c_command_byte[1]~FF	53	129	0	#19
level_inst/i2c_command_byte[2]~FF	61	129	0	#20
level_inst/i2c_read~FF	55	134	0	#21
level_inst/error_led_o~FF	59	133	0	#22
level_inst/state[3]~FF	59	130	0	#23
level_inst/state[4]~FF	59	141	0	#24
level_inst/state[5]~FF	61	126	0	#25
level_inst/state[6]~FF	61	143	0	#26
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[0]~FF	49	118	0	#27
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[0]~FF	51	118	0	#28
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data3~FF	47	133	0	#29
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_o~FF	49	73	0	#30
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data2~FF	43	132	0	#31
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/write_p~FF	51	129	0	#32
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStartS0~FF	55	79	0	#33
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data4~FF	47	128	0	#34
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_o~FF	55	77	0	#35
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart1~FF	51	94	0	#36
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[0]~FF	29	89	0	#37
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStop~FF	37	75	0	#38
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/genStart~FF	53	72	0	#39
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS1~FF	39	71	0	#40
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mstaS0~FF	49	75	0	#41
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int_p1~FF	55	83	0	#42
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int_p1~FF	75	87	0	#43
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[0]~FF	71	85	0	#44
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[0]~FF	53	107	0	#45
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[0]~FF	65	88	0	#46
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_int~FF	75	89	0	#47
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[5]~FF	59	73	0	#48
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_1~FF	75	80	0	#49
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclIn_0~FF	75	67	0	#50
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutMaster~FF	71	82	0	#51
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_next_p1~FF	37	60	0	#52
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[0]~FF	75	91	0	#53
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_int~FF	39	76	0	#54
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[4]~FF	59	67	0	#55
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_1~FF	39	59	0	#56
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[0]~FF	39	109	0	#57
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[3]~FF	59	76	0	#58
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data1~FF	37	132	0	#59
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/master~FF	61	92	0	#60
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete1~FF	51	120	0	#61
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/xfer_complete2~FF	31	119	0	#62
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaIn_0~FF	47	59	0	#63
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[0]~FF	39	115	0	#64
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[0]~FF	63	106	0	#65
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detectStopS0~FF	55	86	0	#66
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data0~FF	53	136	0	#67
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/read_p~FF	47	131	0	#68
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data4~FF	47	136	0	#69
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/data_cnt[0]~FF	47	119	0	#70
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data3~FF	43	135	0	#71
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data2~FF	41	136	0	#72
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_rdflag/data1~FF	35	136	0	#73
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[0]~FF	63	119	0	#74
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_pgfts_wrflag/data0~FF	47	132	0	#75
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[0]~FF	13	110	0	#76
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[1]~FF	63	101	0	#77
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[10]~FF	69	85	0	#78
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sdaOutSlave~FF	49	87	0	#79
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[9]~FF	73	85	0	#80
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[0]~FF	53	88	0	#81
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[8]~FF	73	105	0	#82
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/wait_uc~FF	35	92	0	#83
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[7]~FF	73	65	0	#84
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[6]~FF	67	85	0	#85
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[5]~FF	65	85	0	#86
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[4]~FF	67	84	0	#87
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[0]~FF	61	64	0	#88
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[3]~FF	75	85	0	#89
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[2]~FF	65	105	0	#90
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/detect_start_pulse~FF	71	76	0	#91
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mclkCount[1]~FF	61	85	0	#92
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[0]~FF	63	96	0	#93
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/uc_wr_data_p1~FF	55	97	0	#94
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[2]~FF	71	112	0	#95
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[1]~FF	59	112	0	#96
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]~FF	75	88	0	#97
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[0]~FF	71	105	0	#98
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[0]~FF	63	114	0	#99
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]~FF	37	56	0	#100
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/arb_lost~FF	65	78	0	#101
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[2]~FF	69	74	0	#102
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[7]~FF	67	76	0	#103
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBSR[7]~FF	59	120	0	#104
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mscl_state[6]~FF	59	81	0	#105
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1~FF	43	96	0	#106
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr2~FF	43	94	0	#107
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/rep_start~FF	55	88	0	#108
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_busy~FF	43	108	0	#109
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbbS0~FF	53	59	0	#110
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_arb_lost~FF	59	57	0	#111
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_rxak~FF	39	112	0	#112
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF	37	55	0	#113
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/msta~FF	47	94	0	#114
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[1]~FF	29	88	0	#115
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[2]~FF	35	86	0	#116
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sscl_state[3]~FF	31	85	0	#117
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[1]~FF	51	91	0	#118
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[2]~FF	51	89	0	#119
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[3]~FF	53	91	0	#120
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[4]~FF	47	91	0	#121
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[5]~FF	47	89	0	#122
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[6]~FF	43	91	0	#123
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[7]~FF	41	91	0	#124
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[8]~FF	27	91	0	#125
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[9]~FF	47	71	0	#126
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sclkCount[10]~FF	35	91	0	#127
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[1]~FF	61	90	0	#128
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[2]~FF	61	91	0	#129
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[3]~FF	61	82	0	#130
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[4]~FF	63	80	0	#131
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[5]~FF	59	92	0	#132
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[6]~FF	65	96	0	#133
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2c_state[7]~FF	47	90	0	#134
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[0]~FF	69	92	0	#135
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[1]~FF	73	92	0	#136
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[2]~FF	73	91	0	#137
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/bitCount[3]~FF	71	91	0	#138
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[1]~FF	59	95	0	#139
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[2]~FF	61	95	0	#140
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[3]~FF	53	95	0	#141
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[4]~FF	59	99	0	#142
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[5]~FF	63	95	0	#143
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[6]~FF	63	99	0	#144
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/i2cHeader[7]~FF	61	99	0	#145
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[3]~FF	71	121	0	#146
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[4]~FF	71	111	0	#147
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[5]~FF	65	112	0	#148
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[6]~FF	71	113	0	#149
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/shiftReg[7]~FF	51	117	0	#150
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[1]~FF	59	113	0	#151
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[2]~FF	61	120	0	#152
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[3]~FF	71	117	0	#153
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[4]~FF	69	112	0	#154
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[5]~FF	63	113	0	#155
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[6]~FF	67	116	0	#156
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MODR[7]~FF	61	119	0	#157
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[1]~FF	49	109	0	#158
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[2]~FF	49	113	0	#159
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/current_st[3]~FF	49	119	0	#160
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[1]~FF	49	129	0	#161
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[2]~FF	49	133	0	#162
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[3]~FF	53	115	0	#163
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[4]~FF	49	121	0	#164
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[6]~FF	69	116	0	#165
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MIDR[7]~FF	69	115	0	#166
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[2]~FF	69	102	0	#167
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[3]~FF	49	82	0	#168
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF	49	94	0	#169
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[5]~FF	51	102	0	#170
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[6]~FF	67	100	0	#171
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/mbcr_write0[1]~FF	43	107	0	#172
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_wr_data0[1]~FF	41	106	0	#173
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/uc_rd_data0[1]~FF	39	114	0	#174
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[1]~FF	51	111	0	#175
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[2]~FF	51	105	0	#176
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[3]~FF	51	104	0	#177
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[4]~FF	55	107	0	#178
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[5]~FF	61	107	0	#179
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[6]~FF	59	111	0	#180
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/byte_cnt[7]~FF	59	108	0	#181
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[1]~FF	59	118	0	#182
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[2]~FF	55	120	0	#183
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[3]~FF	67	118	0	#184
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[4]~FF	71	120	0	#185
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[5]~FF	63	117	0	#186
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[6]~FF	67	120	0	#187
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_data_out[7]~FF	53	120	0	#188
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/i2c_slave_addr0[4]~FF	53	99	0	#189
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[1]~FF	25	110	0	#190
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[2]~FF	31	108	0	#191
u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/soft_rst_reg[3]~FF	41	108	0	#192
clk		78	85	1	#193
reset_i		78	145	1	#194
sda_oe		78	26	0	#195
sda_o		78	25	0	#196
sda_i		78	25	1	#197
scl_oe		78	23	0	#198
scl_o		78	22	0	#199
scl_i		78	22	1	#200
error_led_o	0	105	0	#201
led_o[8]	78	92	0	#202
led_o[7]	78	97	0	#203
led_o[6]	78	102	0	#204
led_o[5]	78	107	0	#205
led_o[4]	78	112	0	#206
led_o[3]	78	125	0	#207
led_o[2]	78	130	0	#208
led_o[1]	78	142	0	#209
led_o[0]	78	155	0	#210
LUT__643	59	134	0	#211
LUT__644	54	141	0	#212
LUT__645	62	132	0	#213
LUT__646	59	139	0	#214
LUT__647	59	137	0	#215
LUT__648	59	121	0	#216
LUT__649	51	134	0	#217
LUT__650	61	122	0	#218
LUT__651	52	122	0	#219
LUT__652	51	122	0	#220
LUT__654	60	127	0	#221
LUT__656	71	130	0	#222
LUT__660	72	132	0	#223
LUT__661	70	133	0	#224
LUT__662	72	127	0	#225
LUT__663	75	127	0	#226
LUT__669	56	128	0	#227
LUT__670	61	134	0	#228
LUT__671	60	138	0	#229
LUT__672	60	134	0	#230
LUT__673	54	123	0	#231
LUT__674	61	139	0	#232
LUT__675	60	129	0	#233
LUT__678	59	126	0	#234
LUT__679	59	127	0	#235
LUT__681	49	125	0	#236
LUT__682	49	126	0	#237
LUT__683	49	115	0	#238
LUT__684	49	144	0	#239
LUT__685	58	125	0	#240
LUT__686	58	144	0	#241
LUT__687	56	120	0	#242
LUT__688	54	127	0	#243
LUT__689	54	146	0	#244
LUT__690	62	143	0	#245
LUT__691	62	146	0	#246
LUT__692	60	128	0	#247
LUT__693	56	140	0	#248
LUT__694	60	140	0	#249
LUT__695	59	146	0	#250
LUT__697	58	141	0	#251
LUT__698	60	141	0	#252
LUT__699	59	148	0	#253
LUT__700	59	128	0	#254
LUT__703	53	143	0	#255
LUT__704	59	143	0	#256
LUT__706	49	111	0	#257
LUT__707	51	131	0	#258
LUT__708	50	111	0	#259
LUT__709	50	113	0	#260
LUT__710	46	115	0	#261
LUT__711	59	107	0	#262
LUT__712	51	107	0	#263
LUT__713	63	120	0	#264
LUT__714	49	120	0	#265
LUT__715	46	118	0	#266
LUT__716	46	123	0	#267
LUT__717	48	121	0	#268
LUT__718	48	120	0	#269
LUT__719	46	120	0	#270
LUT__721	51	114	0	#271
LUT__723	51	119	0	#272
LUT__724	53	116	0	#273
LUT__725	51	116	0	#274
LUT__726	61	76	0	#275
LUT__727	63	88	0	#276
LUT__728	31	83	0	#277
LUT__732	69	77	0	#278
LUT__733	59	85	0	#279
LUT__734	70	83	0	#280
LUT__735	73	83	0	#281
LUT__736	70	81	0	#282
LUT__737	59	74	0	#283
LUT__738	63	74	0	#284
LUT__739	60	77	0	#285
LUT__740	58	76	0	#286
LUT__741	73	84	0	#287
LUT__742	59	83	0	#288
LUT__743	55	76	0	#289
LUT__744	58	74	0	#290
LUT__745	58	77	0	#291
LUT__746	53	89	0	#292
LUT__747	27	89	0	#293
LUT__748	41	89	0	#294
LUT__749	31	89	0	#295
LUT__750	29	85	0	#296
LUT__751	48	79	0	#297
LUT__752	51	77	0	#298
LUT__754	62	99	0	#299
LUT__755	62	95	0	#300
LUT__756	62	92	0	#301
LUT__757	48	96	0	#302
LUT__758	75	90	0	#303
LUT__759	42	92	0	#304
LUT__760	29	92	0	#305
LUT__761	36	86	0	#306
LUT__762	32	85	0	#307
LUT__763	32	89	0	#308
LUT__766	46	77	0	#309
LUT__767	37	77	0	#310
LUT__769	52	72	0	#311
LUT__770	65	84	0	#312
LUT__771	64	84	0	#313
LUT__772	63	86	0	#314
LUT__773	60	88	0	#315
LUT__774	59	82	0	#316
LUT__775	65	82	0	#317
LUT__776	63	82	0	#318
LUT__777	64	82	0	#319
LUT__778	64	85	0	#320
LUT__779	49	100	0	#321
LUT__780	46	100	0	#322
LUT__781	52	106	0	#323
LUT__782	49	106	0	#324
LUT__783	49	107	0	#325
LUT__784	49	104	0	#326
LUT__785	52	104	0	#327
LUT__786	52	107	0	#328
LUT__787	42	107	0	#329
LUT__788	49	127	0	#330
LUT__789	47	127	0	#331
LUT__790	41	115	0	#332
LUT__791	41	111	0	#333
LUT__792	41	107	0	#334
LUT__794	62	88	0	#335
LUT__795	73	94	0	#336
LUT__796	65	76	0	#337
LUT__797	62	84	0	#338
LUT__798	59	84	0	#339
LUT__799	52	88	0	#340
LUT__801	65	74	0	#341
LUT__803	75	86	0	#342
LUT__804	47	82	0	#343
LUT__805	70	82	0	#344
LUT__807	74	90	0	#345
LUT__808	39	85	0	#346
LUT__809	63	102	0	#347
LUT__810	60	102	0	#348
LUT__811	59	102	0	#349
LUT__813	52	109	0	#350
LUT__814	38	109	0	#351
LUT__815	31	117	0	#352
LUT__819	54	106	0	#353
LUT__821	54	115	0	#354
LUT__822	54	110	0	#355
LUT__824	43	136	0	#356
LUT__827	54	108	0	#357
LUT__828	47	108	0	#358
LUT__829	47	117	0	#359
LUT__830	47	118	0	#360
LUT__831	54	120	0	#361
LUT__832	46	132	0	#362
LUT__833	64	89	0	#363
LUT__834	68	76	0	#364
LUT__835	54	89	0	#365
LUT__836	64	83	0	#366
LUT__838	75	82	0	#367
LUT__839	75	84	0	#368
LUT__841	38	89	0	#369
LUT__845	49	92	0	#370
LUT__846	34	86	0	#371
LUT__852	76	90	0	#372
LUT__853	61	73	0	#373
LUT__854	69	80	0	#374
LUT__855	69	81	0	#375
LUT__856	60	90	0	#376
LUT__857	63	94	0	#377
LUT__858	61	78	0	#378
LUT__859	55	84	0	#379
LUT__860	64	93	0	#380
LUT__861	63	93	0	#381
LUT__862	65	95	0	#382
LUT__863	65	81	0	#383
LUT__867	72	74	0	#384
LUT__869	54	91	0	#385
LUT__870	55	94	0	#386
LUT__872	58	92	0	#387
LUT__873	55	92	0	#388
LUT__874	71	92	0	#389
LUT__879	37	59	0	#390
LUT__881	67	79	0	#391
LUT__882	67	80	0	#392
LUT__885	71	94	0	#393
LUT__890	55	91	0	#394
LUT__891	54	88	0	#395
LUT__892	43	95	0	#396
LUT__893	67	60	0	#397
LUT__894	53	55	0	#398
LUT__895	62	55	0	#399
LUT__896	62	57	0	#400
LUT__897	60	112	0	#401
LUT__898	46	84	0	#402
LUT__900	35	88	0	#403
LUT__902	32	83	0	#404
LUT__909	44	89	0	#405
LUT__912	41	90	0	#406
LUT__916	61	89	0	#407
LUT__917	64	90	0	#408
LUT__918	67	90	0	#409
LUT__919	74	93	0	#410
LUT__920	68	90	0	#411
LUT__922	63	91	0	#412
LUT__923	60	95	0	#413
LUT__925	64	95	0	#414
LUT__926	59	89	0	#415
LUT__927	74	84	0	#416
LUT__928	74	81	0	#417
LUT__929	52	81	0	#418
LUT__930	61	81	0	#419
LUT__932	60	80	0	#420
LUT__934	60	91	0	#421
LUT__935	64	96	0	#422
LUT__938	46	91	0	#423
LUT__940	72	92	0	#424
LUT__941	67	91	0	#425
LUT__942	69	91	0	#426
LUT__951	50	109	0	#427
LUT__953	49	105	0	#428
LUT__955	43	119	0	#429
LUT__957	29	109	0	#430
LUT__958	49	114	0	#431
LUT__959	49	131	0	#432
LUT__967	51	99	0	#433
LUT__968	69	99	0	#434
LUT__969	49	101	0	#435
LUT__970	40	100	0	#436
LUT__971	69	100	0	#437
LUT__972	49	102	0	#438
LUT__974	49	86	0	#439
LUT__977	52	102	0	#440
LUT__978	66	100	0	#441
LUT__983	67	106	0	#442
LUT__986	58	106	0	#443
LUT__989	59	106	0	#444
LUT__994	75	26	0	#445
LUT__995	73	23	0	#446
LUT__1085	52	128	0	#447
LUT__641	71	127	0	#448
LUT__1086	53	128	0	#449
CLKBUF__0	77	85	0	#450
LUT__1088	48	92	0	#451
LUT__1089	48	91	0	#452
LUT__1090	61	96	0	#453
LUT__1091	65	92	0	#454
