// Seed: 3161140128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  reg id_5;
  always @(posedge id_4 + 1 or posedge id_2) begin
    if (1) begin
      id_3 <= id_5;
    end
  end
endmodule
