<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'" level="0">
<item name = "Date">Thu Oct 30 21:33:57 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.973 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9250, 9250, 92.500 us, 92.500 us, 9250, 9250, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8">9248, 9248, 2, 1, 1, 9248, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 202, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 81, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 49, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_17_5_32_1_1_U1879">mux_17_5_32_1_1, 0, 0, 0, 81, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln371_1_fu_388_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln371_fu_406_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln372_1_fu_535_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln372_fu_470_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln373_fu_529_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln374_1_fu_502_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln374_fu_446_p2">+, 0, 0, 18, 10, 10</column>
<column name="and_ln371_fu_464_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln371_fu_382_p2">icmp, 0, 0, 21, 14, 14</column>
<column name="icmp_ln372_fu_412_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln373_fu_458_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="or_ln372_fu_476_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln371_1_fu_426_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln371_fu_418_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln372_1_fu_490_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln372_2_fu_541_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln372_fu_482_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln371_fu_452_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="conv2_to_conv3_blk_n">9, 2, 1, 2</column>
<column name="feat_fu_118">9, 2, 6, 12</column>
<column name="i_3_fu_110">9, 2, 5, 10</column>
<column name="indvar_flatten132_fu_114">9, 2, 10, 20</column>
<column name="indvar_flatten145_fu_122">9, 2, 14, 28</column>
<column name="j_fu_106">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="feat_fu_118">6, 0, 6, 0</column>
<column name="i_3_fu_110">5, 0, 5, 0</column>
<column name="indvar_flatten132_fu_114">10, 0, 10, 0</column>
<column name="indvar_flatten145_fu_122">14, 0, 14, 0</column>
<column name="j_fu_106">5, 0, 5, 0</column>
<column name="select_ln372_reg_656">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8, return value</column>
<column name="conv2_to_conv3_din">out, 32, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_num_data_valid">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_fifo_cap">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_full_n">in, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_write">out, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="layer2_output_tile_address0">out, 10, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_ce0">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_q0">in, 32, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_1_address0">out, 10, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_ce0">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_q0">in, 32, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_2_address0">out, 10, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_ce0">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_q0">in, 32, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_3_address0">out, 10, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_ce0">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_q0">in, 32, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_4_address0">out, 10, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_ce0">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_q0">in, 32, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_5_address0">out, 10, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_ce0">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_q0">in, 32, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_6_address0">out, 10, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_ce0">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_q0">in, 32, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_7_address0">out, 10, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_ce0">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_q0">in, 32, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_8_address0">out, 10, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_ce0">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_q0">in, 32, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_9_address0">out, 10, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_ce0">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_q0">in, 32, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_10_address0">out, 10, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_ce0">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_q0">in, 32, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_11_address0">out, 10, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_ce0">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_q0">in, 32, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_12_address0">out, 10, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_ce0">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_q0">in, 32, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_13_address0">out, 10, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_ce0">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_q0">in, 32, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_14_address0">out, 10, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_ce0">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_q0">in, 32, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_15_address0">out, 10, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_ce0">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_q0">in, 32, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_16_address0">out, 10, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_ce0">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_q0">in, 32, ap_memory, layer2_output_tile_16, array</column>
</table>
</item>
</section>
</profile>
