{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clk: 16.8860"
  ],
  "cts__clock__skew__hold": 0.3941,
  "cts__clock__skew__hold__post_repair": 0.367,
  "cts__clock__skew__hold__pre_repair": 0.367,
  "cts__clock__skew__setup": 0.3941,
  "cts__clock__skew__setup__post_repair": 0.367,
  "cts__clock__skew__setup__pre_repair": 0.367,
  "cts__design__instance__area": 3012692.75,
  "cts__design__instance__area__macros": 390311.75,
  "cts__design__instance__area__macros__post_repair": 390311.75,
  "cts__design__instance__area__macros__pre_repair": 390311.75,
  "cts__design__instance__area__post_repair": 3006656.75,
  "cts__design__instance__area__pre_repair": 3006608.0,
  "cts__design__instance__area__stdcell": 2622381.0,
  "cts__design__instance__area__stdcell__post_repair": 2616345.0,
  "cts__design__instance__area__stdcell__pre_repair": 2616296.25,
  "cts__design__instance__count": 414228,
  "cts__design__instance__count__hold_buffer": 898.0,
  "cts__design__instance__count__macros": 15,
  "cts__design__instance__count__macros__post_repair": 15,
  "cts__design__instance__count__macros__pre_repair": 15,
  "cts__design__instance__count__post_repair": 413330,
  "cts__design__instance__count__pre_repair": 413327,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 414213,
  "cts__design__instance__count__stdcell__post_repair": 413315,
  "cts__design__instance__count__stdcell__pre_repair": 413312,
  "cts__design__instance__displacement__max": 58.029,
  "cts__design__instance__displacement__mean": 0.0295,
  "cts__design__instance__displacement__total": 12355.549,
  "cts__design__instance__utilization": 0.6013,
  "cts__design__instance__utilization__post_repair": 0.6001,
  "cts__design__instance__utilization__pre_repair": 0.6001,
  "cts__design__instance__utilization__stdcell": 0.5676,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5663,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5663,
  "cts__design__io": 784,
  "cts__design__io__post_repair": 784,
  "cts__design__io__pre_repair": 784,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.5845,
  "cts__power__internal__total__post_repair": 0.5845,
  "cts__power__internal__total__pre_repair": 0.5845,
  "cts__power__leakage__total": 0.0021,
  "cts__power__leakage__total__post_repair": 0.0021,
  "cts__power__leakage__total__pre_repair": 0.0021,
  "cts__power__switching__total": 0.617,
  "cts__power__switching__total__post_repair": 0.6134,
  "cts__power__switching__total__pre_repair": 0.6134,
  "cts__power__total": 1.2036,
  "cts__power__total__post_repair": 1.2,
  "cts__power__total__pre_repair": 1.2,
  "cts__route__wirelength__estimated": 13819568.7955,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9118,
  "cts__timing__drv__max_cap_limit__post_repair": 0.914,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.914,
  "cts__timing__drv__max_fanout": 1845,
  "cts__timing__drv__max_fanout__post_repair": 1845,
  "cts__timing__drv__max_fanout__pre_repair": 1845,
  "cts__timing__drv__max_fanout_limit": 10.0,
  "cts__timing__drv__max_fanout_limit__post_repair": 10.0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 10.0,
  "cts__timing__drv__max_slew": 3284,
  "cts__timing__drv__max_slew__post_repair": 3221,
  "cts__timing__drv__max_slew__pre_repair": 3222,
  "cts__timing__drv__max_slew_limit": -8.9005,
  "cts__timing__drv__max_slew_limit__post_repair": -8.9028,
  "cts__timing__drv__max_slew_limit__pre_repair": -8.9028,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 3.13,
  "cts__timing__setup__ws__post_repair": 3.19,
  "cts__timing__setup__ws__pre_repair": 3.19,
  "detailedplace__cpu__total": 326.85,
  "detailedplace__design__instance__area": 2994723.0,
  "detailedplace__design__instance__area__macros": 390311.75,
  "detailedplace__design__instance__area__stdcell": 2604411.25,
  "detailedplace__design__instance__count": 410851,
  "detailedplace__design__instance__count__macros": 15,
  "detailedplace__design__instance__count__stdcell": 410836,
  "detailedplace__design__instance__displacement__max": 131.3,
  "detailedplace__design__instance__displacement__mean": 2.713,
  "detailedplace__design__instance__displacement__total": 1114822.404,
  "detailedplace__design__instance__utilization": 0.5977,
  "detailedplace__design__instance__utilization__stdcell": 0.5637,
  "detailedplace__design__io": 784,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 2284096.0,
  "detailedplace__power__internal__total": 0.5818,
  "detailedplace__power__leakage__total": 0.002,
  "detailedplace__power__switching__total": 0.6003,
  "detailedplace__power__total": 1.1841,
  "detailedplace__route__wirelength__estimated": 13979121.9265,
  "detailedplace__runtime__total": "5:39.83",
  "detailedplace__timing__drv__hold_violation_count": 1,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.914,
  "detailedplace__timing__drv__max_fanout": 1,
  "detailedplace__timing__drv__max_fanout_limit": 10.0,
  "detailedplace__timing__drv__max_slew": 1712,
  "detailedplace__timing__drv__max_slew_limit": -8.9028,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 3.29,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 138740,
  "detailedroute__route__drc_errors__iter:10": 1,
  "detailedroute__route__drc_errors__iter:11": 1,
  "detailedroute__route__drc_errors__iter:12": 0,
  "detailedroute__route__drc_errors__iter:2": 28015,
  "detailedroute__route__drc_errors__iter:3": 25830,
  "detailedroute__route__drc_errors__iter:4": 6,
  "detailedroute__route__drc_errors__iter:5": 3,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 1,
  "detailedroute__route__drc_errors__iter:8": 1,
  "detailedroute__route__drc_errors__iter:9": 1,
  "detailedroute__route__net": 393640,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2554026,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2554026,
  "detailedroute__route__wirelength": 15565867,
  "detailedroute__route__wirelength__iter:1": 15632638,
  "detailedroute__route__wirelength__iter:10": 15565867,
  "detailedroute__route__wirelength__iter:11": 15565867,
  "detailedroute__route__wirelength__iter:12": 15565867,
  "detailedroute__route__wirelength__iter:2": 15583032,
  "detailedroute__route__wirelength__iter:3": 15566037,
  "detailedroute__route__wirelength__iter:4": 15565868,
  "detailedroute__route__wirelength__iter:5": 15565868,
  "detailedroute__route__wirelength__iter:6": 15565867,
  "detailedroute__route__wirelength__iter:7": 15565867,
  "detailedroute__route__wirelength__iter:8": 15565867,
  "detailedroute__route__wirelength__iter:9": 15565867,
  "finish__clock__skew__hold": 0.3184,
  "finish__clock__skew__setup": 0.3184,
  "finish__cpu__total": 462.49,
  "finish__design__instance__area": 3012692.75,
  "finish__design__instance__area__macros": 390311.75,
  "finish__design__instance__area__stdcell": 2622381.0,
  "finish__design__instance__count": 414228,
  "finish__design__instance__count__macros": 15,
  "finish__design__instance__count__stdcell": 414213,
  "finish__design__instance__utilization": 0.6013,
  "finish__design__instance__utilization__stdcell": 0.5676,
  "finish__design__io": 784,
  "finish__mem__peak": 6484524.0,
  "finish__power__internal__total": 0.5886,
  "finish__power__leakage__total": 0.0021,
  "finish__power__switching__total": 0.4062,
  "finish__power__total": 0.9968,
  "finish__runtime__total": "7:52.27",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9572,
  "finish__timing__drv__max_fanout": 1845,
  "finish__timing__drv__max_fanout_limit": 10.0,
  "finish__timing__drv__max_slew": 994,
  "finish__timing__drv__max_slew_limit": -9.7677,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 4.98,
  "finish__timing__wns_percent_delay": 37.063593,
  "floorplan__cpu__total": 3468.73,
  "floorplan__design__instance__area": 2247668.5,
  "floorplan__design__instance__area__macros": 390311.75,
  "floorplan__design__instance__area__stdcell": 1857356.625,
  "floorplan__design__instance__count": 330925,
  "floorplan__design__instance__count__macros": 15,
  "floorplan__design__instance__count__stdcell": 330910,
  "floorplan__design__instance__utilization": 0.4486,
  "floorplan__design__instance__utilization__stdcell": 0.402,
  "floorplan__design__io": 784,
  "floorplan__mem__peak": 10150388.0,
  "floorplan__power__internal__total": 0.4385,
  "floorplan__power__leakage__total": 0.0011,
  "floorplan__power__switching__total": 0.2933,
  "floorplan__power__total": 0.7329,
  "floorplan__runtime__total": "7:16.54",
  "floorplan__timing__setup__tns": -30278.6094,
  "floorplan__timing__setup__ws": -42.25,
  "globalplace__design__instance__area": 2268833.5,
  "globalplace__design__instance__area__macros": 390311.75,
  "globalplace__design__instance__area__stdcell": 1878521.75,
  "globalplace__design__instance__count": 352972,
  "globalplace__design__instance__count__macros": 15,
  "globalplace__design__instance__count__stdcell": 352957,
  "globalplace__design__instance__utilization": 0.4528,
  "globalplace__design__instance__utilization__stdcell": 0.4066,
  "globalplace__design__io": 784,
  "globalplace__power__internal__total": 0.4516,
  "globalplace__power__leakage__total": 0.0011,
  "globalplace__power__switching__total": 0.5471,
  "globalplace__power__total": 0.9999,
  "globalplace__timing__setup__tns": -159959.2969,
  "globalplace__timing__setup__ws": -41.03,
  "globalroute__clock__skew__hold": 0.396,
  "globalroute__clock__skew__setup": 0.396,
  "globalroute__design__instance__area": 3012692.75,
  "globalroute__design__instance__area__macros": 390311.75,
  "globalroute__design__instance__area__stdcell": 2622381.0,
  "globalroute__design__instance__count": 414228,
  "globalroute__design__instance__count__macros": 15,
  "globalroute__design__instance__count__stdcell": 414213,
  "globalroute__design__instance__utilization": 0.6013,
  "globalroute__design__instance__utilization__stdcell": 0.5676,
  "globalroute__design__io": 784,
  "globalroute__power__internal__total": 0.5861,
  "globalroute__power__leakage__total": 0.0021,
  "globalroute__power__switching__total": 0.6585,
  "globalroute__power__total": 1.2467,
  "globalroute__timing__clock__slack": 2.548,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.908,
  "globalroute__timing__drv__max_fanout": 1845,
  "globalroute__timing__drv__max_fanout_limit": 10.0,
  "globalroute__timing__drv__max_slew": 3865,
  "globalroute__timing__drv__max_slew_limit": -9.6194,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 2.55,
  "placeopt__cpu__total": 286.29,
  "placeopt__design__instance__area": 2994723.0,
  "placeopt__design__instance__area__macros": 390311.75,
  "placeopt__design__instance__area__macros__pre_opt": 390311.75,
  "placeopt__design__instance__area__pre_opt": 2268833.5,
  "placeopt__design__instance__area__stdcell": 2604411.25,
  "placeopt__design__instance__area__stdcell__pre_opt": 1878521.75,
  "placeopt__design__instance__count": 410851,
  "placeopt__design__instance__count__macros": 15,
  "placeopt__design__instance__count__macros__pre_opt": 15,
  "placeopt__design__instance__count__pre_opt": 352972,
  "placeopt__design__instance__count__stdcell": 410836,
  "placeopt__design__instance__count__stdcell__pre_opt": 352957,
  "placeopt__design__instance__utilization": 0.5977,
  "placeopt__design__instance__utilization__pre_opt": 0.4528,
  "placeopt__design__instance__utilization__stdcell": 0.5637,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.4066,
  "placeopt__design__io": 784,
  "placeopt__design__io__pre_opt": 784,
  "placeopt__mem__peak": 2155916.0,
  "placeopt__power__internal__total": 0.4958,
  "placeopt__power__internal__total__pre_opt": 0.4516,
  "placeopt__power__leakage__total": 0.002,
  "placeopt__power__leakage__total__pre_opt": 0.0011,
  "placeopt__power__switching__total": 0.4608,
  "placeopt__power__switching__total__pre_opt": 0.5471,
  "placeopt__power__total": 0.9586,
  "placeopt__power__total__pre_opt": 0.9999,
  "placeopt__runtime__total": "4:53.95",
  "placeopt__timing__drv__hold_violation_count": 1,
  "placeopt__timing__drv__max_cap": 3,
  "placeopt__timing__drv__max_cap_limit": -6.6674,
  "placeopt__timing__drv__max_fanout": 1,
  "placeopt__timing__drv__max_fanout_limit": 10.0,
  "placeopt__timing__drv__max_slew": 1618,
  "placeopt__timing__drv__max_slew_limit": -7.9687,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -159959.2969,
  "placeopt__timing__setup__ws": 3.35,
  "placeopt__timing__setup__ws__pre_opt": -41.03,
  "run__flow__design": "coyote",
  "run__flow__generate_date": "2022-10-15 06:37",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5282-g0ef0b33c9",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "60c202001de3eed3110c499e69e7d6de2f8b5420",
  "run__flow__uuid": "c883cbe0-02ad-425c-b9c7-741e86d67f01",
  "run__flow__variant": "hier_rtlmp",
  "synth__cpu__total": 1228.91,
  "synth__design__instance__area__stdcell": 15014.88,
  "synth__design__instance__count__stdcell": 362746.0,
  "synth__mem__peak": 4247164.0,
  "synth__runtime__total": "21:33.94",
  "total_time": "0:47:16.530000"
}