

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 11:08:03 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4167|  4167|  4168|  4168|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  4165|  4165|        86|         16|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    294|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    570|
|Register         |        -|      -|     868|    299|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1216|   1508|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_516_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_510_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_934_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp_35_fu_579_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_37_fu_629_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_39_fu_676_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_41_fu_725_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_43_fu_772_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_45_fu_818_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_48_fu_917_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_49_fu_928_p2               |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_504_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_522_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_11_fu_640_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_13_fu_662_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_15_fu_686_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_17_fu_708_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_19_fu_736_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_21_fu_758_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_23_fu_782_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_25_fu_804_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_27_fu_828_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_29_fu_850_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_31_fu_872_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_33_fu_897_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_4_fu_562_p2                |    or    |      0|  0|  13|           9|           1|
    |tmp_7_fu_590_p2                |    or    |      0|  0|  13|           9|           2|
    |tmp_9_fu_612_p2                |    or    |      0|  0|  13|           9|           2|
    |j_mid2_fu_528_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_536_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 294|         233|         133|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  160|         17|   32|        544|
    |ap_NS_fsm                     |   15|         19|    1|         19|
    |ap_enable_reg_pp0_iter5       |    1|          2|    1|          2|
    |b_Addr_A_orig                 |  160|         17|   32|        544|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_437_p0                 |   32|          7|   32|        224|
    |grp_fu_437_p1                 |  160|         17|   32|        544|
    |i_phi_fu_419_p4               |    5|          2|    5|         10|
    |i_reg_415                     |    5|          2|    5|         10|
    |indvar_flatten_phi_fu_408_p4  |    9|          2|    9|         18|
    |indvar_flatten_reg_404        |    9|          2|    9|         18|
    |j_phi_fu_430_p4               |    5|          2|    5|         10|
    |j_reg_426                     |    5|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  570|         93|  172|       1961|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1120  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1135  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1150  |  32|   0|   32|          0|
    |exitcond_flatten_reg_943                    |   1|   0|    1|          0|
    |i_reg_415                                   |   5|   0|    5|          0|
    |indvar_flatten_next_reg_947                 |   9|   0|    9|          0|
    |indvar_flatten_reg_404                      |   9|   0|    9|          0|
    |j_1_reg_1235                                |   5|   0|    5|          0|
    |j_mid2_reg_952                              |   5|   0|    5|          0|
    |j_reg_426                                   |   5|   0|    5|          0|
    |reg_478                                     |  32|   0|   32|          0|
    |reg_483                                     |  32|   0|   32|          0|
    |reg_488                                     |  32|   0|   32|          0|
    |reg_493                                     |  32|   0|   32|          0|
    |reg_498                                     |  32|   0|   32|          0|
    |tmp_2_cast4_cast_reg_1029                   |   5|   0|    7|          2|
    |tmp_2_cast4_reg_1094                        |   5|   0|    8|          3|
    |tmp_39_reg_1059                             |   7|   0|    7|          0|
    |tmp_49_reg_1225                             |  10|   0|   10|          0|
    |tmp_6_10_reg_1230                           |  32|   0|   32|          0|
    |tmp_6_11_reg_1240                           |  32|   0|   32|          0|
    |tmp_6_12_reg_1255                           |  32|   0|   32|          0|
    |tmp_6_13_reg_1260                           |  32|   0|   32|          0|
    |tmp_6_14_reg_1265                           |  32|   0|   32|          0|
    |tmp_6_1_reg_1069                            |  32|   0|   32|          0|
    |tmp_6_2_reg_1084                            |  32|   0|   32|          0|
    |tmp_6_3_reg_1105                            |  32|   0|   32|          0|
    |tmp_6_4_reg_1120                            |  32|   0|   32|          0|
    |tmp_6_5_reg_1135                            |  32|   0|   32|          0|
    |tmp_6_6_reg_1150                            |  32|   0|   32|          0|
    |tmp_6_7_reg_1165                            |  32|   0|   32|          0|
    |tmp_6_8_reg_1180                            |  32|   0|   32|          0|
    |tmp_6_9_reg_1195                            |  32|   0|   32|          0|
    |tmp_6_reg_1049                              |  32|   0|   32|          0|
    |tmp_6_s_reg_1210                            |  32|   0|   32|          0|
    |tmp_mid2_v_reg_969                          |   5|   0|    5|          0|
    |tmp_reg_974                                 |   5|   0|    9|          4|
    |exitcond_flatten_reg_943                    |   0|   1|    1|          0|
    |tmp_49_reg_1225                             |   0|  10|   10|          0|
    |tmp_6_10_reg_1230                           |   0|  32|   32|          0|
    |tmp_6_11_reg_1240                           |   0|  32|   32|          0|
    |tmp_6_12_reg_1255                           |   0|  32|   32|          0|
    |tmp_6_13_reg_1260                           |   0|  32|   32|          0|
    |tmp_6_14_reg_1265                           |   0|  32|   32|          0|
    |tmp_6_7_reg_1165                            |   0|  32|   32|          0|
    |tmp_6_8_reg_1180                            |   0|  32|   32|          0|
    |tmp_6_9_reg_1195                            |   0|  32|   32|          0|
    |tmp_6_s_reg_1210                            |   0|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 868| 299| 1176|          9|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

