
---------- Begin Simulation Statistics ----------
final_tick                               1839832386500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104437                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                   104774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22584.62                       # Real time elapsed on the host
host_tick_rate                               81463942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358681497                       # Number of instructions simulated
sim_ops                                    2366291653                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.839832                       # Number of seconds simulated
sim_ticks                                1839832386500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.935362                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              288861065                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           332271078                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24977444                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450804038                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42773787                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43096661                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          322874                       # Number of indirect misses.
system.cpu0.branchPred.lookups              580681774                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902473                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901251                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16332556                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535062549                       # Number of branches committed
system.cpu0.commit.bw_lim_events             66012418                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      160814937                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142665343                       # Number of instructions committed
system.cpu0.commit.committedOps            2144571877                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3373738456                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.635666                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2363342966     70.05%     70.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    599292110     17.76%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    137239609      4.07%     91.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    136845727      4.06%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43001763      1.27%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16084924      0.48%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3700221      0.11%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8218718      0.24%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     66012418      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3373738456                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43222527                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072124310                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668909108                       # Number of loads committed
system.cpu0.commit.membars                    3807639                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807645      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188282167     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670810351     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259552090     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144571877                       # Class of committed instruction
system.cpu0.commit.refs                     930362469                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142665343                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144571877                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.708433                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.708433                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            463754100                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8650728                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283962483                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2336701538                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1296504945                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1620221784                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16348618                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26795818                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8407174                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  580681774                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392916720                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2106071739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10372540                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2391691731                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49987056                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158630                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1274171094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331634852                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.653361                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3405236621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.702917                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921736                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1720521922     50.53%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248648088     36.67%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227572730      6.68%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165875806      4.87%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32749562      0.96%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5647824      0.17%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  412292      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     496      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807901      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3405236621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      255363395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16550010                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557730764                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.627403                       # Inst execution rate
system.cpu0.iew.exec_refs                  1025329853                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 283581061                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              345162263                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737710889                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910580                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7692655                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           285801438                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2305350063                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741748792                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8570389                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2296672763                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1780452                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10560565                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16348618                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14419240                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       257988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        38275347                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        88108                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17396                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12863492                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68801781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24348077                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17396                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1910680                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14639330                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1022352869                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2277722074                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838830                       # average fanout of values written-back
system.cpu0.iew.wb_producers                857580610                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.622226                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2278117198                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2799367237                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1457275971                       # number of integer regfile writes
system.cpu0.ipc                              0.585332                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.585332                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810706      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1250572990     54.25%     54.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650122      0.81%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802496      0.16%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           746093161     32.37%     87.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282313626     12.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2305243152                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3051135                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001324                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 575868     18.87%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    28      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1949299     63.89%     82.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               525936     17.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2304483526                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8018967605                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2277722023                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2466144116                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2299631610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2305243152                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718453                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160778183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           193651                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           470                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28170947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3405236621                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.676970                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871450                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1804605709     53.00%     53.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1072364912     31.49%     84.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          381190663     11.19%     95.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124313149      3.65%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           19110161      0.56%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1624983      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1454070      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             316304      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             256670      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3405236621                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.629745                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25979258                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4044052                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737710889                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          285801438                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3065                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3660600016                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    19064783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              374950953                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365831198                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14174481                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1314127252                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              33966456                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                47685                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2840393306                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2326913502                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1494257478                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1610056060                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41713918                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16348618                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             89511276                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               128426276                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2840393262                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        242462                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9237                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29109886                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9217                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5613073579                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4642301874                       # The number of ROB writes
system.cpu0.timesIdled                       41804188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3032                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.133997                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14169068                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15052020                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1724051                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22840626                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670553                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         681070                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10517                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26086143                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60163                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1450277                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20330734                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1964078                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12851112                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84630190                       # Number of instructions committed
system.cpu1.commit.committedOps              86531378                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    456541928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.843990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    420020737     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17906543      3.92%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6282534      1.38%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5980792      1.31%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1835638      0.40%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       513984      0.11%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1771059      0.39%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       266563      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1964078      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    456541928                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              977222                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81538519                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23234912                       # Number of loads committed
system.cpu1.commit.membars                    3802059                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802059      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51415428     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25135912     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6177835      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86531378                       # Class of committed instruction
system.cpu1.commit.refs                      31313759                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84630190                       # Number of Instructions Simulated
system.cpu1.committedOps                     86531378                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.445308                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.445308                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            393554006                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               281966                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13456444                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             105180667                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17121577                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42406431                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1452415                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               757768                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4563825                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26086143                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15242672                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    439685227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349620                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107953457                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3452378                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056606                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17686803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14839621                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.234255                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         459098254                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.239287                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               391318992     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40894446      8.91%     94.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16451594      3.58%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7183331      1.56%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2203474      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  584197      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  461924      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     284      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           459098254                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1739225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1554798                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22036551                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206552                       # Inst execution rate
system.cpu1.iew.exec_refs                    34297831                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8715556                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              335323198                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26284854                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901909                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1494672                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9308212                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99365849                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25582275                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1382677                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95186866                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1819119                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3231685                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1452415                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7260489                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          849372                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28301                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3098                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6144                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3049942                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1229365                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3098                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       543679                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1011119                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52605052                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93851856                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814901                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42867885                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203655                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93906920                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119844339                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61777973                       # number of integer regfile writes
system.cpu1.ipc                              0.183644                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183644                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802280      3.94%      3.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57987324     60.05%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27849445     28.84%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6930335      7.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96569543                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2278508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023594                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 425341     18.67%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1619978     71.10%     89.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               233185     10.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              95045755                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         654690619                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93851844                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112202482                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93661787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96569543                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704062                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12834470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           174799                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           363                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6546086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    459098254                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210346                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.665545                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          399681817     87.06%     87.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37529589      8.17%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13411883      2.92%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4292611      0.94%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2794284      0.61%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             551076      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             579380      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             131353      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             126261      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      459098254                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.209552                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13313461                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1730305                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26284854                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9308212                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       460837479                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3218808598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              356228932                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56680044                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12426626                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19414334                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3716796                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                64592                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131054962                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103087961                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67487761                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43511908                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21770716                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1452415                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38460410                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10807717                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       131054950                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30255                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               924                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25681289                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           924                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   553959066                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201332383                       # The number of ROB writes
system.cpu1.timesIdled                          78019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            75.529096                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11275204                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14928292                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1928631                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         20975858                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            537409                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         715704                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          178295                       # Number of indirect misses.
system.cpu2.branchPred.lookups               23280057                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35499                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901007                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1329842                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16239258                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1859862                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17568292                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70447881                       # Number of instructions committed
system.cpu2.commit.committedOps              72349105                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    428796899                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.168726                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.810814                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    398531113     92.94%     92.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15103207      3.52%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5117401      1.19%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4769351      1.11%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1244850      0.29%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       432872      0.10%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1487314      0.35%     99.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       250929      0.06%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1859862      0.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    428796899                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818306                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67878792                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709630                       # Number of loads committed
system.cpu2.commit.membars                    3802099                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802099      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42280513     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610637     29.87%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655712      6.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72349105                       # Class of committed instruction
system.cpu2.commit.refs                      26266361                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70447881                       # Number of Instructions Simulated
system.cpu2.committedOps                     72349105                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.149576                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.149576                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            372027677                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               608352                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10519770                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              96044046                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16211503                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38471742                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1331250                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               963819                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3840788                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   23280057                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14731220                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    412984229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               256714                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     103269026                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3860078                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.053737                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16968691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11812613                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.238373                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         431882960                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.245777                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.711747                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               368317928     85.28%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37578191      8.70%     93.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15726663      3.64%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6645574      1.54%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2025368      0.47%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  459131      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1129728      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     366      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           431882960                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1341611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1410088                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18368136                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.185179                       # Inst execution rate
system.cpu2.iew.exec_refs                    28425659                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6896739                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              321192216                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             24427268                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2290782                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1801372                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7992600                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           89904660                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21528920                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           944365                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             80224138                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1455477                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2763421                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1331250                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6433840                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        63303                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          673889                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24583                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1713                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5515                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4717638                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1435869                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1713                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       587275                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        822813                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45209804                       # num instructions consuming a value
system.cpu2.iew.wb_count                     79341074                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.832538                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37638864                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.183141                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      79379278                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               100679654                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52657746                       # number of integer regfile writes
system.cpu2.ipc                              0.162613                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.162613                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802315      4.68%      4.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             48659890     59.95%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23656014     29.14%     93.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5050132      6.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              81168503                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2221112                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027364                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 424564     19.11%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1580269     71.15%     90.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               216275      9.74%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              79587284                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         596637330                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     79341062                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        107461506                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  82898059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 81168503                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7006601                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17555554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           196280                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1302854                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11155655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    431882960                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.187941                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.638981                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          381944126     88.44%     88.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32350433      7.49%     95.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10318633      2.39%     98.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3295536      0.76%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2694041      0.62%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             504980      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             546179      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             116198      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             112834      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      431882960                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.187359                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         14856053                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1711346                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            24427268                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7992600                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu2.numCycles                       433224571                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3246420922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              338236700                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48041471                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               9947894                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18418027                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3056722                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                41465                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            117527939                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              93778156                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           62433289                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38673682                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              21313749                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1331250                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             35191234                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14391818                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       117527927                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         32067                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22642709                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           843                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   516853290                       # The number of ROB reads
system.cpu2.rob.rob_writes                  182927400                       # The number of ROB writes
system.cpu2.timesIdled                          52668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.002226                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8027541                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8539735                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           760768                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15118855                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            415289                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         422190                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6901                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16445505                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14049                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900992                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           570272                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555963                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1512464                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7134692                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60938083                       # Number of instructions committed
system.cpu3.commit.committedOps              62839293                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    373623890                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.168189                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.816214                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    347808603     93.09%     93.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12800732      3.43%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4262232      1.14%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4048414      1.08%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       866706      0.23%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       368907      0.10%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1733040      0.46%     99.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       222792      0.06%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1512464      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    373623890                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669445                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58684747                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413978                       # Number of loads committed
system.cpu3.commit.membars                    3802082                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802082      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36010498     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314970     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711599      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62839293                       # Class of committed instruction
system.cpu3.commit.refs                      23026581                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60938083                       # Number of Instructions Simulated
system.cpu3.committedOps                     62839293                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.159482                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.159482                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            337455998                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               196846                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7684639                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72613111                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10170163                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22794970                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                571026                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               571351                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3914417                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16445505                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11134813                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    362405693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               154221                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73397050                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1523044                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043814                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11739340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8442830                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.195545                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         374906574                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.200850                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.633857                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               329676783     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25996222      6.93%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11635555      3.10%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5187148      1.38%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1835992      0.49%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  322558      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252094      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           374906574                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         440466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              625278                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14543014                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.180840                       # Inst execution rate
system.cpu3.iew.exec_refs                    24641037                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5781862                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              282659442                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18971189                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901945                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           591777                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5946500                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69966269                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18859175                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           508901                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67877689                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1778766                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2746161                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                571026                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6574639                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        51482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          515093                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19842                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1715                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1557211                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       333897                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           688                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       222439                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402839                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39772527                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67319050                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.839229                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33378272                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.179351                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67341922                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84004523                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45476037                       # number of integer regfile writes
system.cpu3.ipc                              0.162351                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.162351                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802288      5.56%      5.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39798789     58.20%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  49      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20886187     30.54%     94.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3899175      5.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68386590                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2165449                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031665                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 412797     19.06%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1548875     71.53%     90.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               203773      9.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66749735                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         514082110                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67319038                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77093810                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64262105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68386590                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704164                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7126975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           236935                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           437                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3161737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    374906574                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.182410                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.635751                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          332864250     88.79%     88.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27828961      7.42%     96.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7863697      2.10%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2720742      0.73%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2481286      0.66%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             442562      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             501204      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             108145      0.03%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              95727      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      374906574                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.182196                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11734693                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1102260                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18971189                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5946500                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu3.numCycles                       375347040                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3304297936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              302600449                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42095263                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12788188                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11865293                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3040774                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                24647                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89110278                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71617553                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48391372                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24279988                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19642923                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                571026                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             35561701                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6296109                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89110266                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28117                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               930                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23966422                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           926                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   442084345                       # The number of ROB reads
system.cpu3.rob.rob_writes                  141232704                       # The number of ROB writes
system.cpu3.timesIdled                          15169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          9429336                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1484119                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11536985                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              49164                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2538684                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14666410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29218478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1350744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       320368                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96281404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7933486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193417907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8253854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9541038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5569125                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8982822                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1033                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            661                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5122103                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5122050                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9541038                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1689                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43881559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43881559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1294861632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1294861632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1504                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14666524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14666524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14666524                       # Request fanout histogram
system.membus.respLayer1.occupancy        76541758068                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54609380426                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12678568718.750000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   75483196629.259811                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     96.09%     96.09% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 710528790500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   216975590500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1622856796000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14660770                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14660770                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14660770                       # number of overall hits
system.cpu2.icache.overall_hits::total       14660770                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        70450                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70450                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        70450                       # number of overall misses
system.cpu2.icache.overall_misses::total        70450                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1704252000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1704252000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1704252000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1704252000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14731220                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14731220                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14731220                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14731220                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004782                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004782                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004782                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004782                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24190.943932                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24190.943932                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24190.943932                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24190.943932                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          934                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    77.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62221                       # number of writebacks
system.cpu2.icache.writebacks::total            62221                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8197                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8197                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8197                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8197                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62253                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62253                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1526744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1526744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1526744500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1526744500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004226                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004226                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004226                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004226                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 24524.834145                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24524.834145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 24524.834145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24524.834145                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62221                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14660770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14660770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        70450                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70450                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1704252000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1704252000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14731220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14731220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004782                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004782                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24190.943932                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24190.943932                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8197                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8197                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1526744500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1526744500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 24524.834145                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24524.834145                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993628                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14598600                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62221                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           234.624966                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363383000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993628                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999801                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999801                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29524693                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29524693                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20041064                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20041064                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20041064                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20041064                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5233009                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5233009                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5233009                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5233009                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 735790857000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 735790857000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 735790857000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 735790857000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25274073                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25274073                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25274073                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25274073                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.207050                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207050                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.207050                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207050                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 140605.693015                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140605.693015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 140605.693015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140605.693015                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9576031                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       980552                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            60404                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9539                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   158.533061                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   102.794004                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965516                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965516                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4000947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4000947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4000947                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4000947                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232062                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232062                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232062                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232062                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 153676179746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 153676179746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 153676179746                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 153676179746                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048748                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048748                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048748                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048748                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 124730.881844                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124730.881844                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 124730.881844                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124730.881844                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965516                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17502431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17502431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3116343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3116343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 345402129000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 345402129000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20618774                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20618774                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.151141                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151141                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 110835.722833                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110835.722833                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2498595                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2498595                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617748                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617748                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  71489335500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  71489335500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 115725.725539                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 115725.725539                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2538633                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2538633                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2116666                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2116666                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 390388728000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 390388728000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4655299                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655299                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.454679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.454679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 184435.677618                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 184435.677618                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1502352                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1502352                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614314                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614314                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  82186844246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  82186844246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131960                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131960                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 133786.376749                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 133786.376749                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          304                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6262500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6262500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.454219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.454219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24752.964427                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24752.964427                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          180                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       710000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.131059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9726.027397                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9726.027397                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1312000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455526                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455526                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7763.313609                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7763.313609                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1173000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1173000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444744                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444744                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7109.090909                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7109.090909                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       638000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       638000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       612000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       612000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154907                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154907                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746100                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746100                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  75603170500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  75603170500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901007                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901007                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 101331.149310                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 101331.149310                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746099                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746099                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  74857070500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  74857070500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392476                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 100331.283784                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 100331.283784                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.216219                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23174370                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1977979                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.716186                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363394500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.216219                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.913007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.913007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56330024                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56330024                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13320883903.225807                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   76666470510.666046                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     95.97%     95.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 710528786000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   188042782500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1651789604000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11116231                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11116231                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11116231                       # number of overall hits
system.cpu3.icache.overall_hits::total       11116231                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18582                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18582                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18582                       # number of overall misses
system.cpu3.icache.overall_misses::total        18582                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    525403000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    525403000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    525403000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    525403000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11134813                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11134813                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11134813                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11134813                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001669                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001669                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001669                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28274.835863                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28274.835863                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28274.835863                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28274.835863                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          762                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.823529                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17397                       # number of writebacks
system.cpu3.icache.writebacks::total            17397                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1153                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1153                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1153                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1153                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17429                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17429                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17429                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17429                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    480060000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    480060000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    480060000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    480060000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001565                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001565                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001565                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001565                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27543.748924                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27543.748924                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27543.748924                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27543.748924                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17397                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11116231                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11116231                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18582                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18582                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    525403000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    525403000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11134813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11134813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28274.835863                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28274.835863                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1153                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1153                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17429                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17429                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    480060000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    480060000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001565                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001565                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27543.748924                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27543.748924                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993551                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10892928                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17397                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           626.138300                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        369339000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993551                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999798                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22287055                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22287055                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17065481                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17065481                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17065481                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17065481                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4811874                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4811874                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4811874                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4811874                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 677395614017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 677395614017                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 677395614017                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 677395614017                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21877355                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21877355                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21877355                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21877355                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.219948                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.219948                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.219948                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.219948                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 140775.842014                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140775.842014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 140775.842014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140775.842014                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9209002                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       771643                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            49131                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7060                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   187.437707                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   109.297875                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697364                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697364                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3710047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3710047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3710047                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3710047                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1101827                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1101827                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1101827                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1101827                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 139373573307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 139373573307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 139373573307                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 139373573307                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050364                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050364                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050364                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050364                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 126493.154830                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 126493.154830                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 126493.154830                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 126493.154830                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697364                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15281382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15281382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2884809                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2884809                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 321361214500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 321361214500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18166191                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18166191                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158801                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158801                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 111397.744010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111397.744010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2317648                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2317648                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567161                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567161                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  67295526500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  67295526500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031221                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118653.303912                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118653.303912                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1784099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1784099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1927065                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1927065                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 356034399517                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 356034399517                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711164                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711164                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.519262                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.519262                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 184754.743362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 184754.743362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1392399                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1392399                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534666                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534666                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  72078046807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  72078046807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 134809.482569                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134809.482569                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6859500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6859500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.431005                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.431005                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27112.648221                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27112.648221                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       862000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       862000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.141397                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.141397                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10385.542169                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10385.542169                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1303000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1303000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.455696                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.455696                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7238.888889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7238.888889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1155000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1155000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435443                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435443                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6715.116279                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6715.116279                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       693500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       693500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       669500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       669500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299554                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299554                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601438                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601438                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61075260500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61075260500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900992                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900992                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316381                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316381                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101548.722395                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101548.722395                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601438                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601438                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60473822500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60473822500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316381                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316381                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100548.722395                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100548.722395                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.078914                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20066937                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703077                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.782754                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        369350500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.078914                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.846216                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.846216                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49261760                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49261760                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    733261384.615385                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1137817468.884365                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3594479500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1830299988500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9532398000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    339285727                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       339285727                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    339285727                       # number of overall hits
system.cpu0.icache.overall_hits::total      339285727                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53630993                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53630993                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53630993                       # number of overall misses
system.cpu0.icache.overall_misses::total     53630993                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 686597606498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 686597606498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 686597606498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 686597606498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392916720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392916720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392916720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392916720                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136495                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136495                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136495                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136495                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12802.254221                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12802.254221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12802.254221                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12802.254221                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3055                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.849315                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47998598                       # number of writebacks
system.cpu0.icache.writebacks::total         47998598                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5632362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5632362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5632362                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5632362                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47998631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47998631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47998631                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47998631                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 591094184498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 591094184498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 591094184498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 591094184498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122160                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12314.813406                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12314.813406                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12314.813406                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12314.813406                       # average overall mshr miss latency
system.cpu0.icache.replacements              47998598                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    339285727                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      339285727                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53630993                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53630993                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 686597606498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 686597606498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392916720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392916720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136495                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136495                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12802.254221                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12802.254221                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5632362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5632362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47998631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47998631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 591094184498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 591094184498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12314.813406                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12314.813406                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          387282934                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47998598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.068630                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999971                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        833832070                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       833832070                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    891894287                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       891894287                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    891894287                       # number of overall hits
system.cpu0.dcache.overall_hits::total      891894287                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57111038                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57111038                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57111038                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57111038                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1950165841401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1950165841401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1950165841401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1950165841401                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949005325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949005325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949005325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949005325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060180                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060180                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060180                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060180                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34146.916423                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34146.916423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34146.916423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34146.916423                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23237241                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2020699                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           277037                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16215                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    83.877753                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   124.619118                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42738089                       # number of writebacks
system.cpu0.dcache.writebacks::total         42738089                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15048510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15048510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15048510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15048510                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42062528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42062528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42062528                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42062528                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 834099779292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 834099779292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 834099779292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 834099779292                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044323                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044323                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044323                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044323                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19829.996411                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19829.996411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19829.996411                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19829.996411                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42738089                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    645415244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      645415244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44044027                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44044027                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1237983027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1237983027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    689459271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    689459271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28107.852797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28107.852797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9010559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9010559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35033468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35033468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 625522465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 625522465000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050813                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050813                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17854.996970                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17854.996970                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246479043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246479043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13067011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13067011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 712182813901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 712182813901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259546054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259546054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050346                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050346                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54502.350530                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54502.350530                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6037951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6037951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7029060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7029060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 208577314292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 208577314292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027082                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027082                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29673.571472                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29673.571472                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18147500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18147500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.473787                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.473787                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6217.026379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6217.026379                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2887                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2887                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005194                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005194                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34781.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34781.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5769                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5769                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2576500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2576500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9136.524823                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9136.524823                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2303500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2303500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045447                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045447                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8376.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8376.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210126                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210126                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691125                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691125                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  71371429500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  71371429500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363511                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363511                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 103268.481823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 103268.481823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691125                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691125                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70680304500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70680304500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363511                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363511                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 102268.481823                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 102268.481823                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948397                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935867430                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42753348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.889921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1944590956                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1944590956                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47834965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39934391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               88643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              244915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               55444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              228311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              202796                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88604417                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47834965                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39934391                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              88643                       # number of overall hits
system.l2.overall_hits::.cpu1.data             244915                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              55444                       # number of overall hits
system.l2.overall_hits::.cpu2.data             228311                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14952                       # number of overall hits
system.l2.overall_hits::.cpu3.data             202796                       # number of overall hits
system.l2.overall_hits::total                88604417                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            163664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2801731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1842387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1737151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1494472                       # number of demand (read+write) misses
system.l2.demand_misses::total                8057368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           163664                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2801731                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8677                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1842387                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6809                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1737151                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2477                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1494472                       # number of overall misses
system.l2.overall_misses::total               8057368                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14086335966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 342589540982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    903740413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 234299068965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    779187851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 221644702945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    274439448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 193723700148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1008300716718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14086335966                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 342589540982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    903740413                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 234299068965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    779187851                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 221644702945                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    274439448                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 193723700148                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1008300716718                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47998629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42736122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           97320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2087302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1965462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697268                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96661785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47998629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42736122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          97320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2087302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1965462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697268                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96661785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.089159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.109376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.883839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.142119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.880516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.089159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.109376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.883839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.142119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.880516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86068.628202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 122277.813602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104153.556874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127171.473184                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 114434.990601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127590.924994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 110795.094065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129626.851589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125140.209150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86068.628202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 122277.813602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104153.556874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127171.473184                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 114434.990601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127590.924994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 110795.094065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129626.851589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125140.209150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1773380                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     60367                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.376646                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6446287                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5569125                       # number of writebacks
system.l2.writebacks::total                   5569125                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         114830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           4107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              131318                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        114830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          4107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             131318                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       163514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2686901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1834696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1733044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1491268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7926050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       163514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2686901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1834696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1733044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1491268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6882998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14809048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12439334468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 306916732755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    781426419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 215219505178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    679927353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 203895043064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    227670951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 178461294717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 918620934905                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12439334468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 306916732755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    781426419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 215219505178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    679927353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 203895043064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    227670951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 178461294717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 659434440678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1578055375583                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.062872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.083775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.101409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.881749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.123989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.878628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.062872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.083775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.101409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.881749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.123989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.878628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153205                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76075.042308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114227.034325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95845.261744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117305.267564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 107702.732932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117651.394347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 105354.442851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119670.840330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115898.957855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76075.042308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114227.034325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95845.261744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117305.267564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 107702.732932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117651.394347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 105354.442851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119670.840330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95806.281024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106560.217482                       # average overall mshr miss latency
system.l2.replacements                       22523418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12305819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12305819                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12305819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12305819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83837929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83837929                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83837929                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83837929                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6882998                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6882998                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 659434440678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 659434440678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95806.281024                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95806.281024                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                141                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       692000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.879518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.568182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.671429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8671.232877                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1552.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1229.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4907.801418                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1465000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       383000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       506000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       487000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2841000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.879518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.473684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.568182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.493151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21277.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20291.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20292.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        99500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       145500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       245000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.577465                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.656250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.678571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.677419                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.629630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4738.095238                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  7657.894737                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2401.960784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          100                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       815500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       395500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       361500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       416000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1988500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.577465                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.677419                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.617284                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19890.243902                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19809.523810                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19885                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6094920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           112318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           120349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           113032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6440619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1648112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1295503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1227910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1017673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5189198                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 201341554667                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160359880703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 152933980118                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 128869671044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  643505086532                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7743032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11629817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.212851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.920219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.910737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.900034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122164.970989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123781.944699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124548.199883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126631.708853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124008.582161                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57518                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5030                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3035                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2518                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1590594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1290473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1224875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1015155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5121097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 180496632022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 146947965836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 140367910197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 118421946096                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 586234454151                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.205423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.908486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.897807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.440342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113477.500872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113871.398965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114597.742788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116654.053909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114474.389794                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47834965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         88643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         55444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47994004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       163664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           181627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14086335966                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    903740413                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    779187851                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    274439448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16043703678                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47998629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        97320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48175631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.089159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.109376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.142119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86068.628202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104153.556874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 114434.990601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 110795.094065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88333.252644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          496                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          316                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1486                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       163514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       180141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12439334468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    781426419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    679927353                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    227670951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14128359191                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.083775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.101409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.123989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76075.042308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95845.261744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 107702.732932                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 105354.442851                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78429.447994                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33839471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       107962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        89764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34169794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1153619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       546884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       509241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       476799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2686543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141247986315                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73939188262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  68710722827                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  64854029104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 348751926508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34993090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36856337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.825079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.841564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 122439.025636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 135200.862088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 134927.711687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 136019.641618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129814.384697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        57312                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1072                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          686                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        61731                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1096307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       544223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       508169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       476113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2624812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126420100733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68271539342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  63527132867                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  60039348621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 318258121563                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.800939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.823342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.840353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115314.506551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125447.728857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 125011.822577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 126103.149086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121249.872967                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          168                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               216                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1437                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          327                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          186                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           98                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2048                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25222955                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3037987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2563487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2321490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33145919                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1605                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          353                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          198                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2264                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.895327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.926346                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.907407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.904594                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17552.508699                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9290.480122                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13782.188172                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 23688.673469                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16184.530762                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          288                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          361                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          295                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1687                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22961934                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6118936                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3438962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1738469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34258301                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.715888                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.835694                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.722222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.745141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19984.276762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20742.155932                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20842.193939                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 22288.064103                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20307.232365                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999942                       # Cycle average of tags in use
system.l2.tags.total_refs                   199411468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22523993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.853291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.137422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.600950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.582628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.844364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.021092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.806802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.667872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.298533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.517772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.223415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1564989417                       # Number of tag accesses
system.l2.tags.data_accesses               1564989417                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10464832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     172029376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        521792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     117427968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        404032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     110920512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        138304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      95445632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    431085184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          938437632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10464832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       521792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       404032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       138304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11528960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    356424000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       356424000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         163513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2687959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1834812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1733133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1491338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6735706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14663088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5569125                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5569125                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5687927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         93502744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63825362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           219603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60288379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            75172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51877352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    234306770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             510066916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5687927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       219603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        75172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6266310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193726343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193726343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193726343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5687927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        93502744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63825362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          219603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60288379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           75172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51877352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    234306770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            703793259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5507493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    163512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2608699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1817792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1708699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1459384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6725851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011164299750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       339783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       339783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25764853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5186249                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14663088                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5569125                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14663088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5569125                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61632                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            677508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            678571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            838620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3146450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            766412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            855095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            846795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            770765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            768206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            733584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           844139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           719882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           715411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           716750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           692027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           730349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            299969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            295439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            371756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            423022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            428070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            378724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            354330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           359938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           360574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           329596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           313610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           310094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 763265995314                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                72502820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1035151570314                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52636.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71386.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9108762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2711986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14663088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5569125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2492726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2630425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1945893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1214402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  733073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  636220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  627849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  617579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  576433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  516512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 503588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 660079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 448841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 329822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 239212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 169179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  98954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  45497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   9829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 124883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 364691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 370394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 363400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 357391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 357096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 345107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 330168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  24967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  27416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  28258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  28570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  29151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  28775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  27620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  27246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8187271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.402732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.473396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.702472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5615362     68.59%     68.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1523837     18.61%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       256441      3.13%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124380      1.52%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94908      1.16%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        84641      1.03%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        83323      1.02%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83814      1.02%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       320565      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8187271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       339783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.675852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.844822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    466.741796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       339778    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        339783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       339783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.193740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           310318     91.33%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2026      0.60%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18844      5.55%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5350      1.57%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1948      0.57%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              750      0.22%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              317      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              154      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        339783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              928036096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10401536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352477632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               938437632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            356424000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       504.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    510.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1839832368500                       # Total gap between requests
system.mem_ctrls.avgGap                      90935.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10464768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    166956736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       521792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    116338688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       404032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    109356736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       138304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     93400576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    430454464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352477632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5687892.047550930642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 90745622.930146202445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283608.443806465191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63233308.019605301321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 219602.613240551320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59438423.196818754077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 75172.065137467347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50765807.084024824202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 233963956.259555727243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191581382.405456423759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       163513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2687959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1834812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1733133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1491338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6735706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5569125                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5680775864                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 195664569335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    436616135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138950849891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    412218150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 131933343975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    136485905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116668687568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 445268023491                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 44283387286703                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34742.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72792.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53552.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75730.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     65296.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76124.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     63158.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78230.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66105.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7951587.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28774392780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15293937285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         42271284720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14247979560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145234514880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     359487071610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     403769681760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1009078862595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.462387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1045032041621                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61435920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 733364424879                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29682779280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15776756160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61262742240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14500977300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145234514880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     587325606000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     211905652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1065689028660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.231585                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 543470491824                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61435920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1234925974676                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13081765028.455284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76959796365.419861                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     95.93%     95.93% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     96.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 710528566000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   230775288000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1609057098500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15132874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15132874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15132874                       # number of overall hits
system.cpu1.icache.overall_hits::total       15132874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       109798                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109798                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       109798                       # number of overall misses
system.cpu1.icache.overall_misses::total       109798                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2333642499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2333642499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2333642499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2333642499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15242672                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15242672                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15242672                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15242672                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007203                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007203                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007203                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007203                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21253.961812                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21253.961812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21253.961812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21253.961812                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          769                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.266667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        97288                       # number of writebacks
system.cpu1.icache.writebacks::total            97288                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12478                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12478                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12478                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        97320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        97320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        97320                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        97320                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2076731999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2076731999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2076731999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2076731999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006385                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006385                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006385                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006385                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21339.210841                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21339.210841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21339.210841                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21339.210841                       # average overall mshr miss latency
system.cpu1.icache.replacements                 97288                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15132874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15132874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       109798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2333642499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2333642499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15242672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15242672                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007203                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007203                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21253.961812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21253.961812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12478                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        97320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        97320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2076731999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2076731999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21339.210841                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21339.210841                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993705                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15045257                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            97288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.646585                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356683500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993705                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999803                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30582664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30582664                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     24912505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24912505                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     24912505                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24912505                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5672822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5672822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5672822                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5672822                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 779055451982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 779055451982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 779055451982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 779055451982                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30585327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30585327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30585327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30585327                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185475                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185475                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185475                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185475                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 137331.199883                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137331.199883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 137331.199883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137331.199883                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11171362                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       977992                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            83367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10284                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   134.002207                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.098405                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087329                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087329                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4344009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4344009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4344009                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4344009                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1328813                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1328813                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1328813                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1328813                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 163694468102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 163694468102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 163694468102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 163694468102                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043446                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043446                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043446                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043446                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123188.490858                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123188.490858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123188.490858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123188.490858                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087329                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21027565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21027565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3380334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3380334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 373467369500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 373467369500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24407899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24407899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 110482.387095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110482.387095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2700265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2700265                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77118390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77118390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 113397.890508                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113397.890508                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3884940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3884940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2292488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2292488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 405588082482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 405588082482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6177428                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6177428                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.371107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.371107                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 176920.482237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 176920.482237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1643744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1643744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  86576078102                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86576078102                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133451.836321                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133451.836321                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4895000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4895000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26459.459459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26459.459459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.119626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.119626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9179.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9179.687500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          184                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1438500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1438500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.474227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.474227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7817.934783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7817.934783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1275500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1275500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.466495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.466495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7046.961326                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7046.961326                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       466000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       466000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125020                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125020                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775980                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775980                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78727531500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78727531500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408196                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408196                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 101455.619346                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 101455.619346                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775980                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775980                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77951551500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77951551500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408196                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408196                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 100455.619346                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 100455.619346                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.214553                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28141857                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104610                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.371531                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356695000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.214553                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.944205                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944205                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67079140                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67079140                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1839832386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          85034547                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17874944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84357967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16954293                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12690039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1823                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11677879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11677878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48175633                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36858918                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2264                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2264                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143995857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128229928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       291928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6280098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       186727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5909654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5098349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290044796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6143822464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5470349312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12454912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267176064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7966336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251582272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2228864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217256448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12372836672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35265627                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359670016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131950024                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              122745525     93.02%     93.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8428850      6.39%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 186934      0.14%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 499564      0.38%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  88603      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    548      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131950024                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193391026715                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2968829823                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93715250                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2556157180                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26330572                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64140638155                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       72071796494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3158952169                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         146343692                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1978492546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 547193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749752                       # Number of bytes of host memory used
host_op_rate                                   548922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4963.31                       # Real time elapsed on the host
host_tick_rate                               27937012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715892448                       # Number of instructions simulated
sim_ops                                    2724473109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.138660                       # Number of seconds simulated
sim_ticks                                138660159500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.273635                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20618373                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22344815                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3752922                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37744006                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             46244                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67327                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21083                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40947063                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11990                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6811                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2823217                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19695651                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5833825                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         836480                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59015327                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92860622                       # Number of instructions committed
system.cpu0.commit.committedOps              93272113                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    241093137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.386872                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.419874                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    210288412     87.22%     87.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16315058      6.77%     93.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3398276      1.41%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2423074      1.01%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       743973      0.31%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       386973      0.16%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       614898      0.26%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1088648      0.45%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5833825      2.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    241093137                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84689                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91369937                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21434809                       # Number of loads committed
system.cpu0.commit.membars                     618841                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       619606      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67982629     72.89%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8130      0.01%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21440992     22.99%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3214915      3.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93272113                       # Class of committed instruction
system.cpu0.commit.refs                      24656871                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92860622                       # Number of Instructions Simulated
system.cpu0.committedOps                     93272113                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.852226                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.852226                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            145852491                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               934576                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17687705                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166655302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18298394                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81396888                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2826521                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2800602                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3327830                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40947063                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11888627                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    231435792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               232477                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1896                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     191627614                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7512452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154599                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16508025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20664617                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.723507                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         251702124                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.767408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.000642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               131461999     52.23%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67423590     26.79%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38229401     15.19%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11955221      4.75%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1048364      0.42%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  852193      0.34%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  429430      0.17%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   36197      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  265729      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           251702124                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3103                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2261                       # number of floating regfile writes
system.cpu0.idleCycles                       13157378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3072131                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27098735                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.501924                       # Inst execution rate
system.cpu0.iew.exec_refs                    37963043                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3285730                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78697433                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35384339                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            382682                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1912875                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3475126                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152200702                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34677313                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3142457                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132939261                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                607910                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8528742                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2826521                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9657974                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       734240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           50445                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          347                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13949530                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       253064                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           355                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       964773                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2107358                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100152275                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126259089                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795146                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79635679                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.476702                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126583777                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170569451                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95866406                       # number of integer regfile writes
system.cpu0.ipc                              0.350603                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.350603                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           622600      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96381458     70.83%     71.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8521      0.01%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2260      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35780750     26.29%     97.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3282455      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            671      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136081718                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3696                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7370                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3632                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3763                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1771250                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013016                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1067156     60.25%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    24      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     58      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                658040     37.15%     97.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45950      2.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137226672                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         526155036                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126255457                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        211125883                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 151013719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136081718                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1186983                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58928591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           525596                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        350503                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29801065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    251702124                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.540646                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.137956                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          182737063     72.60%     72.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35968825     14.29%     86.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15999703      6.36%     93.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7782221      3.09%     96.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5280068      2.10%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1280923      0.51%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1478614      0.59%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1027403      0.41%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147304      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      251702124                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.513788                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           618234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           49301                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35384339                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3475126                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6951                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       264859502                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12460842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              102903074                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69994118                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2226271                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22492687                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15863411                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               784296                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206445290                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160309699                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122717360                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79288812                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1863713                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2826521                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21627390                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52723246                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3187                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206442103                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      22563640                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            372281                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11227526                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        372287                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   387511262                       # The number of ROB reads
system.cpu0.rob.rob_writes                  315214491                       # The number of ROB writes
system.cpu0.timesIdled                         126337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2994                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.446840                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19400975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19909291                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3405193                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35103510                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             19992                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          27338                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7346                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37987719                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2041                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6453                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2621752                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18765934                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5754080                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         490666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58304572                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88485877                       # Number of instructions committed
system.cpu1.commit.committedOps              88726687                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    220053099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.403206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.466752                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    191808128     87.16%     87.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14808822      6.73%     93.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2787478      1.27%     95.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2134304      0.97%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       692737      0.31%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       370177      0.17%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       596087      0.27%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1101286      0.50%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5754080      2.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    220053099                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28683                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87106815                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20537546                       # Number of loads committed
system.cpu1.commit.membars                     362737                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       362737      0.41%      0.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65336789     73.64%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            239      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20543999     23.15%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2482541      2.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         88726687                       # Class of committed instruction
system.cpu1.commit.refs                      23026540                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88485877                       # Number of Instructions Simulated
system.cpu1.committedOps                     88726687                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.634906                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.634906                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130916218                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               787537                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17131157                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             160854162                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14979564                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78717598                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2623530                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2507821                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3209847                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37987719                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10556321                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    214253076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               143386                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     181359605                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6813942                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162931                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12786673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19420967                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.777860                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         230446757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.789464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.971315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115387386     50.07%     50.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64893306     28.16%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36956853     16.04%     94.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11304745      4.91%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  831968      0.36%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  819587      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  103122      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34748      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  115042      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           230446757                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2705190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2869653                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26124449                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.549623                       # Inst execution rate
system.cpu1.iew.exec_refs                    36193430                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2548039                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               78355602                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34300259                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            171166                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1802475                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2610555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146949024                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33645391                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3083173                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128145741                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                612911                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7361193                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2623530                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8496322                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       719021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           40672                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13762713                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       121561                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           126                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       944960                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1924693                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97962411                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121550340                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794097                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77791617                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.521335                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     121868368                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164069457                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93002944                       # number of integer regfile writes
system.cpu1.ipc                              0.379520                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.379520                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           364415      0.28%      0.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93568685     71.30%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 295      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34751775     26.48%     98.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2543362      1.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             131228914                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1716981                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013084                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1075584     62.64%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                639259     37.23%     99.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2138      0.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132581480                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         495152581                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121550340                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205171485                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146358666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131228914                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             590358                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58222337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           531015                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         99692                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29433864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    230446757                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.569454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170097                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          164894342     71.55%     71.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33423028     14.50%     86.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15551553      6.75%     92.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7473949      3.24%     96.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5210277      2.26%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1253056      0.54%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1453562      0.63%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1042747      0.45%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             144243      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      230446757                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.562847                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           569390                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           57331                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34300259                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2610555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1678                       # number of misc regfile reads
system.cpu1.numCycles                       233151947                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44078806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              101359811                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67251697                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2218221                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18979141                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              15225376                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               793103                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199137714                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154866794                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119452575                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76690958                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                281124                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2623530                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19342946                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52200878                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199137714                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      11450371                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            161599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11036644                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        161623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   361320658                       # The number of ROB reads
system.cpu1.rob.rob_writes                  304485908                       # The number of ROB writes
system.cpu1.timesIdled                          26684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.189545                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19452482                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20223073                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3424617                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         35134211                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20821                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26168                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5347                       # Number of indirect misses.
system.cpu2.branchPred.lookups               38050528                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2077                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6525                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2618143                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18600919                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5756319                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         343368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58561996                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87829227                       # Number of instructions committed
system.cpu2.commit.committedOps              87996349                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    214699099                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.409859                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.480632                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    186839142     87.02%     87.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14543459      6.77%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2736610      1.27%     95.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2136819      1.00%     96.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       673897      0.31%     96.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       338123      0.16%     96.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       590652      0.28%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1084078      0.50%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5756319      2.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    214699099                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28864                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86478469                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20373335                       # Number of loads committed
system.cpu2.commit.membars                     252182                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       252182      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64955128     73.82%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            229      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20379860     23.16%     97.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2408568      2.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87996349                       # Class of committed instruction
system.cpu2.commit.refs                      22788428                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87829227                       # Number of Instructions Simulated
system.cpu2.committedOps                     87996349                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.593743                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.593743                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            125675335                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               810553                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17118454                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             160288055                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14913188                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78733547                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2619935                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2572656                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3176400                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   38050528                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10354055                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    209157721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               135574                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     181218860                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6852818                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167030                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12534217                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19473303                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.795495                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         225118405                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.807893                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.975818                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               110181960     48.94%     48.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64817519     28.79%     77.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36880990     16.38%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11260895      5.00%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  872379      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  805826      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  187347      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   25195      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   86294      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           225118405                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2688028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2862794                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25977520                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.559757                       # Inst execution rate
system.cpu2.iew.exec_refs                    35933057                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2479339                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78686324                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34190301                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            145462                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1762148                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2554765                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          146477113                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33453718                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3064062                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127516135                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                611154                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7142778                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2619935                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8285944                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       704658                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           43048                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13816966                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       139672                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           119                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       939002                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1923792                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97717480                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120981803                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793318                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77520994                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.531073                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121302133                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163237076                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92725359                       # number of integer regfile writes
system.cpu2.ipc                              0.385543                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.385543                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           253885      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93292093     71.44%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 261      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34559005     26.47%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2474571      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130580197                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1705832                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013063                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1075193     63.03%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                629354     36.89%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1285      0.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132032144                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         488518027                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120981803                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        204957993                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 146016159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130580197                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             460954                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58480764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           533396                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        117586                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29563050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    225118405                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.580051                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.179305                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          160092737     71.11%     71.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32915724     14.62%     85.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15530691      6.90%     92.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7540459      3.35%     95.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5179639      2.30%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1214229      0.54%     98.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1466075      0.65%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1035245      0.46%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             143606      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      225118405                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.573207                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           353758                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           32953                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34190301                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2554765                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1703                       # number of misc regfile reads
system.cpu2.numCycles                       227806433                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    49425744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              101393047                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66834188                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2209442                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18900106                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              15239332                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               784339                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            198414517                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             154326017                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          119176899                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76667664                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                126695                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2619935                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             19156622                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52342711                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       198414517                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6381031                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            135042                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10624075                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        135056                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   355491466                       # The number of ROB reads
system.cpu2.rob.rob_writes                  303565936                       # The number of ROB writes
system.cpu2.timesIdled                          26743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.692293                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19267557                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20347545                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3481429                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34779478                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20648                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27355                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6707                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37657948                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2070                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6391                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2651147                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18616278                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5760953                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         311293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58633180                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            88035225                       # Number of instructions committed
system.cpu3.commit.committedOps              88186307                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    215369010                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.409466                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.476362                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    187294001     86.96%     86.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14628800      6.79%     93.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2832047      1.31%     95.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2198227      1.02%     96.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       691349      0.32%     96.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       356007      0.17%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       587705      0.27%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1019921      0.47%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5760953      2.67%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    215369010                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28789                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86697318                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20318943                       # Number of loads committed
system.cpu3.commit.membars                     228084                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       228084      0.26%      0.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        65166851     73.90%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            231      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20325334     23.05%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2465425      2.80%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         88186307                       # Class of committed instruction
system.cpu3.commit.refs                      22790759                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   88035225                       # Number of Instructions Simulated
system.cpu3.committedOps                     88186307                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.594593                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.594593                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            125551114                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               834502                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17145522                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160753477                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15156628                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79280951                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2652995                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2664967                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3142485                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37657948                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10430932                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    209582290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               128601                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180792299                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6966554                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.164866                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12718570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19288205                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.791506                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         225784173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.802119                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.966695                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               110819049     49.08%     49.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65164960     28.86%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36637141     16.23%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11298786      5.00%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  894211      0.40%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  812671      0.36%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   49834      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   29257      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   78264      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           225784173                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2631443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2896527                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                26020673                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.559876                       # Inst execution rate
system.cpu3.iew.exec_refs                    35964087                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2533866                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78737810                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34150866                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            101192                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1856763                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2572500                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146739375                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33430221                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3109609                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127884454                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                610862                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7065046                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2652995                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8197508                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       709112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           42644                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13831923                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       100684                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           134                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       938999                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1957528                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97726377                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121294872                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794503                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77643903                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.531027                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121612753                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163785977                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92953258                       # number of integer regfile writes
system.cpu3.ipc                              0.385417                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.385417                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           229826      0.18%      0.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93700983     71.53%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 233      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34533531     26.36%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2529108      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130994063                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1708561                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013043                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1074547     62.89%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     62.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                631578     36.97%     99.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2436      0.14%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132472798                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         490006254                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121294872                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205292574                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146383904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130994063                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             355471                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58553068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           525394                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         44178                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29541918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    225784173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.580174                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.177545                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          160389057     71.04%     71.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33111655     14.67%     85.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15794076      7.00%     92.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7504846      3.32%     96.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5123109      2.27%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1212673      0.54%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1463850      0.65%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1038439      0.46%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             146468      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      225784173                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.573490                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           401711                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           31587                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34150866                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2572500                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1742                       # number of misc regfile reads
system.cpu3.numCycles                       228415616                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    48817094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              101474932                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66968110                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2240859                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19179855                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              15227684                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               787946                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            199155279                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154822982                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119648039                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77162231                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                229483                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2652995                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             19239835                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52679929                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       199155279                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       6074325                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             92390                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10730551                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         92374                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   356415948                       # The number of ROB reads
system.cpu3.rob.rob_writes                  304084158                       # The number of ROB writes
system.cpu3.timesIdled                          25921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2287893                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               645396                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3601609                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              24927                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                673224                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9483583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18088167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2910775                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       824741                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10405581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7255434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22457168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8080175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9155151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       870703                       # Transaction distribution
system.membus.trans_dist::WritebackClean           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7734660                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40380                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11188                       # Transaction distribution
system.membus.trans_dist::ReadExReq            274381                       # Transaction distribution
system.membus.trans_dist::ReadExResp           273890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9155151                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27517208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27517208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    659184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               659184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46821                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9482794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9482794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9482794                       # Request fanout histogram
system.membus.respLayer1.occupancy        49226076033                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23598537727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1920                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          961                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    25762146.722164                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   142272628.316382                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          961    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2252024000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            961                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   113902736500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24757423000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10326671                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10326671                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10326671                       # number of overall hits
system.cpu2.icache.overall_hits::total       10326671                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27383                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27383                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27383                       # number of overall misses
system.cpu2.icache.overall_misses::total        27383                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2057396000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2057396000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2057396000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2057396000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10354054                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10354054                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10354054                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10354054                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002645                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002645                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002645                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002645                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75134.061279                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75134.061279                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75134.061279                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75134.061279                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4696                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    58.700000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25412                       # number of writebacks
system.cpu2.icache.writebacks::total            25412                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1971                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1971                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1971                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1971                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25412                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25412                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25412                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25412                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1889903500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1889903500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1889903500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1889903500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002454                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002454                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002454                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002454                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74370.513930                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74370.513930                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74370.513930                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74370.513930                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25412                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10326671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10326671                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27383                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27383                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2057396000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2057396000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10354054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10354054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002645                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002645                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75134.061279                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75134.061279                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1971                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1971                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25412                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25412                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1889903500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1889903500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002454                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002454                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74370.513930                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74370.513930                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10476506                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25444                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           411.747603                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20733520                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20733520                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21665499                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21665499                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21665499                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21665499                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10530366                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10530366                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10530366                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10530366                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 877488563084                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 877488563084                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 877488563084                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 877488563084                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32195865                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32195865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32195865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32195865                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.327072                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.327072                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.327072                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.327072                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83329.350859                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83329.350859                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83329.350859                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83329.350859                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     35169242                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        45390                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           745932                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            721                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    47.148054                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    62.954230                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2684845                       # number of writebacks
system.cpu2.dcache.writebacks::total          2684845                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7819041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7819041                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7819041                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7819041                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2711325                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2711325                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2711325                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2711325                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 227161513605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 227161513605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 227161513605                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 227161513605                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084213                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084213                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084213                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084213                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83782.472999                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83782.472999                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83782.472999                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83782.472999                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2684836                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19859738                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19859738                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10010517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10010517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 820785501000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 820785501000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29870255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29870255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.335133                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.335133                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81992.318778                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81992.318778                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7381147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7381147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2629370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2629370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 219309412500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 219309412500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83407.589080                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83407.589080                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1805761                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1805761                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       519849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       519849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  56703062084                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  56703062084                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2325610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2325610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.223532                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.223532                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109076.024161                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109076.024161                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       437894                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       437894                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        81955                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        81955                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7852101105                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7852101105                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95809.909157                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95809.909157                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82717                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82717                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1392                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1392                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     48461000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     48461000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        84109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        84109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.016550                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.016550                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34813.936782                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34813.936782                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          576                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          576                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          816                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          816                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.009702                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.009702                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19287.990196                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19287.990196                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79825                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79825                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2991                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2991                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25055500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25055500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82816                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82816                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.036116                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.036116                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8376.964226                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8376.964226                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2934                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2934                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22304500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22304500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.035428                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.035428                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7602.079073                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7602.079073                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5413000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5413000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1281                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1281                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5244                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5244                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    144675999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    144675999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6525                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6525                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.803678                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.803678                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 27588.863272                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 27588.863272                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5243                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5243                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    139431999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    139431999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.803525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.803525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 26593.934579                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 26593.934579                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.724248                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24552559                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2706835                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.070578                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.724248                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.960133                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.960133                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67445436                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67445436                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1704                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          853                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    28666797.186401                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   154180706.762445                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          853    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2306446000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            853                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   114207381500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  24452778000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10403277                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10403277                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10403277                       # number of overall hits
system.cpu3.icache.overall_hits::total       10403277                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27655                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27655                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27655                       # number of overall misses
system.cpu3.icache.overall_misses::total        27655                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2040328499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2040328499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2040328499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2040328499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10430932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10430932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10430932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10430932                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002651                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002651                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002651                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002651                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73777.924390                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73777.924390                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73777.924390                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73777.924390                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5288                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.781609                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25557                       # number of writebacks
system.cpu3.icache.writebacks::total            25557                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2098                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2098                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2098                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2098                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25557                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25557                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25557                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25557                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1872274999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1872274999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1872274999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1872274999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002450                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002450                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002450                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002450                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73258.794029                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73258.794029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73258.794029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73258.794029                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25557                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10403277                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10403277                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27655                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27655                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2040328499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2040328499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10430932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10430932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002651                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002651                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73777.924390                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73777.924390                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2098                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2098                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25557                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25557                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1872274999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1872274999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73258.794029                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73258.794029                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10669566                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25589                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           416.959084                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20887421                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20887421                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21682416                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21682416                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21682416                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21682416                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10549074                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10549074                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10549074                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10549074                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 882106418905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 882106418905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 882106418905                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 882106418905                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32231490                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32231490                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32231490                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32231490                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.327291                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.327291                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.327291                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.327291                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83619.322313                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83619.322313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83619.322313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83619.322313                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     35257452                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        49092                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           751578                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            773                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.911235                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.508409                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2692197                       # number of writebacks
system.cpu3.dcache.writebacks::total          2692197                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7830049                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7830049                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7830049                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7830049                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2719025                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2719025                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2719025                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2719025                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 228165887559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 228165887559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 228165887559                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 228165887559                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084359                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084359                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084359                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084359                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83914.597166                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83914.597166                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83914.597166                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83914.597166                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2692176                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19855072                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19855072                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9986069                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9986069                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 820262791500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 820262791500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29841141                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29841141                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.334641                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.334641                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82140.709372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82140.709372                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7356560                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7356560                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2629509                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2629509                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 219371592000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 219371592000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83426.826833                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83426.826833                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1827344                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1827344                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       563005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       563005                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  61843627405                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  61843627405                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2390349                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2390349                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.235533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.235533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109845.609551                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109845.609551                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       473489                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       473489                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89516                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8794295559                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8794295559                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037449                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037449                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 98242.722631                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 98242.722631                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        74749                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        74749                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1417                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1417                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43269500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        76166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        76166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.018604                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.018604                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30535.991531                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30535.991531                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          607                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          607                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          810                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          810                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.010635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.010635                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17277.160494                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17277.160494                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        71630                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        71630                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26343500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26343500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        74955                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        74955                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.044360                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044360                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7922.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7922.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3243                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3243                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     23284500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23284500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043266                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043266                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7179.925994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7179.925994                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5188500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5188500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5004500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5004500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5106                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5106                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    142931500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    142931500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6391                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6391                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.798936                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.798936                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 27992.851547                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 27992.851547                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5103                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5103                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    137820500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    137820500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.798467                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.798467                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 27007.740545                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 27007.740545                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.589418                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24562805                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2714311                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.049370                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.589418                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.955919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67492290                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67492290                       # Number of data accesses
system.cpu0.numPwrStateTransitions                532                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23423135.338346                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   155537282.080373                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          266    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1807444500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   132429605500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6230554000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11757071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11757071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11757071                       # number of overall hits
system.cpu0.icache.overall_hits::total       11757071                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131554                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131554                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131554                       # number of overall misses
system.cpu0.icache.overall_misses::total       131554                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10048845469                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10048845469                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10048845469                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10048845469                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11888625                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11888625                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11888625                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11888625                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011066                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011066                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011066                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011066                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76385.708295                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76385.708295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76385.708295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76385.708295                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        43198                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              580                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.479310                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       121241                       # number of writebacks
system.cpu0.icache.writebacks::total           121241                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10313                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10313                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10313                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10313                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       121241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       121241                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       121241                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       121241                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9282880469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9282880469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9282880469                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9282880469                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010198                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010198                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010198                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010198                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76565.522134                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76565.522134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76565.522134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76565.522134                       # average overall mshr miss latency
system.cpu0.icache.replacements                121241                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11757071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11757071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131554                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131554                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10048845469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10048845469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11888625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11888625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76385.708295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76385.708295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10313                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10313                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       121241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       121241                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9282880469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9282880469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76565.522134                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76565.522134                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11879735                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           121273                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.958614                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23898491                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23898491                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22860714                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22860714                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22860714                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22860714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10977529                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10977529                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10977529                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10977529                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 917632345194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 917632345194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 917632345194                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 917632345194                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33838243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33838243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33838243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33838243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324412                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324412                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324412                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324412                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83591.885314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83591.885314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83591.885314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83591.885314                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     37514051                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        51007                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           788195                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            765                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.594886                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.675817                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2860362                       # number of writebacks
system.cpu0.dcache.writebacks::total          2860362                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8090559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8090559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8090559                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8090559                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2886970                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2886970                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2886970                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2886970                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 243673625827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 243673625827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 243673625827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 243673625827                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085317                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085317                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085317                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085317                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84404.626937                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84404.626937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84404.626937                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84404.626937                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2860350                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20706517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20706517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10123543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10123543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 836800297000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 836800297000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30830060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30830060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.328366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.328366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82658.837622                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82658.837622                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7391994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7391994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2731549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2731549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 229982739000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 229982739000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84194.989363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84194.989363                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2154197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2154197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       853986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       853986                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  80832048194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  80832048194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3008183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3008183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94652.661980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94652.661980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       698565                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       698565                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13690886827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13690886827                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051666                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051666                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88089.040908                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88089.040908                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       205603                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       205603                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2592                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2592                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65073500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65073500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       208195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       208195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012450                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25105.516975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25105.516975                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2237                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2237                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001705                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001705                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10994.366197                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10994.366197                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       203269                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       203269                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3736                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3736                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     44210000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     44210000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       207005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       207005                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11833.511777                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11833.511777                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3657                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3657                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     40579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     40579000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017666                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017666                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11096.253760                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11096.253760                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       419500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       419500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4580                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4580                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    138415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    138415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6811                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6811                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.672442                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.672442                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 30221.615721                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 30221.615721                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4579                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4579                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    133835000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    133835000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.672295                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.672295                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 29227.997379                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 29227.997379                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.728028                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26169672                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2879846                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.087178                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.728028                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71400322                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71400322                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14490                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              716021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              703589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              698852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              701991                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2853437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14490                       # number of overall hits
system.l2.overall_hits::.cpu0.data             716021                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6186                       # number of overall hits
system.l2.overall_hits::.cpu1.data             703589                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6113                       # number of overall hits
system.l2.overall_hits::.cpu2.data             698852                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6195                       # number of overall hits
system.l2.overall_hits::.cpu3.data             701991                       # number of overall hits
system.l2.overall_hits::total                 2853437                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2137002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2016656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             19299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1986901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1990751                       # number of demand (read+write) misses
system.l2.demand_misses::total                8296374                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106750                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2137002                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19653                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2016656                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            19299                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1986901                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19362                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1990751                       # number of overall misses
system.l2.overall_misses::total               8296374                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8925015952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 228719139771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1792933937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 216336683853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1768568943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 212769650884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1751148967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 213710418872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     885773561179                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8925015952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 228719139771                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1792933937                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 216336683853                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1768568943                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 212769650884                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1751148967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 213710418872                       # number of overall miss cycles
system.l2.overall_miss_latency::total    885773561179                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          121240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2853023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2720245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2685753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2692742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11149811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         121240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2853023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2720245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2685753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2692742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11149811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.880485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.749031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.760594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.741351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.759444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.739793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.757601                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.739303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.880485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.749031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.760594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.741351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.759444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.739793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.757601                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.739303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83606.706810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107028.041982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91229.529181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107274.956092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91640.444738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 107086.186420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90442.566212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107351.657175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106766.348911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83606.706810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107028.041982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91229.529181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107274.956092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91640.444738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 107086.186420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90442.566212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107351.657175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106766.348911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             211372                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9394                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.500745                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1205733                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              870698                       # number of writebacks
system.l2.writebacks::total                    870698                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          45456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          26056                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          28241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145214                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         45456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         26056                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         28241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145214                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2091546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1988430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1960845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1962510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8151160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2091546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1988430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1960845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1962510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1348920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9500080                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7828214457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 204820117867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1184385441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194697551419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1150519459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 191558934948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1167724982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 192324778947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 794732227520                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7828214457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 204820117867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1184385441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194697551419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1150519459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 191558934948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1167724982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 192324778947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 122012794493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 916745022013                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.876600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.733098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.542204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.730975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.532937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.730091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.547678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.728815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.876600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.733098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.542204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.730975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.532937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.730091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.547678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.728815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.852040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73657.208451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97927.618072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84538.575375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97915.215230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84953.072362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97692.033255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83426.804458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97999.388002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97499.279553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73657.208451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97927.618072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84538.575375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97915.215230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84953.072362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97692.033255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83426.804458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97999.388002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90452.209540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96498.663381                       # average overall mshr miss latency
system.l2.replacements                       16594540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1245523                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1245523                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1245528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1245528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7904896                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7904896                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           10                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             10                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7904906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7904906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           10                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1348920                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1348920                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 122012794493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 122012794493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90452.209540                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90452.209540                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1283                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5018                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           927                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           669                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3010                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4085000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       966000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       911000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       677500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6639500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1939                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1953                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.418321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.387500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.345023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.343062                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.374938                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4406.688242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1298.387097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1361.733931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1011.194030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2205.813953                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          926                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          738                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          667                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2997                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18643493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14949993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13548998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     13554996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     60697480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.417870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.384375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.343992                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.341014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.373318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20133.361771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20257.443089                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20313.340330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20352.846847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20252.746079                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                540                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          960                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          419                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          429                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4529500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1675000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2218000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1641000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          556                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          541                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2765                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.841367                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.753597                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.791271                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.792976                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4718.229167                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3997.613365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5318.944844                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3825.174825                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4522.921348                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            40                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          950                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          410                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          407                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          418                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2185                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19301499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8725500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8618499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8850000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45495498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.832603                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.737410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.772296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.772643                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.790235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20317.367368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21281.707317                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21175.673219                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21172.248804                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20821.738215                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            28900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            14096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            17023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74887                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         110099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          61842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          57884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              292118                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12906895397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8493238422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7505053435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8394561421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37299748675                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       138999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        76710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.792085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.806179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.804168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.785377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.795951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117229.905785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 137337.706122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129656.786590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134759.305556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127687.265677                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          378                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1603                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            18708                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        94547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        60667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        57506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        60690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         273410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10813030922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7791879430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6901431943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7661529937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33167872232                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.680199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.790862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.798916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.765167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.744976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114366.726834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 128436.867325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120012.380326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 126240.401005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121311.847526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        19299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           165064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8925015952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1792933937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1768568943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1751148967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14237667799                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       121240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         198048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.880485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.760594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.759444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.757601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83606.706810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91229.529181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91640.444738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90442.566212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86255.439096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          471                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5756                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5365                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         17235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13997                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7828214457                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1184385441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1150519459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1167724982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11330844339                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.876600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.542204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.532937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.547678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746430                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73657.208451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84538.575375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84953.072362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83426.804458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76648.318929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       687121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       688721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       684756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       684968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2745566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2026903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1954814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1929017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1928458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7839192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 215812244374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 207843445431                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 205264597449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 205315857451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 834236144705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2714024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2643535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2613773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2613426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10584758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.746826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.739470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.738020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.737904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106473.888674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106323.898556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106408.910574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106466.336032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106418.639154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29904                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27051                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        25678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        26638                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       109271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1996999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1927763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1903339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1901820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7729921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 194007086945                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 186905671989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 184657503005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 184663249010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 750233510949                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.735807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.729237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.728196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.727711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.730288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97149.316021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96954.694114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 97017.663698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97098.173860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97055.779865                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1467                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1483                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2572                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2695                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     73915499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       271500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       106999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       556497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     74850495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4039                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4178                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.636791                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.932203                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.787234                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.645045                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28738.529938                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4936.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3451.580645                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15040.459459                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27773.838590                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1010                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1024                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1562                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1671                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30732473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1040495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       565496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       569000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     32907464                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.386729                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.881356                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.848485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.617021                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.399952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19675.078745                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20009.519231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20196.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19620.689655                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19693.275883                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999427                       # Cycle average of tags in use
system.l2.tags.total_refs                    21440567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16597088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.291827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.018668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.655575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.680901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.368012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.134267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.332446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.038637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.337918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.117088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.315915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.500292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.088764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.080223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.079954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.145561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 179119400                       # Number of tag accesses
system.l2.tags.data_accesses                179119400                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6801920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133896448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        896640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     127266880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        866752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     125497920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        895808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     125606720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     81729536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          603458624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6801920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       896640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       866752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       895808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9461120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55724992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55724992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2092132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1988545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1960905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1962605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1277024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9429041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       870703                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             870703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         49054610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        965644699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6466457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        917833071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6250909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        905075549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6460457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        905860201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    589423352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4352069305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     49054610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6466457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6250909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6460457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68232433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      401881782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            401881782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      401881782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        49054610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       965644699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6466457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       917833071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6250909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       905075549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6460457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       905860201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    589423352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4753951087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2070965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1971960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1943296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1946017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1259779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000458513250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51004                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51004                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14901330                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             780156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9429041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     870713                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9429041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   870713                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            353663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            360949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            337930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            350543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            515622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            668621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            657960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1082215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1487202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1145518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           682261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           339121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           348903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           336489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           343944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 362722284233                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46699235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            537844415483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38836.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57586.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6950296                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  749347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9429041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               870713                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  659236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1047548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1341500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1377291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1223205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1088002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  817474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  554967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  370056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  250209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 184160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 177455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2466895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.755771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.409750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.347879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1055939     42.80%     42.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       717816     29.10%     71.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       158121      6.41%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        90889      3.68%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61062      2.48%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44206      1.79%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33662      1.36%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27133      1.10%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       278067     11.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2466895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.118873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.848023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    318.261504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         48552     95.19%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2301      4.51%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           96      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287           14      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51004                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.193425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46616     91.40%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              440      0.86%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2401      4.71%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1041      2.04%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              342      0.67%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51004                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              597750208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5708416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52908544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               603458624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55725632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4310.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4352.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    401.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  138660097000                       # Total gap between requests
system.mem_ctrls.avgGap                      13462.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6801920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    132541760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       896640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    126205440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       866752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    124370944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       895808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    124545088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     80625856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52908544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 49054609.662409916520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 955874856.036062836647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6466457.295543498360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 910178096.254101037979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6250908.719025380909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 896947936.945074796677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6460457.013970188797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 898203842.034380555153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 581463747.703247070312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381569905.809894919395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2092132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1988545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1960905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1962605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1277024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       870713                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3430760737                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117965070307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    597270576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 112103776538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    583067726                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 110143796311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    581673760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 110813917944                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  81625081584                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3583804768887                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32280.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56385.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42631.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56374.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43053.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     56169.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41557.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56462.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63918.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4115942.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8834843220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4695826740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35788136160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2063753100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10945509120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61611699570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1361964480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       125301732390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        903.660668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2804446976                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4630080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 131225632524                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8778822780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4666039785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30898371420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2251600020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10945509120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60975928410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1897350720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       120413622255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.408220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4070650465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4630080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129959429035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1876                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23519334.398296                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   116789964.229264                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          939    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2074889500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   116575504500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22084655000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10528791                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10528791                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10528791                       # number of overall hits
system.cpu1.icache.overall_hits::total       10528791                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27530                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27530                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27530                       # number of overall misses
system.cpu1.icache.overall_misses::total        27530                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2054553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2054553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2054553000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2054553000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10556321                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10556321                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10556321                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10556321                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002608                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002608                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002608                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002608                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74629.604068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74629.604068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74629.604068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74629.604068                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4011                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.492958                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25839                       # number of writebacks
system.cpu1.icache.writebacks::total            25839                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1691                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1691                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25839                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25839                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1914809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1914809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1914809000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1914809000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002448                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002448                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002448                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002448                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74105.383335                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74105.383335                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74105.383335                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74105.383335                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25839                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10528791                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10528791                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27530                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27530                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2054553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2054553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10556321                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10556321                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74629.604068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74629.604068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25839                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1914809000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1914809000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74105.383335                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74105.383335                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10739567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25871                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           415.119903                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21138481                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21138481                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21699757                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21699757                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21699757                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21699757                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10620521                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10620521                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10620521                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10620521                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 882611894179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 882611894179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 882611894179                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 882611894179                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32320278                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32320278                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32320278                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32320278                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.328602                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.328602                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.328602                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.328602                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83104.387645                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83104.387645                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83104.387645                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83104.387645                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     35855039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50995                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           761808                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            763                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.065716                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.834862                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2719278                       # number of writebacks
system.cpu1.dcache.writebacks::total          2719278                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7874879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7874879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7874879                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7874879                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2745642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2745642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2745642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2745642                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 230833844212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 230833844212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 230833844212                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 230833844212                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084951                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084951                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084951                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084951                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84072.812192                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84072.812192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84072.812192                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84072.812192                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2719270                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     19909233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       19909233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10048302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10048302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 819208911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 819208911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29957535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29957535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.335418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.335418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81527.098907                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81527.098907                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7389404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7389404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2658898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2658898                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 221980233000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 221980233000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83485.802389                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83485.802389                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1790524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1790524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       572219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       572219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  63402983179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  63402983179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.242184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110801.953761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110801.953761                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       485475                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       485475                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        86744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        86744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8853611212                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8853611212                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102065.978189                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102065.978189                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       119531                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       119531                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1368                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     49080500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     49080500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       120899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       120899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011315                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011315                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35877.558480                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35877.558480                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          572                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          572                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          796                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          796                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15226000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15226000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19128.140704                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19128.140704                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       117152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       117152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2517                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2517                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23122000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23122000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       119669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9186.332936                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9186.332936                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2478                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2478                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20818000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20818000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020707                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020707                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8401.129944                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8401.129944                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      5056000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5056000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4882000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4882000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1280                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1280                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5173                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    148805500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    148805500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6453                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6453                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.801643                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.801643                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28765.803209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28765.803209                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    143632500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    143632500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.801333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.801333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27776.542255                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27776.542255                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.061736                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24695618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2741141                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.009248                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.061736                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67875709                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67875709                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 138660159500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10846929                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           22                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2116226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9909128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15723844                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2349384                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11745                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57123                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           388419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          388420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        198048                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10648902                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4178                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4178                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       363722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8616586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8196438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8093632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8115894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33616696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15518848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    365656064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3307392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    348128960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3252736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    343716992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3271296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    344634944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1427487232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19076400                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61237888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30244066                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419862                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.683100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20006956     66.15%     66.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8578989     28.37%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 963589      3.19%     97.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 585946      1.94%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 108586      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30244066                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22387262431                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4092264362                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41027651                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4103707317                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41045186                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4348529948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         182150790                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4143704452                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41606898                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28519                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
