#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 19 11:47:07 2025
# Process ID: 30192
# Current directory: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4652 C:\Users\senil\Documents\Files\UoM\Academic\Sem 2\Digital Design\Labs\Microprocessor_Final\MP_Final\MP_Final.xpr
# Log file: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/vivado.log
# Journal file: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor_Interface
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 933.164 ; gain = 79.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor_Interface' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
INFO: [Synth 8-3491] module 'Nanoprocessor' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:34' bound to instance 'NanoprocessoComponent' of component 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:37' bound to instance 'SlowClk' of component 'Slow_Clk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:42]
INFO: [Synth 8-3491] module 'Three_Bit_Adder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:34' bound to instance 'Adder_3_Bit' of component 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA0' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA1' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Three_Bit_Adder' (4#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Address_Selector' of component 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (5#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:5' bound to instance 'ProgramCounter' of component 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramROM' of component 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (7#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_Register_InputSelect' of component 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:20' bound to instance 'RegisterBank' of component 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_ZERO' of component 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (10#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_0' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (11#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_1' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:82]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_2' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:90]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_3' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:98]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_4' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_5' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:114]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_6' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:122]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_7' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (12#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_A_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_Bit' (13#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_B_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:250]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:34' bound to instance 'Adder_Subtractor' of component 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA3' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (14#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
WARNING: [Synth 8-3848] Net Reg_Enabler in module/entity Nanoprocessor does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:70]
WARNING: [Synth 8-3848] Net Load_Selector in module/entity Nanoprocessor does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (15#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Seven_segment_output_v1' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:34' bound to instance 'SevenSegDisplay' of component 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Seven_segment_output_v1' (16#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
WARNING: [Synth 8-3848] Net sevenseg_data_IN in module/entity Nanoprocessor_Interface does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor_Interface' (17#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 989.566 ; gain = 136.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Mux_Register_InputSelect:S to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[2] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[1] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[0] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[3] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[2] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[1] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[0] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 989.566 ; gain = 136.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 989.566 ; gain = 136.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1374.336 ; gain = 521.012
74 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1374.336 ; gain = 521.012
launch_runs impl_1 -jobs 10
[Mon May 19 11:53:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.runs/synth_1/runme.log
[Mon May 19 11:53:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1840.633 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1840.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1891.965 ; gain = 502.195
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_clock_utilization -name clock_utilization_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1908.402 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor_Interface
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.750 ; gain = 13.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor_Interface' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
INFO: [Synth 8-3491] module 'Nanoprocessor' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:34' bound to instance 'NanoprocessoComponent' of component 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:37' bound to instance 'SlowClk' of component 'Slow_Clk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd:42]
INFO: [Synth 8-3491] module 'Three_Bit_Adder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:34' bound to instance 'Adder_3_Bit' of component 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Three_Bit_Adder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA0' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA1' of component 'HA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Three_Bit_Adder' (4#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Address_Selector' of component 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (5#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:5' bound to instance 'ProgramCounter' of component 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd:14]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramROM' of component 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (7#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_Register_InputSelect' of component 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:20' bound to instance 'RegisterBank' of component 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_ZERO' of component 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (10#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_0' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (11#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_1' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:82]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_2' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:90]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_3' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:98]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_4' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_5' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:114]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_6' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:122]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Reg_7' of component 'Register_4bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (12#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd:37]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_A_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_Bit' (13#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_Reg_B_AddSub' of component 'Mux_8_Way_4_Bit' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:250]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:34' bound to instance 'Adder_Subtractor' of component 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA3' of component 'FA' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (14#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd:43]
WARNING: [Synth 8-3848] Net Reg_Enabler in module/entity Nanoprocessor does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:70]
WARNING: [Synth 8-3848] Net Load_Selector in module/entity Nanoprocessor does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (15#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Seven_segment_output_v1' declared at 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:34' bound to instance 'SevenSegDisplay' of component 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Seven_segment_output_v1' [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Seven_segment_output_v1' (16#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Seven_segment_output_v1.vhd:40]
WARNING: [Synth 8-3848] Net sevenseg_data_IN in module/entity Nanoprocessor_Interface does not have driver. [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor_Interface' (17#1) [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1962.746 ; gain = 54.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Mux_Register_InputSelect:S to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[2] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[1] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin RegisterBank:Reg_Sel[0] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[3] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[2] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[1] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin SevenSegDisplay:Reg7_val[0] to constant 0 [C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor_Interface.vhd:75]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.746 ; gain = 54.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.746 ; gain = 54.344
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.969 ; gain = 184.566
73 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.969 ; gain = 184.566
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/3_Bit_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Three_Bit_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Decoder_3_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_Way_4_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sim_1/new/Nanoprocessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/senil/Documents/Files/UoM/Academic/Sem -notrace
couldn't read file "C:/Users/senil/Documents/Files/UoM/Academic/Sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 19 12:26:02 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sim_1/new/Nanoprocessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sim_1/new/Nanoprocessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 87d0849f172a498b89102272b0070e52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Three_Bit_Adder [three_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_Way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/senil/Documents/Files/UoM/Academic/Sem 2/Digital Design/Labs/Microprocessor_Final/MP_Final/MP_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 19 13:29:55 2025...
