Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user00000/Desktop/LAB2/Register_File_RF/testMEMSTAGE_isim_beh.exe -prj C:/Users/user00000/Desktop/LAB2/Register_File_RF/testMEMSTAGE_beh.prj work.testMEMSTAGE 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user00000/Desktop/LAB2/Register_File_RF/RAM.vhd" into library work
Parsing VHDL file "C:/Users/user00000/Desktop/LAB2/Register_File_RF/MEMSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/user00000/Desktop/LAB2/Register_File_RF/testMEMSTAGE.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture syn of entity RAM [ram_default]
Compiling architecture behavioral of entity MEMSTAGE [memstage_default]
Compiling architecture behavior of entity testmemstage
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/user00000/Desktop/LAB2/Register_File_RF/testMEMSTAGE_isim_beh.exe
Fuse Memory Usage: 45032 KB
Fuse CPU Usage: 858 ms
