#
# A fatal error has been detected by the Java Runtime Environment:
#
#  srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "D:/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module display_clocks (VERI-9002)
INFO: analyzing module PreProc_Cs (VERI-9002)
-- Analyzing VHDL file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/dpti_ctrl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dpti_ctrl' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dpti_ctrl' (VHDL-9006)
INFO: analyzing module modulo_Tx (VERI-9002)
INFO: analyzing module OneShoot (VERI-9002)
INFO: analyzing module UART_Tx (VERI-9002)
INFO: analyzing module UART_Rx (VERI-9002)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(24): ERROR: net type must be explicitly specified for 'clk' when default_nettype is none (VERI-1906)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(24): ERROR: non-net port 'clk' cannot be of mode input (VERI-1325)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(25): ERROR: net type must be explicitly specified for 'tick' when default_nettype is none (VERI-1906)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(25): ERROR: non-net port 'tick' cannot be of mode input (VERI-1325)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(26): ERROR: net type must be explicitly specified for 'PinRx' when default_nettype is none (VERI-1906)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(26): ERROR: non-net port 'PinRx' cannot be of mode input (VERI-1325)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/UART_Rx.v(49): ERROR: illegal operand for operator ~ (VERI-1419)
-- Analyzing VHDL file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/TMDS_encoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'TDMS_encoder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tdms_encoder' (VHDL-9006)
INFO: analyzing module control_DM (VERI-9002)
INFO: analyzing module control_Tx (VERI-9002)
INFO: analyzing module AccCuentas (VERI-9002)
INFO: analyzing module pmodDA2 (VERI-9002)
-- Analyzing VHDL file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/VideoLineBuffer_1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'VideoLineBuffer_1' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'videolinebuffer_1' (VHDL-9006)
INFO: analyzing module tick_generator (VERI-9002)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/tick_generator.v(25): ERROR: net type must be explicitly specified for 'clk' when default_nettype is none (VERI-1906)
C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/tick_generator.v(25): ERROR: non-net port 'clk' cannot be of mode input (VERI-1325)
INFO: analyzing module SimpleOneShot (VERI-9002)
-- Analyzing VHDL file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/srcs/dvid.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dvid' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dvid' (VHDL-9006)
INFO: analyzing module dcodeNto8 (VERI-9002)
INFO: analyzing module sync_pulse_det_generator (VERI-9002)
INFO: analyzing module counter_ADP (VERI-9002)
INFO: analyzing module video_sync_generator (VERI-9002)
C:/Users/crist/AppData/Local/Temp/VivadoEditorAssist17870502188950988654.tmp(21): ERROR: net type must be explicitly specified for 'reset' when default_nettype is none (VERI-1906)
C:/Users/crist/AppData/Local/Temp/VivadoEditorAssist17870502188950988654.tmp(21): ERROR: non-net port 'reset' cannot be of mode input (VERI-1325)
C:/Users/crist/AppData/Local/Temp/VivadoEditorAssist17870502188950988654.tmp(22): ERROR: net type must be explicitly specified for 'vga_clk' when default_nettype is none (VERI-1906)
C:/Users/crist/AppData/Local/Temp/VivadoEditorAssist17870502188950988654.tmp(22): ERROR: non-net port 'vga_clk' cannot be of mode input (VERI-1325)
INFO: analyzing module control_parametros (VERI-9002)
-- Analyzing VHDL file "C:/Users/crist/AppData/Local/Temp/VivadoEditorAssist11153266274754299064.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Genesys2_VideoDemoR1' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'genesys2_videodemor1' (VHDL-9006)
INFO: analyzing module UART_TX_control (VERI-9002)
srcscan exits with return value 0
