# FPGA-Design
This repository gathers basic knowledge of how to build circuits using **VHDL** and **Verilog** description languages.
The circuits implemented are:
## [Full adder 1 Bit](FullAdderOneBit)
<p align="Center">
<a href="FullAdderOneBit/readme.md">
<kbd>
<img src="FullAdderOneBit/FAOB_Img/FullAdderOneBit.png" alt="FAOB" width="350" /> 
</kbd>
</a>
</p>

## [Full adder N bits (4 Bits)](FullAdderNBits)
<p align="Center">
<a href="FullAdderNBits/readme.md">
<kbd>
<img src="FullAdderNBits/FANB_Img/FullAdderNBits.png" alt="FANB"/> 
</kbd>
</a>
</p>

## [Comparator 1 Bit](ComparatorOneBit)
<p align="Center">
<a href="ComparatorOneBit/readme.md">
<kbd>
<img src="ComparatorOneBit/COB_Img/COB_Block.png" alt="COB" width="350"/> 
</kbd>
</a>
</p>

## Majority vote
## Binary Counter
## RAM
## FSM
## ALU
## FIFO
