<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_177_1'" level="0">
<item name = "Date">Mon Aug 12 18:55:11 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">histogram2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.132 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4118, 4118, 21.134 us, 21.134 us, 4118, 4118, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_177_1">4116, 4116, 22, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 5080, 3896, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 312, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 5, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="urem_16ns_8ns_7_20_1_U1">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U2">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U3">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U4">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U5">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U6">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U7">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
<column name="urem_16ns_8ns_7_20_1_U8">urem_16ns_8ns_7_20_1, 0, 0, 635, 487, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln177_fu_235_p2">+, 0, 0, 14, 13, 1</column>
<column name="icmp_ln177_fu_229_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19_10_fu_412_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_11_fu_436_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_12_fu_442_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_13_fu_466_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_14_fu_472_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_15_fu_496_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_16_fu_502_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_17_fu_526_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_18_fu_532_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_1_fu_282_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_2_fu_294_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_3_fu_334_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_4_fu_340_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_5_fu_346_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_6_fu_370_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_7_fu_376_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_8_fu_382_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_9_fu_406_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln19_fu_288_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_lfsr_0_load">9, 2, 16, 32</column>
<column name="i_fu_104">9, 2, 13, 26</column>
<column name="lfsr_0_fu_108">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_2_reg_737">13, 0, 13, 0</column>
<column name="i_fu_104">13, 0, 13, 0</column>
<column name="lfsr_0_fu_108">16, 0, 16, 0</column>
<column name="lshr_ln19_3_reg_746">15, 0, 15, 0</column>
<column name="or_ln19_7_reg_837">16, 0, 16, 0</column>
<column name="tmp_1_reg_777">13, 0, 13, 0</column>
<column name="tmp_2_reg_791">12, 0, 12, 0</column>
<column name="tmp_3_reg_804">11, 0, 11, 0</column>
<column name="tmp_4_reg_816">10, 0, 10, 0</column>
<column name="tmp_5_reg_827">9, 0, 9, 0</column>
<column name="tmp_reg_762">14, 0, 14, 0</column>
<column name="urem_ln178_reg_877">7, 0, 7, 0</column>
<column name="urem_ln179_reg_882">7, 0, 7, 0</column>
<column name="urem_ln180_reg_887">7, 0, 7, 0</column>
<column name="urem_ln181_reg_892">7, 0, 7, 0</column>
<column name="urem_ln182_reg_897">7, 0, 7, 0</column>
<column name="urem_ln183_reg_902">7, 0, 7, 0</column>
<column name="urem_ln184_reg_907">7, 0, 7, 0</column>
<column name="urem_ln185_reg_912">7, 0, 7, 0</column>
<column name="xor_ln19_10_reg_796">1, 0, 1, 0</column>
<column name="xor_ln19_12_reg_809">1, 0, 1, 0</column>
<column name="xor_ln19_14_reg_821">1, 0, 1, 0</column>
<column name="xor_ln19_16_reg_832">1, 0, 1, 0</column>
<column name="xor_ln19_2_reg_751">1, 0, 1, 0</column>
<column name="xor_ln19_5_reg_767">1, 0, 1, 0</column>
<column name="xor_ln19_8_reg_782">1, 0, 1, 0</column>
<column name="i_2_reg_737">64, 32, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="array_0_address0">out, 12, ap_memory, array_0, array</column>
<column name="array_0_ce0">out, 1, ap_memory, array_0, array</column>
<column name="array_0_we0">out, 1, ap_memory, array_0, array</column>
<column name="array_0_d0">out, 7, ap_memory, array_0, array</column>
<column name="array_1_address0">out, 12, ap_memory, array_1, array</column>
<column name="array_1_ce0">out, 1, ap_memory, array_1, array</column>
<column name="array_1_we0">out, 1, ap_memory, array_1, array</column>
<column name="array_1_d0">out, 7, ap_memory, array_1, array</column>
<column name="array_2_address0">out, 12, ap_memory, array_2, array</column>
<column name="array_2_ce0">out, 1, ap_memory, array_2, array</column>
<column name="array_2_we0">out, 1, ap_memory, array_2, array</column>
<column name="array_2_d0">out, 7, ap_memory, array_2, array</column>
<column name="array_3_address0">out, 12, ap_memory, array_3, array</column>
<column name="array_3_ce0">out, 1, ap_memory, array_3, array</column>
<column name="array_3_we0">out, 1, ap_memory, array_3, array</column>
<column name="array_3_d0">out, 7, ap_memory, array_3, array</column>
<column name="array_4_address0">out, 12, ap_memory, array_4, array</column>
<column name="array_4_ce0">out, 1, ap_memory, array_4, array</column>
<column name="array_4_we0">out, 1, ap_memory, array_4, array</column>
<column name="array_4_d0">out, 7, ap_memory, array_4, array</column>
<column name="array_5_address0">out, 12, ap_memory, array_5, array</column>
<column name="array_5_ce0">out, 1, ap_memory, array_5, array</column>
<column name="array_5_we0">out, 1, ap_memory, array_5, array</column>
<column name="array_5_d0">out, 7, ap_memory, array_5, array</column>
<column name="array_6_address0">out, 12, ap_memory, array_6, array</column>
<column name="array_6_ce0">out, 1, ap_memory, array_6, array</column>
<column name="array_6_we0">out, 1, ap_memory, array_6, array</column>
<column name="array_6_d0">out, 7, ap_memory, array_6, array</column>
<column name="array_7_address0">out, 12, ap_memory, array_7, array</column>
<column name="array_7_ce0">out, 1, ap_memory, array_7, array</column>
<column name="array_7_we0">out, 1, ap_memory, array_7, array</column>
<column name="array_7_d0">out, 7, ap_memory, array_7, array</column>
</table>
</item>
</section>
</profile>
