0.6
2018.2
Jun 14 2018
20:41:02
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sim_1/new/MutiCycleCPU.v,1545806022,verilog,,,,MutiCycleCPU,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/ALU.v,1545282894,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/AluAdder.v,,ALU,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/AluAdder.v,1544605872,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Data_Mem.v,,AluAdder,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Data_Mem.v,1545720185,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Data_late.v,,Data_Mem,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Data_late.v,1545806258,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/IR.v,,Data_late,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/IR.v,1545805513,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Instruction_Mem.v,,IR,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/Instruction_Mem.v,1545720175,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PC.v,,Instruction_Mem,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PC.v,1545803869,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PCAddr.v,,PC,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PCAddr.v,1544689229,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PCadder.v,,PCAddr,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/PCadder.v,1544599832,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/control.v,,PCadder,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/control.v,1545806794,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/extend.v,,control,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/extend.v,1545755731,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/muti_cycle_CPU.v,,extend,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/muti_cycle_CPU.v,1545805513,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_A.v,,muti_cycle_CPU,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_A.v,1545207729,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_B.v,,mux_A,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_B.v,1545283009,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_DB.v,,mux_B,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_DB.v,1545207476,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_PC.v,,mux_DB,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_PC.v,1545792514,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_WReg.v,,mux_PC,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_WReg.v,1545806732,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_WriteData.v,,mux_WReg,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/mux_WriteData.v,1545283501,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/registerfile.v,,mux_WriteData,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/registerfile.v,1545806346,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/shift.v,,registerfile,,,,,,,,
E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sources_1/new/shift.v,1545205010,verilog,,E:/codes/Vivado/MIPS_muti_cycle_CPU/MIPS_muti_cycle_CPU.srcs/sim_1/new/MutiCycleCPU.v,,shift,,,,,,,,
