{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.907449",
   "Default View_TopLeft":"407,-10",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ctrl -pg 1 -lvl 0 -x -60 -y 360 -defaultsOSRD
preplace port s_axi_ctrl1 -pg 1 -lvl 0 -x -60 -y 630 -defaultsOSRD
preplace port m_axis_aud_aclk -pg 1 -lvl 0 -x -60 -y 380 -defaultsOSRD
preplace port s_axi_ctrl_aresetn -pg 1 -lvl 0 -x -60 -y 400 -defaultsOSRD
preplace port aud_mclk -pg 1 -lvl 0 -x -60 -y 420 -defaultsOSRD
preplace port aud_mrst -pg 1 -lvl 0 -x -60 -y 440 -defaultsOSRD
preplace port irq -pg 1 -lvl 6 -x 2290 -y 570 -defaultsOSRD
preplace port lrclk_in -pg 1 -lvl 6 -x 2290 -y 950 -defaultsOSRD
preplace port sclk_in -pg 1 -lvl 6 -x 2290 -y 970 -defaultsOSRD
preplace port sdata_i -pg 1 -lvl 0 -x -60 -y 500 -defaultsOSRD
preplace port irq1 -pg 1 -lvl 6 -x 2290 -y 750 -defaultsOSRD
preplace port sdata_0_out -pg 1 -lvl 6 -x 2290 -y 770 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 1 -x 180 -y 430 -defaultsOSRD
preplace inst i2s_transmitter_0 -pg 1 -lvl 5 -x 2110 -y 760 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 3 -x 1110 -y 300 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 3 -x 1110 -y 100 -defaultsOSRD
preplace inst AXI_aud_interface_0_upgraded_ipi -pg 1 -lvl 2 -x 600 -y 440 -defaultsOSRD
preplace inst LR_Stream2AXI_interf_0 -pg 1 -lvl 4 -x 1660 -y 390 -defaultsOSRD
preplace netloc clk_wiz_18_432MHz_clk_out1 1 0 5 -30 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc rst_ps7_0_fclk1_peripheral_reset 1 0 5 -20 280 NJ 280 830J 410 1320J 220 1910J
preplace netloc i2s_receiver_0_irq 1 1 5 360J 320 780J 570 NJ 570 NJ 570 NJ
preplace netloc i2s_receiver_0_lrclk_out 1 1 5 370 790 NJ 790 NJ 790 1870 950 NJ
preplace netloc i2s_receiver_0_sclk_out 1 1 5 360 590 NJ 590 NJ 590 1880 970 NJ
preplace netloc Net 1 0 1 NJ 500
preplace netloc i2s_transmitter_0_irq 1 5 1 NJ 750
preplace netloc i2s_transmitter_0_sdata_0_out 1 5 1 NJ 770
preplace netloc m_axis_aud_aclk_1 1 0 5 -10 290 400 290 790 420 1350 210 1920
preplace netloc s_axi_ctrl_aresetn_1 1 0 5 0 300 380 580 NJ 580 1340 580 1890
preplace netloc i2s_receiver_0_m_axis_aud_tdata 1 1 1 390 380n
preplace netloc i2s_receiver_0_m_axis_aud_tid 1 1 1 N 400
preplace netloc fir_compiler_1_m_axis_data_tdata 1 3 1 1370 80n
preplace netloc fir_compiler_1_m_axis_data_tvalid 1 3 1 1340 100n
preplace netloc fir_compiler_0_m_axis_data_tdata 1 3 1 1360 280n
preplace netloc fir_compiler_0_m_axis_data_tvalid 1 3 1 1330 300n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tid 1 4 1 1940 360n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tdata 1 4 1 1930 380n
preplace netloc LR_Stream2AXI_interf_0_m_axis_aud_tvalid 1 4 1 1900 400n
preplace netloc AXI_aud_interface_0_upgraded_ipi_L_Data 1 2 1 810 290n
preplace netloc AXI_aud_interface_0_upgraded_ipi_R_Data 1 2 1 800 90n
preplace netloc AXI_aud_interface_0_upgraded_ipi_L_Data_valid 1 2 2 840 440 N
preplace netloc AXI_aud_interface_0_upgraded_ipi_R_Data_valid 1 2 2 820 460 NJ
preplace netloc AXI_aud_interface_0_upgraded_ipi_L_C_Data 1 2 2 N 470 1360J
preplace netloc AXI_aud_interface_0_upgraded_ipi_R_C_Data 1 2 2 840 450 1370J
preplace netloc AXI_aud_interface_0_upgraded_ipi_s_axis_aud_tready 1 1 1 370 420n
preplace netloc i2s_receiver_0_m_axis_aud_tvalid 1 1 1 N 440
preplace netloc ps7_0_axi_periph_M02_AXI 1 0 1 NJ 360
preplace netloc ps7_0_axi_periph_M03_AXI 1 0 5 -40J 640 NJ 640 NJ 640 NJ 640 NJ
levelinfo -pg 1 -60 180 600 1110 1660 2110 2290
pagesize -pg 1 -db -bbox -sgen -230 -10 2420 990
"
}
0
