{
  "creator": "Yosys 0.55+23 (git sha1 e57a2b944, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "top.v:1.1-27.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "enable": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "value": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44 ]
        }
      },
      "cells": {
        "$abc$760$auto$blifparse.cc:396:parse_blif$761": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 45 ],
            "Y": [ 46 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$762": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 47 ],
            "Y": [ 48 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$763": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 49 ],
            "Y": [ 50 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$764": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 49 ],
            "Y": [ 51 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$765": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 52 ],
            "Y": [ 53 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$766": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 52 ],
            "Y": [ 54 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$767": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 55 ],
            "Y": [ 56 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$768": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 55 ],
            "Y": [ 57 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$769": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 58 ],
            "Y": [ 59 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$770": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 60 ],
            "Y": [ 61 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$771": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29 ],
            "B": [ 60 ],
            "Y": [ 62 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$772": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 44 ],
            "Y": [ 63 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$773": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 44 ],
            "Y": [ 64 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$774": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 43 ],
            "Y": [ 65 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$775": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 43 ],
            "Y": [ 66 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$776": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 42 ],
            "Y": [ 67 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$777": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 42 ],
            "Y": [ 68 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$778": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25 ],
            "B": [ 41 ],
            "Y": [ 69 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$779": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25 ],
            "B": [ 41 ],
            "Y": [ 70 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$780": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 40 ],
            "Y": [ 71 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$781": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 40 ],
            "Y": [ 72 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$782": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 39 ],
            "Y": [ 73 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$783": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 39 ],
            "Y": [ 74 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$784": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22 ],
            "B": [ 38 ],
            "Y": [ 75 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$785": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "B": [ 37 ],
            "Y": [ 76 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$786": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "B": [ 37 ],
            "Y": [ 77 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$787": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 78 ],
            "Y": [ 79 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$788": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 78 ],
            "Y": [ 80 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$789": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 81 ],
            "Y": [ 82 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$790": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 81 ],
            "Y": [ 83 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$791": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 84 ],
            "Y": [ 85 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$792": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ 84 ],
            "Y": [ 86 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$793": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 87 ],
            "Y": [ 88 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$794": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 87 ],
            "Y": [ 89 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$795": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 90 ],
            "Y": [ 91 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$796": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 90 ],
            "Y": [ 92 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$797": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 93 ],
            "Y": [ 94 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$798": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 93 ],
            "Y": [ 95 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$799": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 96 ],
            "Y": [ 97 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$800": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 96 ],
            "Y": [ 98 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$801": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 99 ],
            "Y": [ 100 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$802": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 99 ],
            "Y": [ 101 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$803": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 102 ],
            "Y": [ 103 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$804": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 102 ],
            "Y": [ 104 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$805": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 105 ],
            "Y": [ 106 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$806": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 105 ],
            "Y": [ 107 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$807": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 108 ],
            "Y": [ 109 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$808": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 110 ],
            "Y": [ 111 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$809": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 112 ],
            "Y": [ 113 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$810": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 114 ],
            "Y": [ 115 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$811": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 116 ],
            "Y": [ 117 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$812": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 118 ],
            "Y": [ 119 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$813": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 116 ],
            "Y": [ 120 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$814": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 120 ],
            "Y": [ 121 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$815": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117 ],
            "B": [ 121 ],
            "Y": [ 122 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$816": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 114 ],
            "Y": [ 123 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$817": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 123 ],
            "Y": [ 124 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$818": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "B": [ 124 ],
            "Y": [ 125 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$819": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 112 ],
            "Y": [ 126 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$820": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 126 ],
            "Y": [ 127 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$821": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113 ],
            "B": [ 127 ],
            "Y": [ 128 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$822": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 110 ],
            "Y": [ 129 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$823": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 129 ],
            "Y": [ 130 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$824": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 111 ],
            "B": [ 130 ],
            "Y": [ 131 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$825": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 108 ],
            "Y": [ 132 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$826": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 132 ],
            "Y": [ 133 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$827": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109 ],
            "B": [ 133 ],
            "Y": [ 134 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$828": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 134 ],
            "Y": [ 135 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$829": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 106 ],
            "B": [ 135 ],
            "Y": [ 136 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$830": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104 ],
            "B": [ 136 ],
            "Y": [ 137 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$831": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 137 ],
            "Y": [ 138 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$832": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 138 ],
            "Y": [ 139 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$833": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 139 ],
            "Y": [ 140 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$834": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 140 ],
            "Y": [ 141 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$835": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 141 ],
            "Y": [ 142 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$836": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 142 ],
            "Y": [ 143 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$837": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94 ],
            "B": [ 143 ],
            "Y": [ 144 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$838": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 144 ],
            "Y": [ 145 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$839": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 145 ],
            "Y": [ 146 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$840": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 146 ],
            "Y": [ 147 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$841": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 147 ],
            "Y": [ 148 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$842": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 148 ],
            "Y": [ 149 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$843": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 149 ],
            "Y": [ 150 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$844": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 150 ],
            "Y": [ 151 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$845": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 151 ],
            "Y": [ 152 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$846": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 152 ],
            "Y": [ 153 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$847": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 153 ],
            "Y": [ 154 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$848": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 154 ],
            "Y": [ 155 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$849": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 155 ],
            "Y": [ 156 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$850": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22 ],
            "B": [ 38 ],
            "Y": [ 157 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$851": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 157 ],
            "Y": [ 158 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$852": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 158 ],
            "Y": [ 159 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$853": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 159 ],
            "Y": [ 160 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$854": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 160 ],
            "Y": [ 161 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$855": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 161 ],
            "Y": [ 162 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$856": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 162 ],
            "Y": [ 163 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$857": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 163 ],
            "Y": [ 164 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$858": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 164 ],
            "Y": [ 165 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$859": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 165 ],
            "Y": [ 166 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$860": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 166 ],
            "Y": [ 167 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$861": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 167 ],
            "Y": [ 168 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$862": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 168 ],
            "Y": [ 169 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$863": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 169 ],
            "Y": [ 170 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$864": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 170 ],
            "Y": [ 171 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$865": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 171 ],
            "Y": [ 172 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$866": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 172 ],
            "Y": [ 173 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$867": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 58 ],
            "Y": [ 174 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$868": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173 ],
            "B": [ 174 ],
            "Y": [ 175 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$869": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 175 ],
            "Y": [ 176 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$870": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 176 ],
            "Y": [ 177 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$871": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 177 ],
            "Y": [ 178 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$872": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 178 ],
            "Y": [ 179 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$873": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 179 ],
            "Y": [ 180 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$874": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 180 ],
            "Y": [ 181 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$875": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 181 ],
            "Y": [ 182 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$876": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 47 ],
            "Y": [ 183 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$877": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 183 ],
            "Y": [ 184 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$878": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 184 ],
            "Y": [ 185 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$879": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 45 ],
            "Y": [ 186 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$880": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "B": [ 186 ],
            "Y": [ 187 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$881": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 187 ],
            "Y": [ 188 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$882": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 189 ],
            "Y": [ 190 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$883": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 188 ],
            "B": [ 190 ],
            "Y": [ 191 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$884": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "B": [ 186 ],
            "Y": [ 192 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$885": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 183 ],
            "Y": [ 193 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$886": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 180 ],
            "Y": [ 194 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$887": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 54 ],
            "Y": [ 195 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$888": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 195 ],
            "Y": [ 196 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$889": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 176 ],
            "Y": [ 197 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$890": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173 ],
            "B": [ 174 ],
            "Y": [ 198 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$891": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 171 ],
            "Y": [ 199 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$892": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 64 ],
            "Y": [ 200 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$893": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169 ],
            "B": [ 200 ],
            "Y": [ 201 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$894": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 167 ],
            "Y": [ 202 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$895": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "Y": [ 203 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$896": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 165 ],
            "B": [ 203 ],
            "Y": [ 204 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$897": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 163 ],
            "Y": [ 205 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$898": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 72 ],
            "Y": [ 206 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$899": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 161 ],
            "B": [ 206 ],
            "Y": [ 207 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$900": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 159 ],
            "Y": [ 208 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$901": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 157 ],
            "Y": [ 209 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$902": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 154 ],
            "Y": [ 210 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$903": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 80 ],
            "Y": [ 211 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$904": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 152 ],
            "B": [ 211 ],
            "Y": [ 212 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$905": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 150 ],
            "Y": [ 213 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$906": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 148 ],
            "Y": [ 214 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$907": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 146 ],
            "Y": [ 215 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$908": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 92 ],
            "Y": [ 216 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$909": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 216 ],
            "Y": [ 217 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$910": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 142 ],
            "Y": [ 218 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$911": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 98 ],
            "Y": [ 219 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$912": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 219 ],
            "Y": [ 220 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$913": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 138 ],
            "Y": [ 221 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$914": {
          "hide_name": 1,
          "type": "$_NAND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ 104 ],
            "Y": [ 222 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$915": {
          "hide_name": 1,
          "type": "$_XNOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 136 ],
            "B": [ 222 ],
            "Y": [ 223 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$916": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 107 ],
            "B": [ 134 ],
            "Y": [ 224 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$917": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 132 ],
            "Y": [ 225 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$918": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 129 ],
            "Y": [ 226 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$919": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 125 ],
            "B": [ 126 ],
            "Y": [ 227 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$920": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 122 ],
            "B": [ 123 ],
            "Y": [ 228 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$921": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119 ],
            "B": [ 120 ],
            "Y": [ 229 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$922": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 118 ],
            "Y": [ 230 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$923": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 231 ],
            "B": [ 232 ],
            "Y": [ 233 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$924": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 234 ],
            "B": [ 235 ],
            "Y": [ 236 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$925": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233 ],
            "B": [ 236 ],
            "Y": [ 237 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$926": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 238 ],
            "B": [ 239 ],
            "Y": [ 240 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$927": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 240 ],
            "B": [ 241 ],
            "Y": [ 242 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$928": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 243 ],
            "B": [ 242 ],
            "Y": [ 244 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$929": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237 ],
            "B": [ 244 ],
            "Y": [ 245 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$930": {
          "hide_name": 1,
          "type": "$_ANDNOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237 ],
            "B": [ 243 ],
            "Y": [ 246 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$931": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 242 ],
            "B": [ 246 ],
            "Y": [ 247 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$932": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 247 ],
            "Y": [ 248 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$933": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241 ],
            "B": [ 240 ],
            "Y": [ 249 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$934": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 246 ],
            "B": [ 249 ],
            "Y": [ 250 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$935": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ 250 ],
            "Y": [ 251 ]
          }
        },
        "$abc$760$auto$blifparse.cc:396:parse_blif$936": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 251 ],
            "Y": [ 252 ]
          }
        },
        "$auto$ff.cc:266:slice$219": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 230 ],
            "E": [ 250 ],
            "Q": [ 118 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$220": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 229 ],
            "E": [ 250 ],
            "Q": [ 116 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$221": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 228 ],
            "E": [ 250 ],
            "Q": [ 114 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$222": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 227 ],
            "E": [ 250 ],
            "Q": [ 112 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$223": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 226 ],
            "E": [ 250 ],
            "Q": [ 110 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$224": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 225 ],
            "E": [ 250 ],
            "Q": [ 108 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$225": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 224 ],
            "E": [ 250 ],
            "Q": [ 105 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$226": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 223 ],
            "E": [ 250 ],
            "Q": [ 102 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$227": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 221 ],
            "E": [ 250 ],
            "Q": [ 99 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$228": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 220 ],
            "E": [ 250 ],
            "Q": [ 96 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$229": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 218 ],
            "E": [ 250 ],
            "Q": [ 93 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$230": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 217 ],
            "E": [ 250 ],
            "Q": [ 90 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$231": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 215 ],
            "E": [ 250 ],
            "Q": [ 87 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$232": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 214 ],
            "E": [ 250 ],
            "Q": [ 84 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$233": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 213 ],
            "E": [ 250 ],
            "Q": [ 81 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$234": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 212 ],
            "E": [ 250 ],
            "Q": [ 78 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$235": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 210 ],
            "E": [ 250 ],
            "Q": [ 37 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$236": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 209 ],
            "E": [ 250 ],
            "Q": [ 38 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$237": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 208 ],
            "E": [ 250 ],
            "Q": [ 39 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$238": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 207 ],
            "E": [ 250 ],
            "Q": [ 40 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$239": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 205 ],
            "E": [ 250 ],
            "Q": [ 41 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$240": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 204 ],
            "E": [ 250 ],
            "Q": [ 42 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$241": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 202 ],
            "E": [ 250 ],
            "Q": [ 43 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$242": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 201 ],
            "E": [ 250 ],
            "Q": [ 44 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$243": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 199 ],
            "E": [ 250 ],
            "Q": [ 60 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$244": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 198 ],
            "E": [ 250 ],
            "Q": [ 58 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$245": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 197 ],
            "E": [ 250 ],
            "Q": [ 55 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$246": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 196 ],
            "E": [ 250 ],
            "Q": [ 52 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$247": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 194 ],
            "E": [ 250 ],
            "Q": [ 49 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$248": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 193 ],
            "E": [ 250 ],
            "Q": [ 47 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$249": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 192 ],
            "E": [ 250 ],
            "Q": [ 45 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$250": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 191 ],
            "E": [ 250 ],
            "Q": [ 189 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$251": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 248 ],
            "E": [ 252 ],
            "Q": [ 243 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$252": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 245 ],
            "E": [ 252 ],
            "Q": [ 241 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$253": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 239 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$254": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 238 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$255": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 234 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$256": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 232 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$257": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 231 ],
            "R": [ 3 ]
          }
        },
        "$auto$ff.cc:266:slice$258": {
          "hide_name": 1,
          "type": "$_SDFFE_PP0P_",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:12.3-26.6"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 252 ],
            "Q": [ 235 ],
            "R": [ 3 ]
          }
        }
      },
      "netnames": {
        "$abc$760$auto$opt_dff.cc:219:make_patterns_logic$38": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$abc$760$auto$opt_dff.cc:219:make_patterns_logic$46": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "$abc$760$count[0]": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[10]": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[11]": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[12]": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[13]": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[14]": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[15]": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[16]": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[17]": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[18]": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[19]": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[1]": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[20]": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[21]": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[22]": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[23]": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[24]": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[25]": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[26]": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[27]": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[28]": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[29]": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[2]": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[30]": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[31]": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[3]": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[4]": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[5]": {
          "hide_name": 1,
          "bits": [ 108 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[6]": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[7]": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[8]": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$count[9]": {
          "hide_name": 1,
          "bits": [ 96 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "$abc$760$enable": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:5.10-5.16"
          }
        },
        "$abc$760$new_n117": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$abc$760$new_n118": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$abc$760$new_n119": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$abc$760$new_n120": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "$abc$760$new_n121": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "$abc$760$new_n122": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "$abc$760$new_n123": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$abc$760$new_n124": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$abc$760$new_n125": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$abc$760$new_n126": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "$abc$760$new_n127": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "$abc$760$new_n128": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "$abc$760$new_n129": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$abc$760$new_n130": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "$abc$760$new_n131": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$abc$760$new_n132": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "$abc$760$new_n133": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$abc$760$new_n134": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "$abc$760$new_n135": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "$abc$760$new_n136": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "$abc$760$new_n137": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "$abc$760$new_n138": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "$abc$760$new_n139": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$abc$760$new_n140": {
          "hide_name": 1,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "$abc$760$new_n141": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$abc$760$new_n142": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "$abc$760$new_n143": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$abc$760$new_n144": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$abc$760$new_n145": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "$abc$760$new_n146": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$abc$760$new_n147": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "$abc$760$new_n148": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "$abc$760$new_n149": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "$abc$760$new_n150": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$abc$760$new_n151": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "$abc$760$new_n152": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$abc$760$new_n153": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$abc$760$new_n154": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$abc$760$new_n155": {
          "hide_name": 1,
          "bits": [ 97 ],
          "attributes": {
          }
        },
        "$abc$760$new_n156": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "$abc$760$new_n157": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "$abc$760$new_n158": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$abc$760$new_n159": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$abc$760$new_n160": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$abc$760$new_n161": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "$abc$760$new_n162": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "$abc$760$new_n163": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "$abc$760$new_n164": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "$abc$760$new_n165": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$abc$760$new_n166": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "$abc$760$new_n167": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "$abc$760$new_n168": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "$abc$760$new_n169": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$abc$760$new_n170": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "$abc$760$new_n171": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$abc$760$new_n172": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$abc$760$new_n173": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "$abc$760$new_n174": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "$abc$760$new_n175": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "$abc$760$new_n176": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "$abc$760$new_n177": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$abc$760$new_n178": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "$abc$760$new_n179": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "$abc$760$new_n180": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "$abc$760$new_n181": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "$abc$760$new_n182": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "$abc$760$new_n183": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$abc$760$new_n184": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$abc$760$new_n185": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$abc$760$new_n186": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "$abc$760$new_n187": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "$abc$760$new_n188": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "$abc$760$new_n189": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "$abc$760$new_n190": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "$abc$760$new_n191": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "$abc$760$new_n192": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "$abc$760$new_n193": {
          "hide_name": 1,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "$abc$760$new_n194": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "$abc$760$new_n195": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "$abc$760$new_n196": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "$abc$760$new_n197": {
          "hide_name": 1,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "$abc$760$new_n198": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$abc$760$new_n199": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$abc$760$new_n200": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "$abc$760$new_n201": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$abc$760$new_n202": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "$abc$760$new_n203": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$abc$760$new_n204": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "$abc$760$new_n205": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$abc$760$new_n206": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$abc$760$new_n207": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "$abc$760$new_n208": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$abc$760$new_n209": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$abc$760$new_n210": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "$abc$760$new_n211": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$abc$760$new_n212": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$abc$760$new_n213": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "$abc$760$new_n214": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "$abc$760$new_n215": {
          "hide_name": 1,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "$abc$760$new_n216": {
          "hide_name": 1,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "$abc$760$new_n217": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "$abc$760$new_n218": {
          "hide_name": 1,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "$abc$760$new_n219": {
          "hide_name": 1,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "$abc$760$new_n220": {
          "hide_name": 1,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "$abc$760$new_n221": {
          "hide_name": 1,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "$abc$760$new_n222": {
          "hide_name": 1,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "$abc$760$new_n223": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "$abc$760$new_n224": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "$abc$760$new_n225": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "$abc$760$new_n226": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "$abc$760$new_n227": {
          "hide_name": 1,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "$abc$760$new_n228": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "$abc$760$new_n229": {
          "hide_name": 1,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "$abc$760$new_n230": {
          "hide_name": 1,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "$abc$760$new_n231": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "$abc$760$new_n232": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "$abc$760$new_n233": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$abc$760$new_n234": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "$abc$760$new_n235": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "$abc$760$new_n236": {
          "hide_name": 1,
          "bits": [ 187 ],
          "attributes": {
          }
        },
        "$abc$760$new_n237": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "$abc$760$new_n238": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "$abc$760$new_n243": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "$abc$760$new_n248": {
          "hide_name": 1,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "$abc$760$new_n251": {
          "hide_name": 1,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "$abc$760$new_n254": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "$abc$760$new_n259": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$abc$760$new_n264": {
          "hide_name": 1,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "$abc$760$new_n267": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$abc$760$new_n270": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$abc$760$new_n279": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "$abc$760$new_n280": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$abc$760$new_n281": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "$abc$760$new_n282": {
          "hide_name": 1,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "$abc$760$new_n283": {
          "hide_name": 1,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "$abc$760$new_n284": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "$abc$760$new_n286": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "$abc$760$new_n287": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "$abc$760$new_n289": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$abc$760$new_n291": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[0]": {
          "hide_name": 1,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[1]": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[2]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[3]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[4]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[5]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[6]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$procmux$14_Y[7]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$760$state[0]": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[1]": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[2]": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[3]": {
          "hide_name": 1,
          "bits": [ 238 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[4]": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[5]": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[6]": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$state[7]": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[0]": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[10]": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[11]": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[12]": {
          "hide_name": 1,
          "bits": [ 215 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[13]": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[14]": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[15]": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[16]": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[17]": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[18]": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[19]": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[1]": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[20]": {
          "hide_name": 1,
          "bits": [ 205 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[21]": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[22]": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[23]": {
          "hide_name": 1,
          "bits": [ 201 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[24]": {
          "hide_name": 1,
          "bits": [ 199 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[25]": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[26]": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[27]": {
          "hide_name": 1,
          "bits": [ 196 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[28]": {
          "hide_name": 1,
          "bits": [ 194 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[29]": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[2]": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[30]": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[31]": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[3]": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[4]": {
          "hide_name": 1,
          "bits": [ 226 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[5]": {
          "hide_name": 1,
          "bits": [ 225 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[6]": {
          "hide_name": 1,
          "bits": [ 224 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[7]": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[8]": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y[9]": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$abc$760$value[0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[10]": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[11]": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[12]": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[13]": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[14]": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[15]": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[16]": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[17]": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[18]": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[19]": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[1]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[20]": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[21]": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[22]": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[23]": {
          "hide_name": 1,
          "bits": [ 28 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[24]": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[25]": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[26]": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[27]": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[28]": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[29]": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[2]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[30]": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[31]": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[3]": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[4]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[5]": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[6]": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[7]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[8]": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$abc$760$value[9]": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        },
        "$add$top.v:22$5.A": {
          "hide_name": 1,
          "bits": [ 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ],
          "attributes": {
          }
        },
        "$add$top.v:22$5.B": {
          "hide_name": 1,
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ],
          "attributes": {
          }
        },
        "$add$top.v:22$5.Y": {
          "hide_name": 1,
          "bits": [ 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
          "attributes": {
          }
        },
        "$add$top.v:22$5_Y": {
          "hide_name": 1,
          "bits": [ 230, 229, 228, 227, 226, 225, 224, 223, 221, 220, 218, 217, 215, 214, 213, 212, 210, 209, 208, 207, 205, 204, 202, 201, 199, 198, 197, 196, 194, 193, 192, 191 ],
          "attributes": {
            "src": "top.v:22.18-22.31"
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$42": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$44": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$38": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$46": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2957:Not$35": {
          "hide_name": 1,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2957:Not$37": {
          "hide_name": 1,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$148": {
          "hide_name": 1,
          "bits": [ 353, 354, 355, 356 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$153": {
          "hide_name": 1,
          "bits": [ 357, 358 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$156": {
          "hide_name": 1,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$172": {
          "hide_name": 1,
          "bits": [ 360, 361, 362, 363 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$177": {
          "hide_name": 1,
          "bits": [ 364, 365 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$180": {
          "hide_name": 1,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$261": {
          "hide_name": 1,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$263": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$270": {
          "hide_name": 1,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$272": {
          "hide_name": 1,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$274": {
          "hide_name": 1,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:125:simplemap_reduce$276": {
          "hide_name": 1,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:166:logic_reduce$125": {
          "hide_name": 1,
          "bits": [ 373, 374, 375, 376 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:166:logic_reduce$130": {
          "hide_name": 1,
          "bits": [ 377, 378 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:166:logic_reduce$133": {
          "hide_name": 1,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:248:simplemap_eqne$136": {
          "hide_name": 1,
          "bits": [ 380, 381, 382, 383, 384, 385, 386, 387 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:248:simplemap_eqne$160": {
          "hide_name": 1,
          "bits": [ 388, 389, 390, 391, 392, 393, 394, 395 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:248:simplemap_eqne$265": {
          "hide_name": 1,
          "bits": [ 396, 397 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:254:simplemap_eqne$146": {
          "hide_name": 1,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "$auto$simplemap.cc:254:simplemap_eqne$170": {
          "hide_name": 1,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "$eq$top.v:17$2_Y": {
          "hide_name": 1,
          "bits": [ 400 ],
          "attributes": {
            "src": "top.v:17.10-17.20"
          }
        },
        "$eq$top.v:19$3_Y": {
          "hide_name": 1,
          "bits": [ 401 ],
          "attributes": {
            "src": "top.v:19.19-19.29"
          }
        },
        "$eq$top.v:21$4_Y": {
          "hide_name": 1,
          "bits": [ 402 ],
          "attributes": {
            "src": "top.v:21.19-21.29"
          }
        },
        "$procmux$12_Y": {
          "hide_name": 1,
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410 ],
          "attributes": {
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 248, 245, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "$procmux$6_Y": {
          "hide_name": 1,
          "bits": [ 411, 412, 413, 414, 415, 416, 417, 418 ],
          "attributes": {
          }
        },
        "$procmux$9_Y": {
          "hide_name": 1,
          "bits": [ 419, 420, 421, 422, 423, 424, 425, 426 ],
          "attributes": {
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.A": {
          "hide_name": 1,
          "bits": [ 118, 116, 114, 112, 110, 108, 105, 102, 99, 96, 93, 90, 87, 84, 81, 78, 37, 38, 39, 40, 41, 42, 43, 44, 60, 58, 55, 52, 49, 47, 45, 189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:266.22-266.23"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.AA": {
          "hide_name": 1,
          "bits": [ 118, 116, 114, 112, 110, 108, 105, 102, 99, 96, 93, 90, 87, 84, 81, 78, 37, 38, 39, 40, 41, 42, 43, 44, 60, 58, 55, 52, 49, 47, 45, 189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:277.21-277.23"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.A_buf": {
          "hide_name": 1,
          "bits": [ 118, 116, 114, 112, 110, 108, 105, 102, 99, 96, 93, 90, 87, 84, 81, 78, 37, 38, 39, 40, 41, 42, 43, 44, 60, 58, 55, 52, 49, 47, 45, 189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:282.21-282.26"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.B": {
          "hide_name": 1,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:268.22-268.23"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.BB": {
          "hide_name": 1,
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:279.21-279.23"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.BI": {
          "hide_name": 1,
          "bits": [ 459 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:272.12-272.14"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.B_buf": {
          "hide_name": 1,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:282.28-282.33"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.CI": {
          "hide_name": 1,
          "bits": [ 460 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:272.8-272.10"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.CO": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.X": {
          "hide_name": 1,
          "bits": [ 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.Y": {
          "hide_name": 1,
          "bits": [ 230, 229, 228, 227, 226, 225, 224, 223, 221, 220, 218, 217, 215, 214, 213, 212, 210, 209, 208, 207, 205, 204, 202, 201, 199, 198, 197, 196, 194, 193, 192, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.CI": {
          "hide_name": 1,
          "bits": [ 525 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:215.8-215.10"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.CO": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:218.21-218.23"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.G": {
          "hide_name": 1,
          "bits": [ 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:214.23-214.24"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.P": {
          "hide_name": 1,
          "bits": [ 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:214.20-214.21"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu._TECHMAP_DONE_": {
          "hide_name": 1,
          "bits": [ "0", "0", "1", "0", "1", "1", "1", "0", "1", "1", "0", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.g": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:222.21-222.22"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.i": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:220.10-220.11"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.j": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:220.13-220.14"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.p": {
          "hide_name": 1,
          "bits": [ 493, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:222.18-222.19",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:511:replace_alu$185": {
          "hide_name": 1,
          "bits": [ 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ],
          "attributes": {
          }
        },
        "$techmap$add$top.v:22$5.$auto$alumacc.cc:512:replace_alu$186": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492 ],
          "attributes": {
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286$280_Y": {
          "hide_name": 1,
          "bits": [ 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.42-286.49"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$not$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:279$278_Y": {
          "hide_name": 1,
          "bits": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:279.31-279.37"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$ternary$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:279$279_Y": {
          "hide_name": 1,
          "bits": [ 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:279.26-279.45"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288$281_Y": {
          "hide_name": 1,
          "bits": [ 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:288.13-288.20"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.$xor$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289$282_Y": {
          "hide_name": 1,
          "bits": [ 230, 229, 228, 227, 226, 225, 224, 223, 221, 220, 218, 217, 215, 214, 213, 212, 210, 209, 208, 207, 205, 204, 202, 201, 199, 198, 197, 196, 194, 193, 192, 191, 621 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:289.13-289.25"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:231$381_Y": {
          "hide_name": 1,
          "bits": [ 622 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:231.18-231.27"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$383_Y": {
          "hide_name": 1,
          "bits": [ 623 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$386_Y": {
          "hide_name": 1,
          "bits": [ 624 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$389_Y": {
          "hide_name": 1,
          "bits": [ 625 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$392_Y": {
          "hide_name": 1,
          "bits": [ 626 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$395_Y": {
          "hide_name": 1,
          "bits": [ 627 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$398_Y": {
          "hide_name": 1,
          "bits": [ 628 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$401_Y": {
          "hide_name": 1,
          "bits": [ 629 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$404_Y": {
          "hide_name": 1,
          "bits": [ 630 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$407_Y": {
          "hide_name": 1,
          "bits": [ 631 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$410_Y": {
          "hide_name": 1,
          "bits": [ 632 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$413_Y": {
          "hide_name": 1,
          "bits": [ 633 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$416_Y": {
          "hide_name": 1,
          "bits": [ 634 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$419_Y": {
          "hide_name": 1,
          "bits": [ 635 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$422_Y": {
          "hide_name": 1,
          "bits": [ 636 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$425_Y": {
          "hide_name": 1,
          "bits": [ 637 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$428_Y": {
          "hide_name": 1,
          "bits": [ 638 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$431_Y": {
          "hide_name": 1,
          "bits": [ 639 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$434_Y": {
          "hide_name": 1,
          "bits": [ 640 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$437_Y": {
          "hide_name": 1,
          "bits": [ 641 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$440_Y": {
          "hide_name": 1,
          "bits": [ 642 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$443_Y": {
          "hide_name": 1,
          "bits": [ 643 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$446_Y": {
          "hide_name": 1,
          "bits": [ 644 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$449_Y": {
          "hide_name": 1,
          "bits": [ 645 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$452_Y": {
          "hide_name": 1,
          "bits": [ 646 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$455_Y": {
          "hide_name": 1,
          "bits": [ 647 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$458_Y": {
          "hide_name": 1,
          "bits": [ 648 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$461_Y": {
          "hide_name": 1,
          "bits": [ 649 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$464_Y": {
          "hide_name": 1,
          "bits": [ 650 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$467_Y": {
          "hide_name": 1,
          "bits": [ 651 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$470_Y": {
          "hide_name": 1,
          "bits": [ 652 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$473_Y": {
          "hide_name": 1,
          "bits": [ 653 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.19-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$388_Y": {
          "hide_name": 1,
          "bits": [ 654 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$391_Y": {
          "hide_name": 1,
          "bits": [ 655 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$394_Y": {
          "hide_name": 1,
          "bits": [ 656 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$397_Y": {
          "hide_name": 1,
          "bits": [ 657 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$400_Y": {
          "hide_name": 1,
          "bits": [ 658 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$403_Y": {
          "hide_name": 1,
          "bits": [ 659 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$406_Y": {
          "hide_name": 1,
          "bits": [ 660 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$409_Y": {
          "hide_name": 1,
          "bits": [ 661 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$412_Y": {
          "hide_name": 1,
          "bits": [ 662 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$415_Y": {
          "hide_name": 1,
          "bits": [ 663 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$418_Y": {
          "hide_name": 1,
          "bits": [ 664 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$421_Y": {
          "hide_name": 1,
          "bits": [ 665 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$424_Y": {
          "hide_name": 1,
          "bits": [ 666 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$427_Y": {
          "hide_name": 1,
          "bits": [ 667 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$430_Y": {
          "hide_name": 1,
          "bits": [ 668 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$436_Y": {
          "hide_name": 1,
          "bits": [ 669 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$439_Y": {
          "hide_name": 1,
          "bits": [ 670 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$442_Y": {
          "hide_name": 1,
          "bits": [ 671 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$445_Y": {
          "hide_name": 1,
          "bits": [ 672 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$448_Y": {
          "hide_name": 1,
          "bits": [ 673 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$451_Y": {
          "hide_name": 1,
          "bits": [ 674 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$454_Y": {
          "hide_name": 1,
          "bits": [ 675 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$460_Y": {
          "hide_name": 1,
          "bits": [ 676 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$463_Y": {
          "hide_name": 1,
          "bits": [ 677 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$466_Y": {
          "hide_name": 1,
          "bits": [ 678 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241$472_Y": {
          "hide_name": 1,
          "bits": [ 679 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:241.12-241.34"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$476_Y": {
          "hide_name": 1,
          "bits": [ 680 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$479_Y": {
          "hide_name": 1,
          "bits": [ 681 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$482_Y": {
          "hide_name": 1,
          "bits": [ 682 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$485_Y": {
          "hide_name": 1,
          "bits": [ 683 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$488_Y": {
          "hide_name": 1,
          "bits": [ 684 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$491_Y": {
          "hide_name": 1,
          "bits": [ 685 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$494_Y": {
          "hide_name": 1,
          "bits": [ 686 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$497_Y": {
          "hide_name": 1,
          "bits": [ 687 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$500_Y": {
          "hide_name": 1,
          "bits": [ 688 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$503_Y": {
          "hide_name": 1,
          "bits": [ 689 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$506_Y": {
          "hide_name": 1,
          "bits": [ 690 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$509_Y": {
          "hide_name": 1,
          "bits": [ 691 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$512_Y": {
          "hide_name": 1,
          "bits": [ 692 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$515_Y": {
          "hide_name": 1,
          "bits": [ 693 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$518_Y": {
          "hide_name": 1,
          "bits": [ 694 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$521_Y": {
          "hide_name": 1,
          "bits": [ 695 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$524_Y": {
          "hide_name": 1,
          "bits": [ 696 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$527_Y": {
          "hide_name": 1,
          "bits": [ 697 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$530_Y": {
          "hide_name": 1,
          "bits": [ 698 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$533_Y": {
          "hide_name": 1,
          "bits": [ 699 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$536_Y": {
          "hide_name": 1,
          "bits": [ 700 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$539_Y": {
          "hide_name": 1,
          "bits": [ 701 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$542_Y": {
          "hide_name": 1,
          "bits": [ 702 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$545_Y": {
          "hide_name": 1,
          "bits": [ 703 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$548_Y": {
          "hide_name": 1,
          "bits": [ 704 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$and$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248$551_Y": {
          "hide_name": 1,
          "bits": [ 705 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:248.19-248.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$387_Y": {
          "hide_name": 1,
          "bits": [ 706 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$390_Y": {
          "hide_name": 1,
          "bits": [ 707 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$393_Y": {
          "hide_name": 1,
          "bits": [ 708 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$396_Y": {
          "hide_name": 1,
          "bits": [ 709 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$399_Y": {
          "hide_name": 1,
          "bits": [ 710 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$402_Y": {
          "hide_name": 1,
          "bits": [ 711 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$405_Y": {
          "hide_name": 1,
          "bits": [ 712 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$408_Y": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$411_Y": {
          "hide_name": 1,
          "bits": [ 714 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$414_Y": {
          "hide_name": 1,
          "bits": [ 715 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$417_Y": {
          "hide_name": 1,
          "bits": [ 716 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$420_Y": {
          "hide_name": 1,
          "bits": [ 717 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$423_Y": {
          "hide_name": 1,
          "bits": [ 718 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$426_Y": {
          "hide_name": 1,
          "bits": [ 719 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$429_Y": {
          "hide_name": 1,
          "bits": [ 720 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$435_Y": {
          "hide_name": 1,
          "bits": [ 721 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$438_Y": {
          "hide_name": 1,
          "bits": [ 722 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$441_Y": {
          "hide_name": 1,
          "bits": [ 723 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$444_Y": {
          "hide_name": 1,
          "bits": [ 724 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$447_Y": {
          "hide_name": 1,
          "bits": [ 725 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$450_Y": {
          "hide_name": 1,
          "bits": [ 726 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$453_Y": {
          "hide_name": 1,
          "bits": [ 727 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$459_Y": {
          "hide_name": 1,
          "bits": [ 728 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$462_Y": {
          "hide_name": 1,
          "bits": [ 729 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$465_Y": {
          "hide_name": 1,
          "bits": [ 730 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "$techmap$techmap$add$top.v:22$5.$auto$alumacc.cc:495:replace_alu$184.lcu.$or$/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240$471_Y": {
          "hide_name": 1,
          "bits": [ 731 ],
          "attributes": {
            "src": "top.v:22.18-22.31|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:286.27-286.69|/Users/yunzezhao/Code/verilog-synth-path-check/oss-cad-suite/libexec/../share/yosys/techmap.v:240.12-240.41"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:3.10-3.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:4.10-4.13"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 118, 116, 114, 112, 110, 108, 105, 102, 99, 96, 93, 90, 87, 84, 81, 78, 37, 38, 39, 40, 41, 42, 43, 44, 60, 58, 55, 52, 49, 47, 45, 189 ],
          "attributes": {
            "src": "top.v:9.14-9.19"
          }
        },
        "enable": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:5.10-5.16"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "src": "top.v:7.17-7.20"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 243, 241, 239, 238, 234, 232, 231, 235 ],
          "attributes": {
            "src": "top.v:10.13-10.18"
          }
        },
        "value": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "top.v:6.17-6.22"
          }
        }
      }
    }
  }
}
