==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 13.3333ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'matrixmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@E [SYNCHK-91] Port 'res' (matrixmul.cpp:48) of function 'matrixmul' cannot be set to a FIFO 
               as it has both write (matrixmul.cpp:60:13) and read (matrixmul.cpp:60:13) operations.
@I [SYNCHK-10] 1 error(s), 0 warning(s).
@E [HLS-70] Synthesizability check failed.
@I [HLS-111] Elapsed time: 0.849454 seconds; current memory usage: 40.8 MB.
command 'ap_source' returned error code
    while executing
"source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solution..."
    invoked from within
"hls::main /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Design_Optimization/lab1/matrixmul_prj/solut..."
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [HLS-112] Total elapsed time: 2.872 seconds; peak memory usage: 40.8 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
