ENABLE,VAR_0
F32_POLL_ENABLE,VAR_1
IB_ENABLE,VAR_2
IB_SWAP_ENABLE,VAR_3
OFFSET,VAR_4
RB_ENABLE,VAR_5
REG_SET_FIELD,FUNC_0
RPTR_WRITEBACK_ENABLE,VAR_6
RREG32_SDMA,FUNC_1
SDMA0_PAGE_DOORBELL,VAR_7
SDMA0_PAGE_DOORBELL_OFFSET,VAR_8
SDMA0_PAGE_IB_CNTL,VAR_9
SDMA0_PAGE_RB_CNTL,VAR_10
SDMA0_PAGE_RB_WPTR_POLL_CNTL,VAR_11
WREG32_SDMA,FUNC_2
amdgpu_sriov_vf,FUNC_3
lower_32_bits,FUNC_4
mmSDMA0_PAGE_DOORBELL,VAR_12
mmSDMA0_PAGE_DOORBELL_OFFSET,VAR_13
mmSDMA0_PAGE_IB_CNTL,VAR_14
mmSDMA0_PAGE_MINOR_PTR_UPDATE,VAR_15
mmSDMA0_PAGE_RB_BASE,VAR_16
mmSDMA0_PAGE_RB_BASE_HI,VAR_17
mmSDMA0_PAGE_RB_CNTL,VAR_18
mmSDMA0_PAGE_RB_RPTR,VAR_19
mmSDMA0_PAGE_RB_RPTR_ADDR_HI,VAR_20
mmSDMA0_PAGE_RB_RPTR_ADDR_LO,VAR_21
mmSDMA0_PAGE_RB_RPTR_HI,VAR_22
mmSDMA0_PAGE_RB_WPTR,VAR_23
mmSDMA0_PAGE_RB_WPTR_HI,VAR_24
mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI,VAR_25
mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO,VAR_26
mmSDMA0_PAGE_RB_WPTR_POLL_CNTL,VAR_27
sdma_v4_0_page_ring_set_wptr,FUNC_5
sdma_v4_0_rb_cntl,FUNC_6
upper_32_bits,FUNC_7
sdma_v4_0_page_resume,FUNC_8
adev,VAR_28
i,VAR_29
ring,VAR_30
rb_cntl,VAR_31
ib_cntl,VAR_32
wptr_poll_cntl,VAR_33
wb_offset,VAR_34
doorbell,VAR_35
doorbell_offset,VAR_36
wptr_gpu_addr,VAR_37
