
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.38

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.65 source latency cs_registers_i.u_dscratch0_csr.rdata_q[25]$_DFFE_PN0P_/CK ^
  -0.27 target latency gen_regfile_ff.register_file_i.rf_reg_q[25]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.37 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[23]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.21    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  295.54    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.06    0.05    0.61 ^ cs_registers_i.mcycle_counter_i.counter_q[23]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.71    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.06    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.30    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   78.92    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    12   32.66    0.03    0.07    0.29 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_128_clk/A (CLKBUF_X3)
     9   11.39    0.01    0.04    0.34 ^ clkbuf_leaf_128_clk/Z (CLKBUF_X3)
                                         clknet_leaf_128_clk (net)
                  0.01    0.00    0.34 ^ cs_registers_i.mcycle_counter_i.counter_q[23]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.34   clock reconvergence pessimism
                          0.26    0.59   library removal time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.71    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.06    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.30    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   78.92    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   25.82    0.02    0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_111_clk/A (CLKBUF_X3)
     7    8.63    0.01    0.04    0.33 ^ clkbuf_leaf_111_clk/Z (CLKBUF_X3)
                                         clknet_leaf_111_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.49    0.02    0.08    0.40 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01162_ (net)
                  0.02    0.00    0.40 ^ _26034_/A1 (OAI22_X1)
     1    1.15    0.01    0.01    0.42 v _26034_/ZN (OAI22_X1)
                                         _01828_ (net)
                  0.01    0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.71    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.06    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.30    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   78.92    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   25.82    0.02    0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_67_clk/A (CLKBUF_X3)
     8   10.21    0.01    0.04    0.33 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
                                         clknet_leaf_67_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.21    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  295.54    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.03    0.02    0.58 ^ max_length260/A (BUF_X32)
   147  382.87    0.01    0.03    0.61 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.07    0.06    0.67 ^ wire256/A (BUF_X32)
   148  370.29    0.01    0.03    0.70 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.08    0.06    0.77 ^ max_length255/A (BUF_X32)
   106  252.36    0.01    0.04    0.80 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.02    0.01    0.81 ^ wire254/A (BUF_X32)
   165  348.13    0.01    0.02    0.84 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.11    0.09    0.93 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.93   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   42.71    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    2.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.11    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    1.82    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.99    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   76.40    0.06    0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.38 ^ clkbuf_4_10_0_clk_i_regs/A (CLKBUF_X3)
    11   29.26    0.03    0.07    2.44 ^ clkbuf_4_10_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_52_clk_i_regs/A (CLKBUF_X3)
     8    9.74    0.01    0.04    2.49 ^ clkbuf_leaf_52_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_52_clk_i_regs (net)
                  0.01    0.00    2.49 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.49   clock reconvergence pessimism
                          0.04    2.52   library recovery time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  1.60   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.71    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.06    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.30    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   78.92    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     9   28.68    0.03    0.07    0.29 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_116_clk/A (CLKBUF_X3)
     8    9.23    0.01    0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
                                         clknet_leaf_116_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_/CK (DFF_X1)
     1    5.94    0.01    0.09    0.42 v if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[3] (net)
                  0.01    0.00    0.42 v _16119_/A (BUF_X8)
     7   29.65    0.01    0.03    0.45 v _16119_/Z (BUF_X8)
                                         _10293_ (net)
                  0.01    0.00    0.45 v _16121_/A2 (OR2_X4)
     1   11.18    0.01    0.05    0.50 v _16121_/ZN (OR2_X4)
                                         _10295_ (net)
                  0.01    0.00    0.50 v _16122_/A (BUF_X16)
     8   32.80    0.01    0.03    0.52 v _16122_/Z (BUF_X16)
                                         _10296_ (net)
                  0.01    0.00    0.53 v _16752_/A1 (OR4_X4)
     1    8.14    0.02    0.07    0.60 v _16752_/ZN (OR4_X4)
                                         _10911_ (net)
                  0.02    0.00    0.60 v _16753_/A (BUF_X8)
     5   11.67    0.01    0.03    0.63 v _16753_/Z (BUF_X8)
                                         _10912_ (net)
                  0.01    0.00    0.63 v _17370_/B1 (OAI33_X1)
     1    6.72    0.10    0.10    0.74 ^ _17370_/ZN (OAI33_X1)
                                         _11495_ (net)
                  0.10    0.00    0.74 ^ _17372_/B2 (AOI22_X4)
     2    8.87    0.02    0.04    0.77 v _17372_/ZN (AOI22_X4)
                                         _11497_ (net)
                  0.02    0.00    0.77 v _17375_/B (OAI211_X4)
     7   18.00    0.03    0.04    0.81 ^ _17375_/ZN (OAI211_X4)
                                         _11500_ (net)
                  0.03    0.00    0.81 ^ _17745_/S (MUX2_X2)
     5   22.89    0.02    0.10    0.91 v _17745_/Z (MUX2_X2)
                                         _11854_ (net)
                  0.02    0.00    0.91 v _18001_/A (AOI21_X4)
     3   14.90    0.03    0.05    0.97 ^ _18001_/ZN (AOI21_X4)
                                         _12099_ (net)
                  0.03    0.00    0.97 ^ _20747_/A (BUF_X8)
     6   30.50    0.01    0.03    1.00 ^ _20747_/Z (BUF_X8)
                                         _04030_ (net)
                  0.01    0.00    1.00 ^ _20768_/A (BUF_X16)
     5   14.83    0.01    0.02    1.02 ^ _20768_/Z (BUF_X16)
                                         _04050_ (net)
                  0.01    0.00    1.02 ^ _20769_/A (XNOR2_X2)
     1    2.01    0.01    0.01    1.03 v _20769_/ZN (XNOR2_X2)
                                         _04051_ (net)
                  0.01    0.00    1.03 v _20771_/B (MUX2_X1)
     2    7.32    0.02    0.07    1.10 v _20771_/Z (MUX2_X1)
                                         _14065_ (net)
                  0.02    0.00    1.10 v _29267_/A (FA_X1)
     2    7.31    0.02    0.09    1.19 v _29267_/CO (FA_X1)
                                         _14067_ (net)
                  0.02    0.00    1.19 v _17603_/B1 (AOI21_X2)
     2    5.30    0.03    0.04    1.23 ^ _17603_/ZN (AOI21_X2)
                                         _11719_ (net)
                  0.03    0.00    1.23 ^ _17610_/B2 (OAI221_X2)
     3   10.29    0.03    0.05    1.27 v _17610_/ZN (OAI221_X2)
                                         _11726_ (net)
                  0.03    0.00    1.27 v _17723_/B2 (AOI221_X2)
     3   11.04    0.07    0.11    1.39 ^ _17723_/ZN (AOI221_X2)
                                         _11833_ (net)
                  0.07    0.00    1.39 ^ _17804_/B1 (AOI21_X4)
     5   17.26    0.02    0.03    1.42 v _17804_/ZN (AOI21_X4)
                                         _11910_ (net)
                  0.02    0.00    1.42 v _18358_/B1 (AOI21_X4)
     4   18.23    0.03    0.05    1.47 ^ _18358_/ZN (AOI21_X4)
                                         _12437_ (net)
                  0.03    0.00    1.47 ^ _19226_/B1 (OAI21_X4)
     3   10.79    0.01    0.02    1.49 v _19226_/ZN (OAI21_X4)
                                         _13266_ (net)
                  0.01    0.00    1.49 v _19589_/B2 (AOI221_X2)
     2   11.39    0.07    0.11    1.60 ^ _19589_/ZN (AOI221_X2)
                                         _03392_ (net)
                  0.07    0.00    1.60 ^ _19614_/B (XNOR2_X2)
     1    6.65    0.03    0.05    1.66 ^ _19614_/ZN (XNOR2_X2)
                                         _03417_ (net)
                  0.03    0.00    1.66 ^ rebuffer6/A (BUF_X8)
     6   56.33    0.02    0.03    1.69 ^ rebuffer6/Z (BUF_X8)
                                         net277 (net)
                  0.02    0.01    1.70 ^ _19615_/A (INV_X16)
     5   11.69    0.01    0.01    1.71 v _19615_/ZN (INV_X16)
                                         alu_adder_result_ex[31] (net)
                  0.01    0.00    1.71 v _24287_/B2 (AOI221_X2)
     1    3.45    0.04    0.08    1.78 ^ _24287_/ZN (AOI221_X2)
                                         _07118_ (net)
                  0.04    0.00    1.78 ^ _24288_/A1 (NOR2_X2)
     3   10.89    0.01    0.02    1.80 v _24288_/ZN (NOR2_X2)
                                         _07119_ (net)
                  0.01    0.00    1.81 v _24510_/A (INV_X2)
     2    8.18    0.01    0.02    1.83 ^ _24510_/ZN (INV_X2)
                                         _07307_ (net)
                  0.01    0.00    1.83 ^ _24772_/A1 (NAND2_X2)
     1    2.60    0.01    0.01    1.84 v _24772_/ZN (NAND2_X2)
                                         _07421_ (net)
                  0.01    0.00    1.84 v _24773_/B (MUX2_X1)
     2    2.17    0.01    0.06    1.90 v _24773_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.90 v output235/A (BUF_X1)
     1    0.52    0.00    0.03    1.92 v output235/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.92 v instr_addr_o[31] (out)
                                  1.92   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.22    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.21    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  295.54    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.03    0.02    0.58 ^ max_length260/A (BUF_X32)
   147  382.87    0.01    0.03    0.61 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.07    0.06    0.67 ^ wire256/A (BUF_X32)
   148  370.29    0.01    0.03    0.70 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.08    0.06    0.77 ^ max_length255/A (BUF_X32)
   106  252.36    0.01    0.04    0.80 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.02    0.01    0.81 ^ wire254/A (BUF_X32)
   165  348.13    0.01    0.02    0.84 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.11    0.09    0.93 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.93   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   42.71    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    2.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.11    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    1.82    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.99    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   76.40    0.06    0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.38 ^ clkbuf_4_10_0_clk_i_regs/A (CLKBUF_X3)
    11   29.26    0.03    0.07    2.44 ^ clkbuf_4_10_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_52_clk_i_regs/A (CLKBUF_X3)
     8    9.74    0.01    0.04    2.49 ^ clkbuf_leaf_52_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_52_clk_i_regs (net)
                  0.01    0.00    2.49 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.49   clock reconvergence pessimism
                          0.04    2.52   library recovery time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  1.60   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.71    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.06    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.30    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   78.92    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     9   28.68    0.03    0.07    0.29 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_116_clk/A (CLKBUF_X3)
     8    9.23    0.01    0.04    0.33 ^ clkbuf_leaf_116_clk/Z (CLKBUF_X3)
                                         clknet_leaf_116_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_/CK (DFF_X1)
     1    5.94    0.01    0.09    0.42 v if_stage_i.instr_rdata_alu_id_o[3]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[3] (net)
                  0.01    0.00    0.42 v _16119_/A (BUF_X8)
     7   29.65    0.01    0.03    0.45 v _16119_/Z (BUF_X8)
                                         _10293_ (net)
                  0.01    0.00    0.45 v _16121_/A2 (OR2_X4)
     1   11.18    0.01    0.05    0.50 v _16121_/ZN (OR2_X4)
                                         _10295_ (net)
                  0.01    0.00    0.50 v _16122_/A (BUF_X16)
     8   32.80    0.01    0.03    0.52 v _16122_/Z (BUF_X16)
                                         _10296_ (net)
                  0.01    0.00    0.53 v _16752_/A1 (OR4_X4)
     1    8.14    0.02    0.07    0.60 v _16752_/ZN (OR4_X4)
                                         _10911_ (net)
                  0.02    0.00    0.60 v _16753_/A (BUF_X8)
     5   11.67    0.01    0.03    0.63 v _16753_/Z (BUF_X8)
                                         _10912_ (net)
                  0.01    0.00    0.63 v _17370_/B1 (OAI33_X1)
     1    6.72    0.10    0.10    0.74 ^ _17370_/ZN (OAI33_X1)
                                         _11495_ (net)
                  0.10    0.00    0.74 ^ _17372_/B2 (AOI22_X4)
     2    8.87    0.02    0.04    0.77 v _17372_/ZN (AOI22_X4)
                                         _11497_ (net)
                  0.02    0.00    0.77 v _17375_/B (OAI211_X4)
     7   18.00    0.03    0.04    0.81 ^ _17375_/ZN (OAI211_X4)
                                         _11500_ (net)
                  0.03    0.00    0.81 ^ _17745_/S (MUX2_X2)
     5   22.89    0.02    0.10    0.91 v _17745_/Z (MUX2_X2)
                                         _11854_ (net)
                  0.02    0.00    0.91 v _18001_/A (AOI21_X4)
     3   14.90    0.03    0.05    0.97 ^ _18001_/ZN (AOI21_X4)
                                         _12099_ (net)
                  0.03    0.00    0.97 ^ _20747_/A (BUF_X8)
     6   30.50    0.01    0.03    1.00 ^ _20747_/Z (BUF_X8)
                                         _04030_ (net)
                  0.01    0.00    1.00 ^ _20768_/A (BUF_X16)
     5   14.83    0.01    0.02    1.02 ^ _20768_/Z (BUF_X16)
                                         _04050_ (net)
                  0.01    0.00    1.02 ^ _20769_/A (XNOR2_X2)
     1    2.01    0.01    0.01    1.03 v _20769_/ZN (XNOR2_X2)
                                         _04051_ (net)
                  0.01    0.00    1.03 v _20771_/B (MUX2_X1)
     2    7.32    0.02    0.07    1.10 v _20771_/Z (MUX2_X1)
                                         _14065_ (net)
                  0.02    0.00    1.10 v _29267_/A (FA_X1)
     2    7.31    0.02    0.09    1.19 v _29267_/CO (FA_X1)
                                         _14067_ (net)
                  0.02    0.00    1.19 v _17603_/B1 (AOI21_X2)
     2    5.30    0.03    0.04    1.23 ^ _17603_/ZN (AOI21_X2)
                                         _11719_ (net)
                  0.03    0.00    1.23 ^ _17610_/B2 (OAI221_X2)
     3   10.29    0.03    0.05    1.27 v _17610_/ZN (OAI221_X2)
                                         _11726_ (net)
                  0.03    0.00    1.27 v _17723_/B2 (AOI221_X2)
     3   11.04    0.07    0.11    1.39 ^ _17723_/ZN (AOI221_X2)
                                         _11833_ (net)
                  0.07    0.00    1.39 ^ _17804_/B1 (AOI21_X4)
     5   17.26    0.02    0.03    1.42 v _17804_/ZN (AOI21_X4)
                                         _11910_ (net)
                  0.02    0.00    1.42 v _18358_/B1 (AOI21_X4)
     4   18.23    0.03    0.05    1.47 ^ _18358_/ZN (AOI21_X4)
                                         _12437_ (net)
                  0.03    0.00    1.47 ^ _19226_/B1 (OAI21_X4)
     3   10.79    0.01    0.02    1.49 v _19226_/ZN (OAI21_X4)
                                         _13266_ (net)
                  0.01    0.00    1.49 v _19589_/B2 (AOI221_X2)
     2   11.39    0.07    0.11    1.60 ^ _19589_/ZN (AOI221_X2)
                                         _03392_ (net)
                  0.07    0.00    1.60 ^ _19614_/B (XNOR2_X2)
     1    6.65    0.03    0.05    1.66 ^ _19614_/ZN (XNOR2_X2)
                                         _03417_ (net)
                  0.03    0.00    1.66 ^ rebuffer6/A (BUF_X8)
     6   56.33    0.02    0.03    1.69 ^ rebuffer6/Z (BUF_X8)
                                         net277 (net)
                  0.02    0.01    1.70 ^ _19615_/A (INV_X16)
     5   11.69    0.01    0.01    1.71 v _19615_/ZN (INV_X16)
                                         alu_adder_result_ex[31] (net)
                  0.01    0.00    1.71 v _24287_/B2 (AOI221_X2)
     1    3.45    0.04    0.08    1.78 ^ _24287_/ZN (AOI221_X2)
                                         _07118_ (net)
                  0.04    0.00    1.78 ^ _24288_/A1 (NOR2_X2)
     3   10.89    0.01    0.02    1.80 v _24288_/ZN (NOR2_X2)
                                         _07119_ (net)
                  0.01    0.00    1.81 v _24510_/A (INV_X2)
     2    8.18    0.01    0.02    1.83 ^ _24510_/ZN (INV_X2)
                                         _07307_ (net)
                  0.01    0.00    1.83 ^ _24772_/A1 (NAND2_X2)
     1    2.60    0.01    0.01    1.84 v _24772_/ZN (NAND2_X2)
                                         _07421_ (net)
                  0.01    0.00    1.84 v _24773_/B (MUX2_X1)
     2    2.17    0.01    0.06    1.90 v _24773_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.90 v output235/A (BUF_X1)
     1    0.52    0.00    0.03    1.92 v output235/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.92 v instr_addr_o[31] (out)
                                  1.92   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.07734307646751404

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3896

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.1720188409090042

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0041

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 10

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[411]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.46 ^ _16161_/Z (BUF_X4)
   0.03    0.48 ^ rebuffer63/Z (BUF_X8)
   0.02    0.51 ^ _16282_/Z (BUF_X16)
   0.03    0.54 ^ _16283_/Z (BUF_X32)
   0.02    0.56 ^ clone99/Z (BUF_X32)
   0.03    0.58 ^ clone92/Z (BUF_X32)
   0.02    0.61 ^ _18626_/Z (BUF_X16)
   0.06    0.67 v _18656_/Z (MUX2_X1)
   0.06    0.72 v _18657_/Z (MUX2_X1)
   0.06    0.78 v _18658_/Z (MUX2_X1)
   0.07    0.85 v _18659_/Z (MUX2_X1)
   0.06    0.91 ^ _18660_/ZN (AOI21_X4)
   0.09    1.00 ^ _19921_/Z (MUX2_X2)
   0.03    1.03 ^ _20449_/Z (BUF_X8)
   0.01    1.04 v _20573_/ZN (NAND2_X1)
   0.11    1.16 ^ _29352_/S (FA_X1)
   0.09    1.25 v _29354_/S (FA_X1)
   0.11    1.36 ^ _29355_/S (FA_X1)
   0.01    1.37 v _21147_/ZN (INV_X1)
   0.12    1.49 ^ _29356_/S (FA_X1)
   0.01    1.50 v _20616_/ZN (INV_X1)
   0.09    1.59 v _29360_/S (FA_X1)
   0.12    1.71 ^ _29361_/S (FA_X1)
   0.01    1.72 v _20941_/ZN (INV_X2)
   0.04    1.75 v _29726_/CO (HA_X1)
   0.08    1.83 v _21464_/ZN (OR3_X2)
   0.05    1.88 v _21633_/ZN (OR2_X1)
   0.02    1.90 ^ _21634_/ZN (NAND3_X1)
   0.02    1.92 v _21635_/ZN (NAND2_X1)
   0.08    2.00 ^ _21644_/ZN (AOI211_X2)
   0.03    2.04 ^ _21645_/ZN (OR3_X4)
   0.02    2.05 v _21646_/ZN (AOI21_X4)
   0.03    2.08 ^ _21793_/ZN (OAI21_X4)
   0.02    2.10 v _21794_/ZN (OAI21_X4)
   0.08    2.18 v _21796_/ZN (OR3_X1)
   0.03    2.21 ^ _21797_/ZN (NAND3_X1)
   0.03    2.23 v _21803_/ZN (OAI21_X2)
   0.04    2.27 ^ _21804_/ZN (OAI21_X4)
   0.06    2.33 ^ _21805_/ZN (AND4_X4)
   0.02    2.35 v _21841_/ZN (AOI21_X4)
   0.04    2.39 v _27432_/Z (BUF_X4)
   0.06    2.44 v _27671_/Z (MUX2_X1)
   0.00    2.44 v gen_regfile_ff.register_file_i.rf_reg_q[411]$_DFFE_PN0P_/D (DFFR_X1)
           2.44   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock source latency
   0.00    2.20 ^ clk_i (in)
   0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.09    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    2.44 ^ clkbuf_4_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.48 ^ clkbuf_leaf_35_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[411]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.48   clock reconvergence pessimism
  -0.04    2.44   library setup time
           2.44   data required time
---------------------------------------------------------
           2.44   data required time
          -2.44   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_111_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.40 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.42 v _26034_/ZN (OAI22_X1)
   0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2851

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3364

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9236

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.1636

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-8.504887

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.62e-03   1.65e-04   1.35e-02  10.5%
Combinational          5.37e-02   5.67e-02   6.05e-04   1.11e-01  86.3%
Clock                  1.91e-03   2.17e-03   1.45e-05   4.10e-03   3.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.74e-02   6.04e-02   7.85e-04   1.29e-01 100.0%
                          52.4%      47.0%       0.6%
