$comment
	File created using the following command:
		vcd file eq3.msim.vcd -direction
$end
$date
	Mon May 22 00:10:30 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module eq3_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # e $end
$var wire 1 $ q [3] $end
$var wire 1 % q [2] $end
$var wire 1 & q [1] $end
$var wire 1 ' q [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_a $end
$var wire 1 2 ww_b $end
$var wire 1 3 ww_e $end
$var wire 1 4 ww_q [3] $end
$var wire 1 5 ww_q [2] $end
$var wire 1 6 ww_q [1] $end
$var wire 1 7 ww_q [0] $end
$var wire 1 8 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 9 \a~input_o\ $end
$var wire 1 : \e~input_o\ $end
$var wire 1 ; \b~input_o\ $end
$var wire 1 < \q~0_combout\ $end
$var wire 1 = \q~1_combout\ $end
$var wire 1 > \q~2_combout\ $end
$var wire 1 ? \q~3_combout\ $end
$var wire 1 @ \ALT_INV_e~input_o\ $end
$var wire 1 A \ALT_INV_a~input_o\ $end
$var wire 1 B \ALT_INV_b~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0(
1)
x*
1+
1,
1-
1.
1/
10
01
02
03
x8
09
0:
0;
0<
0=
0>
0?
1@
1A
1B
04
05
06
07
0$
0%
0&
0'
$end
#1000000
1"
12
1;
0B
#2000000
0"
1!
02
11
19
0;
0A
1B
#3000000
1"
12
1;
0B
#4000000
0"
0!
1#
02
01
13
1:
09
0;
0@
1A
1B
1?
14
1$
#5000000
1"
12
1;
0B
1>
0?
04
15
1%
0$
#6000000
0"
1!
02
11
19
0;
0A
1B
1=
0>
05
16
1&
0%
#7000000
1"
12
1;
0B
1<
0=
06
17
1'
0&
#8000000
