
gTACTILEbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .gInfoHeader  00000080  08020300  08020300  00001300  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000bf48  08020380  08020380  00001380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001fc0  0802c2c8  0802c2c8  0000d2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 CMOX_CTA_PROTECTED_DATA 00000500  0802e288  0802e288  0000f288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0802e788  0802e788  00010088  2**0
                  CONTENTS, READONLY
  6 .ARM          00000008  0802e788  0802e788  0000f788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0802e790  0802e790  00010088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0802e790  0802e790  0000f790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000004  0802e794  0802e794  0000f794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         00000088  20000000  0802e798  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000445ac  20000088  0802e820  00010088  2**2
                  ALLOC
 12 ._user_heap_stack 00002404  20044634  0802e820  00010634  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  00010088  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003a9df  00000000  00000000  000100c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007b61  00000000  00000000  0004aaa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00015efc  00000000  00000000  00052602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000021a8  00000000  00000000  00068500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000022e3  00000000  00000000  0006a6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000386f8  00000000  00000000  0006c98b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003f43b  00000000  00000000  000a5083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001521e6  00000000  00000000  000e44be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  002366a4  2**0
                  CONTENTS, READONLY
 23 .iar_vfe_header 00000020  00000000  00000000  002366e8  2**2
                  CONTENTS, READONLY
 24 .debug_frame  0000643c  00000000  00000000  00236708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 00000085  00000000  00000000  0023cb44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020380 <__do_global_dtors_aux>:
 8020380:	b510      	push	{r4, lr}
 8020382:	4c05      	ldr	r4, [pc, #20]	@ (8020398 <__do_global_dtors_aux+0x18>)
 8020384:	7823      	ldrb	r3, [r4, #0]
 8020386:	b933      	cbnz	r3, 8020396 <__do_global_dtors_aux+0x16>
 8020388:	4b04      	ldr	r3, [pc, #16]	@ (802039c <__do_global_dtors_aux+0x1c>)
 802038a:	b113      	cbz	r3, 8020392 <__do_global_dtors_aux+0x12>
 802038c:	4804      	ldr	r0, [pc, #16]	@ (80203a0 <__do_global_dtors_aux+0x20>)
 802038e:	f3af 8000 	nop.w
 8020392:	2301      	movs	r3, #1
 8020394:	7023      	strb	r3, [r4, #0]
 8020396:	bd10      	pop	{r4, pc}
 8020398:	20000088 	.word	0x20000088
 802039c:	00000000 	.word	0x00000000
 80203a0:	0802c2b0 	.word	0x0802c2b0

080203a4 <frame_dummy>:
 80203a4:	b508      	push	{r3, lr}
 80203a6:	4b03      	ldr	r3, [pc, #12]	@ (80203b4 <frame_dummy+0x10>)
 80203a8:	b11b      	cbz	r3, 80203b2 <frame_dummy+0xe>
 80203aa:	4903      	ldr	r1, [pc, #12]	@ (80203b8 <frame_dummy+0x14>)
 80203ac:	4803      	ldr	r0, [pc, #12]	@ (80203bc <frame_dummy+0x18>)
 80203ae:	f3af 8000 	nop.w
 80203b2:	bd08      	pop	{r3, pc}
 80203b4:	00000000 	.word	0x00000000
 80203b8:	2000008c 	.word	0x2000008c
 80203bc:	0802c2b0 	.word	0x0802c2b0

080203c0 <cmox_cipher_encrypt>:
 80203c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203c2:	460c      	mov	r4, r1
 80203c4:	4611      	mov	r1, r2
 80203c6:	461a      	mov	r2, r3
 80203c8:	b084      	sub	sp, #16
 80203ca:	0005      	movs	r5, r0
 80203cc:	4b10      	ldr	r3, [pc, #64]	@ (8020410 <cmox_cipher_encrypt+0x50>)
 80203ce:	d01b      	beq.n	8020408 <cmox_cipher_encrypt+0x48>
 80203d0:	6868      	ldr	r0, [r5, #4]
 80203d2:	283a      	cmp	r0, #58	@ 0x3a
 80203d4:	bf18      	it	ne
 80203d6:	4b0f      	ldrne	r3, [pc, #60]	@ (8020414 <cmox_cipher_encrypt+0x54>)
 80203d8:	d116      	bne.n	8020408 <cmox_cipher_encrypt+0x48>
 80203da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80203dc:	b90c      	cbnz	r4, 80203e2 <cmox_cipher_encrypt+0x22>
 80203de:	b109      	cbz	r1, 80203e4 <cmox_cipher_encrypt+0x24>
 80203e0:	e012      	b.n	8020408 <cmox_cipher_encrypt+0x48>
 80203e2:	b188      	cbz	r0, 8020408 <cmox_cipher_encrypt+0x48>
 80203e4:	b182      	cbz	r2, 8020408 <cmox_cipher_encrypt+0x48>
 80203e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80203e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80203ea:	b907      	cbnz	r7, 80203ee <cmox_cipher_encrypt+0x2e>
 80203ec:	b966      	cbnz	r6, 8020408 <cmox_cipher_encrypt+0x48>
 80203ee:	b158      	cbz	r0, 8020408 <cmox_cipher_encrypt+0x48>
 80203f0:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 80203f4:	9002      	str	r0, [sp, #8]
 80203f6:	9601      	str	r6, [sp, #4]
 80203f8:	f8cd c00c 	str.w	ip, [sp, #12]
 80203fc:	9700      	str	r7, [sp, #0]
 80203fe:	4620      	mov	r0, r4
 8020400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020402:	682c      	ldr	r4, [r5, #0]
 8020404:	47a0      	blx	r4
 8020406:	4603      	mov	r3, r0
 8020408:	4618      	mov	r0, r3
 802040a:	b005      	add	sp, #20
 802040c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802040e:	bf00      	nop
 8020410:	00010003 	.word	0x00010003
 8020414:	00010002 	.word	0x00010002

08020418 <cmox_cipher_decrypt>:
 8020418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802041a:	460c      	mov	r4, r1
 802041c:	4611      	mov	r1, r2
 802041e:	461a      	mov	r2, r3
 8020420:	b084      	sub	sp, #16
 8020422:	0005      	movs	r5, r0
 8020424:	4b10      	ldr	r3, [pc, #64]	@ (8020468 <cmox_cipher_decrypt+0x50>)
 8020426:	d01c      	beq.n	8020462 <cmox_cipher_decrypt+0x4a>
 8020428:	6868      	ldr	r0, [r5, #4]
 802042a:	f110 0f3b 	cmn.w	r0, #59	@ 0x3b
 802042e:	bf18      	it	ne
 8020430:	4b0e      	ldrne	r3, [pc, #56]	@ (802046c <cmox_cipher_decrypt+0x54>)
 8020432:	d116      	bne.n	8020462 <cmox_cipher_decrypt+0x4a>
 8020434:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8020436:	b90c      	cbnz	r4, 802043c <cmox_cipher_decrypt+0x24>
 8020438:	b109      	cbz	r1, 802043e <cmox_cipher_decrypt+0x26>
 802043a:	e012      	b.n	8020462 <cmox_cipher_decrypt+0x4a>
 802043c:	b188      	cbz	r0, 8020462 <cmox_cipher_decrypt+0x4a>
 802043e:	b182      	cbz	r2, 8020462 <cmox_cipher_decrypt+0x4a>
 8020440:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8020442:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020444:	b907      	cbnz	r7, 8020448 <cmox_cipher_decrypt+0x30>
 8020446:	b966      	cbnz	r6, 8020462 <cmox_cipher_decrypt+0x4a>
 8020448:	b158      	cbz	r0, 8020462 <cmox_cipher_decrypt+0x4a>
 802044a:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 802044e:	9002      	str	r0, [sp, #8]
 8020450:	9601      	str	r6, [sp, #4]
 8020452:	f8cd c00c 	str.w	ip, [sp, #12]
 8020456:	9700      	str	r7, [sp, #0]
 8020458:	4620      	mov	r0, r4
 802045a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802045c:	682c      	ldr	r4, [r5, #0]
 802045e:	47a0      	blx	r4
 8020460:	4603      	mov	r3, r0
 8020462:	4618      	mov	r0, r3
 8020464:	b005      	add	sp, #20
 8020466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020468:	00010003 	.word	0x00010003
 802046c:	00010002 	.word	0x00010002

08020470 <cmox_cipher_innerCompute>:
 8020470:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 8020474:	4604      	mov	r4, r0
 8020476:	460d      	mov	r5, r1
 8020478:	6821      	ldr	r1, [r4, #0]
 802047a:	4616      	mov	r6, r2
 802047c:	461f      	mov	r7, r3
 802047e:	684a      	ldr	r2, [r1, #4]
 8020480:	4790      	blx	r2
 8020482:	4680      	mov	r8, r0
 8020484:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 8020488:	d11d      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 802048a:	6823      	ldr	r3, [r4, #0]
 802048c:	4639      	mov	r1, r7
 802048e:	9a08      	ldr	r2, [sp, #32]
 8020490:	689f      	ldr	r7, [r3, #8]
 8020492:	4620      	mov	r0, r4
 8020494:	47b8      	blx	r7
 8020496:	4680      	mov	r8, r0
 8020498:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 802049c:	d113      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 802049e:	6823      	ldr	r3, [r4, #0]
 80204a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80204a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80204a4:	68df      	ldr	r7, [r3, #12]
 80204a6:	4620      	mov	r0, r4
 80204a8:	47b8      	blx	r7
 80204aa:	4680      	mov	r8, r0
 80204ac:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 80204b0:	d109      	bne.n	80204c6 <cmox_cipher_innerCompute+0x56>
 80204b2:	4629      	mov	r1, r5
 80204b4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80204b6:	4632      	mov	r2, r6
 80204b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80204ba:	9000      	str	r0, [sp, #0]
 80204bc:	6825      	ldr	r5, [r4, #0]
 80204be:	4620      	mov	r0, r4
 80204c0:	6a2e      	ldr	r6, [r5, #32]
 80204c2:	47b0      	blx	r6
 80204c4:	4680      	mov	r8, r0
 80204c6:	6821      	ldr	r1, [r4, #0]
 80204c8:	4620      	mov	r0, r4
 80204ca:	680a      	ldr	r2, [r1, #0]
 80204cc:	4790      	blx	r2
 80204ce:	4640      	mov	r0, r8
 80204d0:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

080204d4 <CMOX_CTR_ENC_AESFAST_IMPL>:
 80204d4:	099d 0802 c328 0802                         ....(...

080204dc <cmox_ctr_compute>:
 80204dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80204de:	b0cb      	sub	sp, #300	@ 0x12c
 80204e0:	4604      	mov	r4, r0
 80204e2:	460d      	mov	r5, r1
 80204e4:	4616      	mov	r6, r2
 80204e6:	461f      	mov	r7, r3
 80204e8:	4909      	ldr	r1, [pc, #36]	@ (8020510 <cmox_ctr_compute+0x34>)
 80204ea:	a805      	add	r0, sp, #20
 80204ec:	f000 fa66 	bl	80209bc <cmox_ctr_construct>
 80204f0:	9953      	ldr	r1, [sp, #332]	@ 0x14c
 80204f2:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 80204f4:	9104      	str	r1, [sp, #16]
 80204f6:	9951      	ldr	r1, [sp, #324]	@ 0x144
 80204f8:	9203      	str	r2, [sp, #12]
 80204fa:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 80204fc:	9102      	str	r1, [sp, #8]
 80204fe:	9700      	str	r7, [sp, #0]
 8020500:	9201      	str	r2, [sp, #4]
 8020502:	4633      	mov	r3, r6
 8020504:	462a      	mov	r2, r5
 8020506:	4621      	mov	r1, r4
 8020508:	f7ff ffb2 	bl	8020470 <cmox_cipher_innerCompute>
 802050c:	b04b      	add	sp, #300	@ 0x12c
 802050e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020510:	080204d4 	.word	0x080204d4

08020514 <cmox_initialize>:
 8020514:	b140      	cbz	r0, 8020528 <cmox_initialize+0x14>
 8020516:	6801      	ldr	r1, [r0, #0]
 8020518:	b129      	cbz	r1, 8020526 <cmox_initialize+0x12>
 802051a:	4a04      	ldr	r2, [pc, #16]	@ (802052c <cmox_initialize+0x18>)
 802051c:	4291      	cmp	r1, r2
 802051e:	d102      	bne.n	8020526 <cmox_initialize+0x12>
 8020520:	2101      	movs	r1, #1
 8020522:	4b03      	ldr	r3, [pc, #12]	@ (8020530 <cmox_initialize+0x1c>)
 8020524:	7019      	strb	r1, [r3, #0]
 8020526:	6840      	ldr	r0, [r0, #4]
 8020528:	f009 bdaa 	b.w	802a080 <cmox_ll_init>
 802052c:	48370000 	.word	0x48370000
 8020530:	200000a4 	.word	0x200000a4

08020534 <cmox_aesFast_encrypt>:
 8020534:	f100 030c 	add.w	r3, r0, #12
 8020538:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802053c:	b08c      	sub	sp, #48	@ 0x30
 802053e:	681a      	ldr	r2, [r3, #0]
 8020540:	684c      	ldr	r4, [r1, #4]
 8020542:	6845      	ldr	r5, [r0, #4]
 8020544:	6808      	ldr	r0, [r1, #0]
 8020546:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 802054a:	688f      	ldr	r7, [r1, #8]
 802054c:	4050      	eors	r0, r2
 802054e:	685a      	ldr	r2, [r3, #4]
 8020550:	68d9      	ldr	r1, [r3, #12]
 8020552:	08ed      	lsrs	r5, r5, #3
 8020554:	4054      	eors	r4, r2
 8020556:	689a      	ldr	r2, [r3, #8]
 8020558:	1ced      	adds	r5, r5, #3
 802055a:	ea81 0e0e 	eor.w	lr, r1, lr
 802055e:	4057      	eors	r7, r2
 8020560:	4ab9      	ldr	r2, [pc, #740]	@ (8020848 <cmox_aesFast_encrypt+0x314>)
 8020562:	9500      	str	r5, [sp, #0]
 8020564:	4621      	mov	r1, r4
 8020566:	e061      	b.n	802062c <cmox_aesFast_encrypt+0xf8>
 8020568:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 802056a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 802056e:	f852 8028 	ldr.w	r8, [r2, r8, lsl #2]
 8020572:	f852 c020 	ldr.w	ip, [r2, r0, lsl #2]
 8020576:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 802057a:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 802057e:	ea4f 203c 	mov.w	r0, ip, ror #8
 8020582:	f852 c02a 	ldr.w	ip, [r2, sl, lsl #2]
 8020586:	ea80 0008 	eor.w	r0, r0, r8
 802058a:	9c03      	ldr	r4, [sp, #12]
 802058c:	ea80 403c 	eor.w	r0, r0, ip, ror #16
 8020590:	f8dd c024 	ldr.w	ip, [sp, #36]	@ 0x24
 8020594:	9d02      	ldr	r5, [sp, #8]
 8020596:	ea90 6031 	eors.w	r0, r0, r1, ror #24
 802059a:	6819      	ldr	r1, [r3, #0]
 802059c:	9e01      	ldr	r6, [sp, #4]
 802059e:	4048      	eors	r0, r1
 80205a0:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80205a4:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80205a8:	f852 e029 	ldr.w	lr, [r2, r9, lsl #2]
 80205ac:	ea97 2131 	eors.w	r1, r7, r1, ror #8
 80205b0:	9f08      	ldr	r7, [sp, #32]
 80205b2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80205b6:	ea81 413c 	eor.w	r1, r1, ip, ror #16
 80205ba:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80205be:	ea81 613e 	eor.w	r1, r1, lr, ror #24
 80205c2:	f8dd e01c 	ldr.w	lr, [sp, #28]
 80205c6:	ea8c 0101 	eor.w	r1, ip, r1
 80205ca:	f852 c027 	ldr.w	ip, [r2, r7, lsl #2]
 80205ce:	ea4f 273c 	mov.w	r7, ip, ror #8
 80205d2:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 80205d6:	f8dd e018 	ldr.w	lr, [sp, #24]
 80205da:	f852 802e 	ldr.w	r8, [r2, lr, lsl #2]
 80205de:	ea4f 6e38 	mov.w	lr, r8, ror #24
 80205e2:	f852 8029 	ldr.w	r8, [r2, r9, lsl #2]
 80205e6:	ea87 0708 	eor.w	r7, r7, r8
 80205ea:	ea87 473c 	eor.w	r7, r7, ip, ror #16
 80205ee:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80205f2:	ea8e 0707 	eor.w	r7, lr, r7
 80205f6:	f8dd e010 	ldr.w	lr, [sp, #16]
 80205fa:	ea8c 0707 	eor.w	r7, ip, r7
 80205fe:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 8020602:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 8020606:	f852 c024 	ldr.w	ip, [r2, r4, lsl #2]
 802060a:	ea4f 443c 	mov.w	r4, ip, ror #16
 802060e:	f852 c025 	ldr.w	ip, [r2, r5, lsl #2]
 8020612:	ea4f 653c 	mov.w	r5, ip, ror #24
 8020616:	f852 c026 	ldr.w	ip, [r2, r6, lsl #2]
 802061a:	ea8e 0e0c 	eor.w	lr, lr, ip
 802061e:	ea84 0e0e 	eor.w	lr, r4, lr
 8020622:	68dc      	ldr	r4, [r3, #12]
 8020624:	ea85 0e0e 	eor.w	lr, r5, lr
 8020628:	ea84 0e0e 	eor.w	lr, r4, lr
 802062c:	020d      	lsls	r5, r1, #8
 802062e:	fa5f f88e 	uxtb.w	r8, lr
 8020632:	0e2d      	lsrs	r5, r5, #24
 8020634:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 8020638:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 802063c:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 8020640:	ea4f 683a 	mov.w	r8, sl, ror #24
 8020644:	ea4f 6b10 	mov.w	fp, r0, lsr #24
 8020648:	ea4f 2936 	mov.w	r9, r6, ror #8
 802064c:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020650:	f852 a02b 	ldr.w	sl, [r2, fp, lsl #2]
 8020654:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8020658:	f8d3 c010 	ldr.w	ip, [r3, #16]
 802065c:	ea89 090a 	eor.w	r9, r9, sl
 8020660:	ea89 4936 	eor.w	r9, r9, r6, ror #16
 8020664:	ea88 0909 	eor.w	r9, r8, r9
 8020668:	ea8c 0909 	eor.w	r9, ip, r9
 802066c:	ea4f 2807 	mov.w	r8, r7, lsl #8
 8020670:	ea4f 6818 	mov.w	r8, r8, lsr #24
 8020674:	ea4f 4c0e 	mov.w	ip, lr, lsl #16
 8020678:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 802067c:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020680:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 8020684:	ea4f 4c38 	mov.w	ip, r8, ror #16
 8020688:	fa5f f880 	uxtb.w	r8, r0
 802068c:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 8020690:	ea4f 683b 	mov.w	r8, fp, ror #24
 8020694:	ea4f 6b11 	mov.w	fp, r1, lsr #24
 8020698:	f852 b02b 	ldr.w	fp, [r2, fp, lsl #2]
 802069c:	ea8b 2a3a 	eor.w	sl, fp, sl, ror #8
 80206a0:	ea8c 0a0a 	eor.w	sl, ip, sl
 80206a4:	f8d3 c014 	ldr.w	ip, [r3, #20]
 80206a8:	ea88 0a0a 	eor.w	sl, r8, sl
 80206ac:	ea4f 280e 	mov.w	r8, lr, lsl #8
 80206b0:	ea8c 0a0a 	eor.w	sl, ip, sl
 80206b4:	ea4f 6818 	mov.w	r8, r8, lsr #24
 80206b8:	ea4f 4c00 	mov.w	ip, r0, lsl #16
 80206bc:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 80206c0:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 80206c4:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 80206c8:	fa5f fc81 	uxtb.w	ip, r1
 80206cc:	0409      	lsls	r1, r1, #16
 80206ce:	ea4f 4838 	mov.w	r8, r8, ror #16
 80206d2:	f8cd 8004 	str.w	r8, [sp, #4]
 80206d6:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 80206da:	0e09      	lsrs	r1, r1, #24
 80206dc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80206e0:	ea4f 6c38 	mov.w	ip, r8, ror #24
 80206e4:	ea4f 6817 	mov.w	r8, r7, lsr #24
 80206e8:	f852 8028 	ldr.w	r8, [r2, r8, lsl #2]
 80206ec:	0200      	lsls	r0, r0, #8
 80206ee:	0e00      	lsrs	r0, r0, #24
 80206f0:	ea88 2b3b 	eor.w	fp, r8, fp, ror #8
 80206f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80206f8:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 80206fc:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8020700:	ea88 0b0b 	eor.w	fp, r8, fp
 8020704:	ea8c 0b0b 	eor.w	fp, ip, fp
 8020708:	f8d3 c018 	ldr.w	ip, [r3, #24]
 802070c:	b2ff      	uxtb	r7, r7
 802070e:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 8020712:	ea8c 0b0b 	eor.w	fp, ip, fp
 8020716:	ea4f 4c31 	mov.w	ip, r1, ror #16
 802071a:	f852 102e 	ldr.w	r1, [r2, lr, lsl #2]
 802071e:	ea4f 280b 	mov.w	r8, fp, lsl #8
 8020722:	ea4f 6818 	mov.w	r8, r8, lsr #24
 8020726:	ea91 2030 	eors.w	r0, r1, r0, ror #8
 802072a:	ea8c 0100 	eor.w	r1, ip, r0
 802072e:	ea91 6137 	eors.w	r1, r1, r7, ror #24
 8020732:	9f00      	ldr	r7, [sp, #0]
 8020734:	69d8      	ldr	r0, [r3, #28]
 8020736:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 802073a:	1e7f      	subs	r7, r7, #1
 802073c:	9700      	str	r7, [sp, #0]
 802073e:	4041      	eors	r1, r0
 8020740:	ea4f 470a 	mov.w	r7, sl, lsl #16
 8020744:	ea4f 6e11 	mov.w	lr, r1, lsr #24
 8020748:	0e3f      	lsrs	r7, r7, #24
 802074a:	f8cd e004 	str.w	lr, [sp, #4]
 802074e:	9703      	str	r7, [sp, #12]
 8020750:	ea4f 2e09 	mov.w	lr, r9, lsl #8
 8020754:	ea4f 671b 	mov.w	r7, fp, lsr #24
 8020758:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 802075c:	9705      	str	r7, [sp, #20]
 802075e:	ea4f 400b 	mov.w	r0, fp, lsl #16
 8020762:	f8cd e010 	str.w	lr, [sp, #16]
 8020766:	020f      	lsls	r7, r1, #8
 8020768:	0e00      	lsrs	r0, r0, #24
 802076a:	ea4f 4e09 	mov.w	lr, r9, lsl #16
 802076e:	0e3f      	lsrs	r7, r7, #24
 8020770:	900a      	str	r0, [sp, #40]	@ 0x28
 8020772:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 8020776:	9708      	str	r7, [sp, #32]
 8020778:	9800      	ldr	r0, [sp, #0]
 802077a:	f8cd e01c 	str.w	lr, [sp, #28]
 802077e:	ea4f 671a 	mov.w	r7, sl, lsr #24
 8020782:	ea4f 2c0a 	mov.w	ip, sl, lsl #8
 8020786:	3320      	adds	r3, #32
 8020788:	ea4f 4e01 	mov.w	lr, r1, lsl #16
 802078c:	ea4f 6819 	mov.w	r8, r9, lsr #24
 8020790:	ea4f 6c1c 	mov.w	ip, ip, lsr #24
 8020794:	fa5f fb8b 	uxtb.w	fp, fp
 8020798:	fa5f fa8a 	uxtb.w	sl, sl
 802079c:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 80207a0:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 80207a4:	f8cd b008 	str.w	fp, [sp, #8]
 80207a8:	f8cd a018 	str.w	sl, [sp, #24]
 80207ac:	fa5f f989 	uxtb.w	r9, r9
 80207b0:	b2c9      	uxtb	r1, r1
 80207b2:	2800      	cmp	r0, #0
 80207b4:	f47f aed8 	bne.w	8020568 <cmox_aesFast_encrypt+0x34>
 80207b8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80207ba:	4c24      	ldr	r4, [pc, #144]	@ (802084c <cmox_aesFast_encrypt+0x318>)
 80207bc:	f814 0008 	ldrb.w	r0, [r4, r8]
 80207c0:	5d66      	ldrb	r6, [r4, r5]
 80207c2:	5c61      	ldrb	r1, [r4, r1]
 80207c4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80207c6:	0436      	lsls	r6, r6, #16
 80207c8:	ea46 6600 	orr.w	r6, r6, r0, lsl #24
 80207cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80207ce:	5c25      	ldrb	r5, [r4, r0]
 80207d0:	6818      	ldr	r0, [r3, #0]
 80207d2:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 80207d6:	430e      	orrs	r6, r1
 80207d8:	4046      	eors	r6, r0
 80207da:	6016      	str	r6, [r2, #0]
 80207dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80207de:	5de5      	ldrb	r5, [r4, r7]
 80207e0:	f814 1009 	ldrb.w	r1, [r4, r9]
 80207e4:	5c26      	ldrb	r6, [r4, r0]
 80207e6:	6858      	ldr	r0, [r3, #4]
 80207e8:	0436      	lsls	r6, r6, #16
 80207ea:	ea46 6605 	orr.w	r6, r6, r5, lsl #24
 80207ee:	f814 500e 	ldrb.w	r5, [r4, lr]
 80207f2:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 80207f6:	430e      	orrs	r6, r1
 80207f8:	4046      	eors	r6, r0
 80207fa:	6056      	str	r6, [r2, #4]
 80207fc:	9905      	ldr	r1, [sp, #20]
 80207fe:	9e06      	ldr	r6, [sp, #24]
 8020800:	5c60      	ldrb	r0, [r4, r1]
 8020802:	9908      	ldr	r1, [sp, #32]
 8020804:	5c65      	ldrb	r5, [r4, r1]
 8020806:	042d      	lsls	r5, r5, #16
 8020808:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 802080c:	9807      	ldr	r0, [sp, #28]
 802080e:	5c21      	ldrb	r1, [r4, r0]
 8020810:	6898      	ldr	r0, [r3, #8]
 8020812:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8020816:	5da1      	ldrb	r1, [r4, r6]
 8020818:	430d      	orrs	r5, r1
 802081a:	4045      	eors	r5, r0
 802081c:	6095      	str	r5, [r2, #8]
 802081e:	9901      	ldr	r1, [sp, #4]
 8020820:	9e02      	ldr	r6, [sp, #8]
 8020822:	5c60      	ldrb	r0, [r4, r1]
 8020824:	9904      	ldr	r1, [sp, #16]
 8020826:	5c65      	ldrb	r5, [r4, r1]
 8020828:	042d      	lsls	r5, r5, #16
 802082a:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 802082e:	9803      	ldr	r0, [sp, #12]
 8020830:	5c21      	ldrb	r1, [r4, r0]
 8020832:	5da0      	ldrb	r0, [r4, r6]
 8020834:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8020838:	68d9      	ldr	r1, [r3, #12]
 802083a:	4305      	orrs	r5, r0
 802083c:	404d      	eors	r5, r1
 802083e:	60d5      	str	r5, [r2, #12]
 8020840:	b00d      	add	sp, #52	@ 0x34
 8020842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020846:	bf00      	nop
 8020848:	0802e288 	.word	0x0802e288
 802084c:	0802e688 	.word	0x0802e688

08020850 <cmox_ctr_cleanup>:
 8020850:	b510      	push	{r4, lr}
 8020852:	f000 f8ab 	bl	80209ac <cmox_ctr_getByCipher>
 8020856:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 802085a:	2800      	cmp	r0, #0
 802085c:	bf0e      	itee	eq
 802085e:	4c03      	ldreq	r4, [pc, #12]	@ (802086c <cmox_ctr_cleanup+0x1c>)
 8020860:	f44f 718a 	movne.w	r1, #276	@ 0x114
 8020864:	f00a ff11 	blne	802b68a <__aeabi_memclr>
 8020868:	4620      	mov	r0, r4
 802086a:	bd10      	pop	{r4, pc}
 802086c:	00010003 	.word	0x00010003

08020870 <cmox_ctr_init>:
 8020870:	b510      	push	{r4, lr}
 8020872:	0004      	movs	r4, r0
 8020874:	d101      	bne.n	802087a <cmox_ctr_init+0xa>
 8020876:	4805      	ldr	r0, [pc, #20]	@ (802088c <cmox_ctr_init+0x1c>)
 8020878:	bd10      	pop	{r4, pc}
 802087a:	f000 f897 	bl	80209ac <cmox_ctr_getByCipher>
 802087e:	f100 0108 	add.w	r1, r0, #8
 8020882:	4620      	mov	r0, r4
 8020884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020888:	f000 b932 	b.w	8020af0 <cmox_cipherMode_init>
 802088c:	00010003 	.word	0x00010003

08020890 <cmox_ctr_setKey>:
 8020890:	b538      	push	{r3, r4, r5, lr}
 8020892:	460c      	mov	r4, r1
 8020894:	4615      	mov	r5, r2
 8020896:	b908      	cbnz	r0, 802089c <cmox_ctr_setKey+0xc>
 8020898:	4805      	ldr	r0, [pc, #20]	@ (80208b0 <cmox_ctr_setKey+0x20>)
 802089a:	bd32      	pop	{r1, r4, r5, pc}
 802089c:	f000 f886 	bl	80209ac <cmox_ctr_getByCipher>
 80208a0:	462a      	mov	r2, r5
 80208a2:	4621      	mov	r1, r4
 80208a4:	3008      	adds	r0, #8
 80208a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80208aa:	f000 b929 	b.w	8020b00 <cmox_cipherMode_setKey>
 80208ae:	bf00      	nop
 80208b0:	00010003 	.word	0x00010003

080208b4 <cmox_ctr_setIV>:
 80208b4:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80208b6:	0004      	movs	r4, r0
 80208b8:	460d      	mov	r5, r1
 80208ba:	4616      	mov	r6, r2
 80208bc:	d002      	beq.n	80208c4 <cmox_ctr_setIV+0x10>
 80208be:	f000 f875 	bl	80209ac <cmox_ctr_getByCipher>
 80208c2:	b908      	cbnz	r0, 80208c8 <cmox_ctr_setIV+0x14>
 80208c4:	4807      	ldr	r0, [pc, #28]	@ (80208e4 <cmox_ctr_setIV+0x30>)
 80208c6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80208c8:	2e10      	cmp	r6, #16
 80208ca:	4633      	mov	r3, r6
 80208cc:	462a      	mov	r2, r5
 80208ce:	bf0c      	ite	eq
 80208d0:	2101      	moveq	r1, #1
 80208d2:	2100      	movne	r1, #0
 80208d4:	9100      	str	r1, [sp, #0]
 80208d6:	f500 7182 	add.w	r1, r0, #260	@ 0x104
 80208da:	4620      	mov	r0, r4
 80208dc:	f000 faf4 	bl	8020ec8 <cmox_cipherMode_setIV>
 80208e0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80208e2:	bf00      	nop
 80208e4:	00010003 	.word	0x00010003

080208e8 <cmox_ctr_append>:
 80208e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80208ec:	b088      	sub	sp, #32
 80208ee:	4604      	mov	r4, r0
 80208f0:	7920      	ldrb	r0, [r4, #4]
 80208f2:	468b      	mov	fp, r1
 80208f4:	4690      	mov	r8, r2
 80208f6:	07c1      	lsls	r1, r0, #31
 80208f8:	4699      	mov	r9, r3
 80208fa:	bf58      	it	pl
 80208fc:	4825      	ldrpl	r0, [pc, #148]	@ (8020994 <cmox_ctr_append+0xac>)
 80208fe:	d545      	bpl.n	802098c <cmox_ctr_append+0xa4>
 8020900:	4620      	mov	r0, r4
 8020902:	f000 f853 	bl	80209ac <cmox_ctr_getByCipher>
 8020906:	4605      	mov	r5, r0
 8020908:	7c28      	ldrb	r0, [r5, #16]
 802090a:	f000 0005 	and.w	r0, r0, #5
 802090e:	2805      	cmp	r0, #5
 8020910:	bf18      	it	ne
 8020912:	4821      	ldrne	r0, [pc, #132]	@ (8020998 <cmox_ctr_append+0xb0>)
 8020914:	d13a      	bne.n	802098c <cmox_ctr_append+0xa4>
 8020916:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8020918:	b10f      	cbz	r7, 802091e <cmox_ctr_append+0x36>
 802091a:	2000      	movs	r0, #0
 802091c:	6038      	str	r0, [r7, #0]
 802091e:	2600      	movs	r6, #0
 8020920:	e011      	b.n	8020946 <cmox_ctr_append+0x5e>
 8020922:	f81d 0001 	ldrb.w	r0, [sp, r1]
 8020926:	f81b 3002 	ldrb.w	r3, [fp, r2]
 802092a:	4058      	eors	r0, r3
 802092c:	f809 0002 	strb.w	r0, [r9, r2]
 8020930:	b117      	cbz	r7, 8020938 <cmox_ctr_append+0x50>
 8020932:	683a      	ldr	r2, [r7, #0]
 8020934:	1c52      	adds	r2, r2, #1
 8020936:	603a      	str	r2, [r7, #0]
 8020938:	1c49      	adds	r1, r1, #1
 802093a:	4551      	cmp	r1, sl
 802093c:	d202      	bcs.n	8020944 <cmox_ctr_append+0x5c>
 802093e:	198a      	adds	r2, r1, r6
 8020940:	4590      	cmp	r8, r2
 8020942:	d2ee      	bcs.n	8020922 <cmox_ctr_append+0x3a>
 8020944:	3610      	adds	r6, #16
 8020946:	4546      	cmp	r6, r8
 8020948:	d21a      	bcs.n	8020980 <cmox_ctr_append+0x98>
 802094a:	68ab      	ldr	r3, [r5, #8]
 802094c:	eba8 0a06 	sub.w	sl, r8, r6
 8020950:	f1ba 0f10 	cmp.w	sl, #16
 8020954:	f8d3 c000 	ldr.w	ip, [r3]
 8020958:	aa04      	add	r2, sp, #16
 802095a:	bf88      	it	hi
 802095c:	f04f 0a10 	movhi.w	sl, #16
 8020960:	f505 7182 	add.w	r1, r5, #260	@ 0x104
 8020964:	f105 0008 	add.w	r0, r5, #8
 8020968:	47e0      	blx	ip
 802096a:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 802096e:	4669      	mov	r1, sp
 8020970:	1c40      	adds	r0, r0, #1
 8020972:	f8c5 0110 	str.w	r0, [r5, #272]	@ 0x110
 8020976:	a804      	add	r0, sp, #16
 8020978:	f000 fae2 	bl	8020f40 <convert_block_2_bytes>
 802097c:	2100      	movs	r1, #0
 802097e:	e7dc      	b.n	802093a <cmox_ctr_append+0x52>
 8020980:	45b0      	cmp	r8, r6
 8020982:	bf3c      	itt	cc
 8020984:	2000      	movcc	r0, #0
 8020986:	6060      	strcc	r0, [r4, #4]
 8020988:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 802098c:	b009      	add	sp, #36	@ 0x24
 802098e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020992:	bf00      	nop
 8020994:	00010003 	.word	0x00010003
 8020998:	00010004 	.word	0x00010004

0802099c <cmox_ctr_general_dir>:
 802099c:	b110      	cbz	r0, 80209a4 <cmox_ctr_general_dir+0x8>
 802099e:	4a02      	ldr	r2, [pc, #8]	@ (80209a8 <cmox_ctr_general_dir+0xc>)
 80209a0:	6002      	str	r2, [r0, #0]
 80209a2:	6081      	str	r1, [r0, #8]
 80209a4:	4770      	bx	lr
 80209a6:	bf00      	nop
 80209a8:	0802c32c 	.word	0x0802c32c

080209ac <cmox_ctr_getByCipher>:
 80209ac:	6801      	ldr	r1, [r0, #0]
 80209ae:	4a02      	ldr	r2, [pc, #8]	@ (80209b8 <cmox_ctr_getByCipher+0xc>)
 80209b0:	4291      	cmp	r1, r2
 80209b2:	bf18      	it	ne
 80209b4:	2000      	movne	r0, #0
 80209b6:	4770      	bx	lr
 80209b8:	0802c32c 	.word	0x0802c32c

080209bc <cmox_ctr_construct>:
 80209bc:	460a      	mov	r2, r1
 80209be:	6853      	ldr	r3, [r2, #4]
 80209c0:	6812      	ldr	r2, [r2, #0]
 80209c2:	6819      	ldr	r1, [r3, #0]

080209c4 <__iar_annotation$$tailcall>:
 80209c4:	4710      	bx	r2
	...

080209c8 <cmox_aesSmall_keySchedule>:
 80209c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80209cc:	f100 050c 	add.w	r5, r0, #12
 80209d0:	2400      	movs	r4, #0
 80209d2:	0892      	lsrs	r2, r2, #2
 80209d4:	4b43      	ldr	r3, [pc, #268]	@ (8020ae4 <cmox_aesSmall_keySchedule+0x11c>)
 80209d6:	2000      	movs	r0, #0
 80209d8:	e010      	b.n	80209fc <cmox_aesSmall_keySchedule+0x34>
 80209da:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 80209de:	f896 c001 	ldrb.w	ip, [r6, #1]
 80209e2:	7837      	ldrb	r7, [r6, #0]
 80209e4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 80209e8:	ea4c 6c07 	orr.w	ip, ip, r7, lsl #24
 80209ec:	78b7      	ldrb	r7, [r6, #2]
 80209ee:	78f6      	ldrb	r6, [r6, #3]
 80209f0:	ea4c 2707 	orr.w	r7, ip, r7, lsl #8
 80209f4:	433e      	orrs	r6, r7
 80209f6:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
 80209fa:	1c40      	adds	r0, r0, #1
 80209fc:	4290      	cmp	r0, r2
 80209fe:	d3ec      	bcc.n	80209da <cmox_aesSmall_keySchedule+0x12>
 8020a00:	eb05 0882 	add.w	r8, r5, r2, lsl #2
 8020a04:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8020a08:	4f37      	ldr	r7, [pc, #220]	@ (8020ae8 <cmox_aesSmall_keySchedule+0x120>)
 8020a0a:	f8d5 c000 	ldr.w	ip, [r5]
 8020a0e:	0406      	lsls	r6, r0, #16
 8020a10:	0201      	lsls	r1, r0, #8
 8020a12:	0e36      	lsrs	r6, r6, #24
 8020a14:	0e09      	lsrs	r1, r1, #24
 8020a16:	5dbe      	ldrb	r6, [r7, r6]
 8020a18:	5c79      	ldrb	r1, [r7, r1]
 8020a1a:	0436      	lsls	r6, r6, #16
 8020a1c:	ea46 6601 	orr.w	r6, r6, r1, lsl #24
 8020a20:	b2c1      	uxtb	r1, r0
 8020a22:	5c79      	ldrb	r1, [r7, r1]
 8020a24:	0e00      	lsrs	r0, r0, #24
 8020a26:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8020a2a:	5c39      	ldrb	r1, [r7, r0]
 8020a2c:	ea41 0006 	orr.w	r0, r1, r6
 8020a30:	ea80 010c 	eor.w	r1, r0, ip
 8020a34:	4e2d      	ldr	r6, [pc, #180]	@ (8020aec <cmox_aesSmall_keySchedule+0x124>)
 8020a36:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8020a3a:	1c64      	adds	r4, r4, #1
 8020a3c:	4048      	eors	r0, r1
 8020a3e:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
 8020a42:	2001      	movs	r0, #1
 8020a44:	1881      	adds	r1, r0, r2
 8020a46:	1f2e      	subs	r6, r5, #4
 8020a48:	f856 6021 	ldr.w	r6, [r6, r1, lsl #2]
 8020a4c:	f855 c020 	ldr.w	ip, [r5, r0, lsl #2]
 8020a50:	1c40      	adds	r0, r0, #1
 8020a52:	2804      	cmp	r0, #4
 8020a54:	ea8c 0606 	eor.w	r6, ip, r6
 8020a58:	f845 6021 	str.w	r6, [r5, r1, lsl #2]
 8020a5c:	d3f2      	bcc.n	8020a44 <cmox_aesSmall_keySchedule+0x7c>
 8020a5e:	2a04      	cmp	r2, #4
 8020a60:	d004      	beq.n	8020a6c <cmox_aesSmall_keySchedule+0xa4>
 8020a62:	2a06      	cmp	r2, #6
 8020a64:	d00b      	beq.n	8020a7e <cmox_aesSmall_keySchedule+0xb6>
 8020a66:	2a08      	cmp	r2, #8
 8020a68:	d014      	beq.n	8020a94 <cmox_aesSmall_keySchedule+0xcc>
 8020a6a:	e037      	b.n	8020adc <cmox_aesSmall_keySchedule+0x114>
 8020a6c:	2c0a      	cmp	r4, #10
 8020a6e:	d204      	bcs.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020a74:	d001      	beq.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a76:	4645      	mov	r5, r8
 8020a78:	e7c2      	b.n	8020a00 <cmox_aesSmall_keySchedule+0x38>
 8020a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020a7e:	2c07      	cmp	r4, #7
 8020a80:	d8fb      	bhi.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a82:	6a6f      	ldr	r7, [r5, #36]	@ 0x24
 8020a84:	6928      	ldr	r0, [r5, #16]
 8020a86:	4047      	eors	r7, r0
 8020a88:	62af      	str	r7, [r5, #40]	@ 0x28
 8020a8a:	6968      	ldr	r0, [r5, #20]
 8020a8c:	ea80 0107 	eor.w	r1, r0, r7
 8020a90:	62e9      	str	r1, [r5, #44]	@ 0x2c
 8020a92:	e7ed      	b.n	8020a70 <cmox_aesSmall_keySchedule+0xa8>
 8020a94:	2c07      	cmp	r4, #7
 8020a96:	d2f0      	bcs.n	8020a7a <cmox_aesSmall_keySchedule+0xb2>
 8020a98:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8020a9a:	6929      	ldr	r1, [r5, #16]
 8020a9c:	0e06      	lsrs	r6, r0, #24
 8020a9e:	f817 e006 	ldrb.w	lr, [r7, r6]
 8020aa2:	0206      	lsls	r6, r0, #8
 8020aa4:	0e36      	lsrs	r6, r6, #24
 8020aa6:	5dbe      	ldrb	r6, [r7, r6]
 8020aa8:	0436      	lsls	r6, r6, #16
 8020aaa:	ea46 6c0e 	orr.w	ip, r6, lr, lsl #24
 8020aae:	0406      	lsls	r6, r0, #16
 8020ab0:	ea4f 6e16 	mov.w	lr, r6, lsr #24
 8020ab4:	f817 600e 	ldrb.w	r6, [r7, lr]
 8020ab8:	b2c0      	uxtb	r0, r0
 8020aba:	5c38      	ldrb	r0, [r7, r0]
 8020abc:	ea4c 2606 	orr.w	r6, ip, r6, lsl #8
 8020ac0:	4330      	orrs	r0, r6
 8020ac2:	4041      	eors	r1, r0
 8020ac4:	6329      	str	r1, [r5, #48]	@ 0x30
 8020ac6:	2005      	movs	r0, #5
 8020ac8:	eb05 0180 	add.w	r1, r5, r0, lsl #2
 8020acc:	69cf      	ldr	r7, [r1, #28]
 8020ace:	680e      	ldr	r6, [r1, #0]
 8020ad0:	1c40      	adds	r0, r0, #1
 8020ad2:	4077      	eors	r7, r6
 8020ad4:	620f      	str	r7, [r1, #32]
 8020ad6:	2807      	cmp	r0, #7
 8020ad8:	d9f6      	bls.n	8020ac8 <cmox_aesSmall_keySchedule+0x100>
 8020ada:	e7c9      	b.n	8020a70 <cmox_aesSmall_keySchedule+0xa8>
 8020adc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8020ae0:	e7c9      	b.n	8020a76 <cmox_aesSmall_keySchedule+0xae>
 8020ae2:	bf00      	nop
 8020ae4:	00010004 	.word	0x00010004
 8020ae8:	0802e688 	.word	0x0802e688
 8020aec:	0802c358 	.word	0x0802c358

08020af0 <cmox_cipherMode_init>:
 8020af0:	2200      	movs	r2, #0
 8020af2:	6042      	str	r2, [r0, #4]
 8020af4:	2001      	movs	r0, #1
 8020af6:	6088      	str	r0, [r1, #8]
 8020af8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020afc:	4770      	bx	lr
	...

08020b00 <cmox_cipherMode_setKey>:
 8020b00:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020b04:	b08c      	sub	sp, #48	@ 0x30
 8020b06:	4692      	mov	sl, r2
 8020b08:	4ae8      	ldr	r2, [pc, #928]	@ (8020eac <cmox_cipherMode_setKey+0x3ac>)
 8020b0a:	4be9      	ldr	r3, [pc, #932]	@ (8020eb0 <cmox_cipherMode_setKey+0x3b0>)
 8020b0c:	4de9      	ldr	r5, [pc, #932]	@ (8020eb4 <cmox_cipherMode_setKey+0x3b4>)
 8020b0e:	f8df 83a8 	ldr.w	r8, [pc, #936]	@ 8020eb8 <cmox_cipherMode_setKey+0x3b8>
 8020b12:	4eea      	ldr	r6, [pc, #936]	@ (8020ebc <cmox_cipherMode_setKey+0x3bc>)
 8020b14:	f8df b3a8 	ldr.w	fp, [pc, #936]	@ 8020ec0 <cmox_cipherMode_setKey+0x3c0>
 8020b18:	f10d 0c04 	add.w	ip, sp, #4
 8020b1c:	f1ba 0f10 	cmp.w	sl, #16
 8020b20:	d008      	beq.n	8020b34 <cmox_cipherMode_setKey+0x34>
 8020b22:	f1ba 0f18 	cmp.w	sl, #24
 8020b26:	f000 8092 	beq.w	8020c4e <cmox_cipherMode_setKey+0x14e>
 8020b2a:	f1ba 0f20 	cmp.w	sl, #32
 8020b2e:	f000 8118 	beq.w	8020d62 <cmox_cipherMode_setKey+0x262>
 8020b32:	e1a8      	b.n	8020e86 <cmox_cipherMode_setKey+0x386>
 8020b34:	e9db 0400 	ldrd	r0, r4, [fp]
 8020b38:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020b3c:	4fe1      	ldr	r7, [pc, #900]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020b3e:	e9ce 0400 	strd	r0, r4, [lr]
 8020b42:	7838      	ldrb	r0, [r7, #0]
 8020b44:	2800      	cmp	r0, #0
 8020b46:	bf0c      	ite	eq
 8020b48:	f04f 0900 	moveq.w	r9, #0
 8020b4c:	f04f 0904 	movne.w	r9, #4
 8020b50:	f856 4009 	ldr.w	r4, [r6, r9]
 8020b54:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020b58:	443c      	add	r4, r7
 8020b5a:	6023      	str	r3, [r4, #0]
 8020b5c:	6827      	ldr	r7, [r4, #0]
 8020b5e:	2301      	movs	r3, #1
 8020b60:	60a3      	str	r3, [r4, #8]
 8020b62:	7b8c      	ldrb	r4, [r1, #14]
 8020b64:	6873      	ldr	r3, [r6, #4]
 8020b66:	f8d6 9000 	ldr.w	r9, [r6]
 8020b6a:	9400      	str	r4, [sp, #0]
 8020b6c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020b6e:	405f      	eors	r7, r3
 8020b70:	407c      	eors	r4, r7
 8020b72:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020b76:	f084 0404 	eor.w	r4, r4, #4
 8020b7a:	ea87 0709 	eor.w	r7, r7, r9
 8020b7e:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020b82:	9f00      	ldr	r7, [sp, #0]
 8020b84:	4474      	add	r4, lr
 8020b86:	f084 0e52 	eor.w	lr, r4, #82	@ 0x52
 8020b8a:	44be      	add	lr, r7
 8020b8c:	f88c e00e 	strb.w	lr, [ip, #14]
 8020b90:	f04f 0e01 	mov.w	lr, #1
 8020b94:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020b98:	f80c 400e 	strb.w	r4, [ip, lr]
 8020b9c:	f10e 0e01 	add.w	lr, lr, #1
 8020ba0:	f1be 0f0e 	cmp.w	lr, #14
 8020ba4:	d3f6      	bcc.n	8020b94 <cmox_cipherMode_setKey+0x94>
 8020ba6:	e9db 4700 	ldrd	r4, r7, [fp]
 8020baa:	2800      	cmp	r0, #0
 8020bac:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020bb0:	e9ce 4700 	strd	r4, r7, [lr]
 8020bb4:	bf0c      	ite	eq
 8020bb6:	2700      	moveq	r7, #0
 8020bb8:	2704      	movne	r7, #4
 8020bba:	463c      	mov	r4, r7
 8020bbc:	59f7      	ldr	r7, [r6, r7]
 8020bbe:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020bc2:	19e4      	adds	r4, r4, r7
 8020bc4:	f8c4 8000 	str.w	r8, [r4]
 8020bc8:	f8d4 8000 	ldr.w	r8, [r4]
 8020bcc:	2701      	movs	r7, #1
 8020bce:	60a7      	str	r7, [r4, #8]
 8020bd0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020bd2:	ea83 0808 	eor.w	r8, r3, r8
 8020bd6:	780f      	ldrb	r7, [r1, #0]
 8020bd8:	ea84 0408 	eor.w	r4, r4, r8
 8020bdc:	f084 0804 	eor.w	r8, r4, #4
 8020be0:	f8de 4004 	ldr.w	r4, [lr, #4]
 8020be4:	2800      	cmp	r0, #0
 8020be6:	ea84 0409 	eor.w	r4, r4, r9
 8020bea:	f084 04fc 	eor.w	r4, r4, #252	@ 0xfc
 8020bee:	4444      	add	r4, r8
 8020bf0:	f084 080b 	eor.w	r8, r4, #11
 8020bf4:	e9db 4e00 	ldrd	r4, lr, [fp]
 8020bf8:	44b8      	add	r8, r7
 8020bfa:	af09      	add	r7, sp, #36	@ 0x24
 8020bfc:	e9c7 4e00 	strd	r4, lr, [r7]
 8020c00:	f88d 8004 	strb.w	r8, [sp, #4]
 8020c04:	bf0e      	itee	eq
 8020c06:	f04f 0e00 	moveq.w	lr, #0
 8020c0a:	2004      	movne	r0, #4
 8020c0c:	4686      	movne	lr, r0
 8020c0e:	ac09      	add	r4, sp, #36	@ 0x24
 8020c10:	5836      	ldr	r6, [r6, r0]
 8020c12:	f854 000e 	ldr.w	r0, [r4, lr]
 8020c16:	1986      	adds	r6, r0, r6
 8020c18:	6035      	str	r5, [r6, #0]
 8020c1a:	6830      	ldr	r0, [r6, #0]
 8020c1c:	2501      	movs	r5, #1
 8020c1e:	60b5      	str	r5, [r6, #8]
 8020c20:	7bce      	ldrb	r6, [r1, #15]
 8020c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020c24:	4043      	eors	r3, r0
 8020c26:	6860      	ldr	r0, [r4, #4]
 8020c28:	404b      	eors	r3, r1
 8020c2a:	f083 0304 	eor.w	r3, r3, #4
 8020c2e:	ea80 0009 	eor.w	r0, r0, r9
 8020c32:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020c36:	4403      	add	r3, r0
 8020c38:	f083 0385 	eor.w	r3, r3, #133	@ 0x85
 8020c3c:	199b      	adds	r3, r3, r6
 8020c3e:	f88c 300f 	strb.w	r3, [ip, #15]
 8020c42:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8020c44:	7a28      	ldrb	r0, [r5, #8]
 8020c46:	07c1      	lsls	r1, r0, #31
 8020c48:	f100 811f 	bmi.w	8020e8a <cmox_cipherMode_setKey+0x38a>
 8020c4c:	e11b      	b.n	8020e86 <cmox_cipherMode_setKey+0x386>
 8020c4e:	e9db e900 	ldrd	lr, r9, [fp]
 8020c52:	a809      	add	r0, sp, #36	@ 0x24
 8020c54:	4c9b      	ldr	r4, [pc, #620]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020c56:	e9c0 e900 	strd	lr, r9, [r0]
 8020c5a:	7820      	ldrb	r0, [r4, #0]
 8020c5c:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020c60:	2800      	cmp	r0, #0
 8020c62:	bf0c      	ite	eq
 8020c64:	f04f 0900 	moveq.w	r9, #0
 8020c68:	f04f 0904 	movne.w	r9, #4
 8020c6c:	f856 4009 	ldr.w	r4, [r6, r9]
 8020c70:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020c74:	443c      	add	r4, r7
 8020c76:	6025      	str	r5, [r4, #0]
 8020c78:	6827      	ldr	r7, [r4, #0]
 8020c7a:	2501      	movs	r5, #1
 8020c7c:	60a5      	str	r5, [r4, #8]
 8020c7e:	7b8c      	ldrb	r4, [r1, #14]
 8020c80:	6875      	ldr	r5, [r6, #4]
 8020c82:	f8d6 9000 	ldr.w	r9, [r6]
 8020c86:	9400      	str	r4, [sp, #0]
 8020c88:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020c8a:	406f      	eors	r7, r5
 8020c8c:	407c      	eors	r4, r7
 8020c8e:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020c92:	f084 0404 	eor.w	r4, r4, #4
 8020c96:	ea87 0709 	eor.w	r7, r7, r9
 8020c9a:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020c9e:	9f00      	ldr	r7, [sp, #0]
 8020ca0:	4474      	add	r4, lr
 8020ca2:	f084 0e85 	eor.w	lr, r4, #133	@ 0x85
 8020ca6:	44be      	add	lr, r7
 8020ca8:	f88c e00e 	strb.w	lr, [ip, #14]
 8020cac:	f04f 0e01 	mov.w	lr, #1
 8020cb0:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020cb4:	f80c 400e 	strb.w	r4, [ip, lr]
 8020cb8:	f10e 0e01 	add.w	lr, lr, #1
 8020cbc:	f1be 0f0e 	cmp.w	lr, #14
 8020cc0:	d3f6      	bcc.n	8020cb0 <cmox_cipherMode_setKey+0x1b0>
 8020cc2:	e9db 4700 	ldrd	r4, r7, [fp]
 8020cc6:	2800      	cmp	r0, #0
 8020cc8:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020ccc:	e9ce 4700 	strd	r4, r7, [lr]
 8020cd0:	bf0c      	ite	eq
 8020cd2:	2700      	moveq	r7, #0
 8020cd4:	2704      	movne	r7, #4
 8020cd6:	463c      	mov	r4, r7
 8020cd8:	59f7      	ldr	r7, [r6, r7]
 8020cda:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020cde:	19e4      	adds	r4, r4, r7
 8020ce0:	6023      	str	r3, [r4, #0]
 8020ce2:	6827      	ldr	r7, [r4, #0]
 8020ce4:	2301      	movs	r3, #1
 8020ce6:	60a3      	str	r3, [r4, #8]
 8020ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020cea:	406f      	eors	r7, r5
 8020cec:	780c      	ldrb	r4, [r1, #0]
 8020cee:	405f      	eors	r7, r3
 8020cf0:	f8de 3004 	ldr.w	r3, [lr, #4]
 8020cf4:	f087 0704 	eor.w	r7, r7, #4
 8020cf8:	ea83 0309 	eor.w	r3, r3, r9
 8020cfc:	f083 03fc 	eor.w	r3, r3, #252	@ 0xfc
 8020d00:	441f      	add	r7, r3
 8020d02:	f087 0752 	eor.w	r7, r7, #82	@ 0x52
 8020d06:	193f      	adds	r7, r7, r4
 8020d08:	f88d 7004 	strb.w	r7, [sp, #4]
 8020d0c:	e9db 7300 	ldrd	r7, r3, [fp]
 8020d10:	2800      	cmp	r0, #0
 8020d12:	ac09      	add	r4, sp, #36	@ 0x24
 8020d14:	e9c4 7300 	strd	r7, r3, [r4]
 8020d18:	bf0e      	itee	eq
 8020d1a:	2300      	moveq	r3, #0
 8020d1c:	2004      	movne	r0, #4
 8020d1e:	2304      	movne	r3, #4
 8020d20:	5836      	ldr	r6, [r6, r0]
 8020d22:	58e0      	ldr	r0, [r4, r3]
 8020d24:	2301      	movs	r3, #1
 8020d26:	1986      	adds	r6, r0, r6
 8020d28:	f8c6 8000 	str.w	r8, [r6]
 8020d2c:	6830      	ldr	r0, [r6, #0]
 8020d2e:	60b3      	str	r3, [r6, #8]
 8020d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020d32:	4045      	eors	r5, r0
 8020d34:	6860      	ldr	r0, [r4, #4]
 8020d36:	405d      	eors	r5, r3
 8020d38:	7bce      	ldrb	r6, [r1, #15]
 8020d3a:	ea80 0009 	eor.w	r0, r0, r9
 8020d3e:	f085 0504 	eor.w	r5, r5, #4
 8020d42:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020d46:	4405      	add	r5, r0
 8020d48:	f085 050b 	eor.w	r5, r5, #11
 8020d4c:	19ad      	adds	r5, r5, r6
 8020d4e:	f88c 500f 	strb.w	r5, [ip, #15]
 8020d52:	2010      	movs	r0, #16
 8020d54:	5c0b      	ldrb	r3, [r1, r0]
 8020d56:	f80c 3000 	strb.w	r3, [ip, r0]
 8020d5a:	1c40      	adds	r0, r0, #1
 8020d5c:	2818      	cmp	r0, #24
 8020d5e:	d3f9      	bcc.n	8020d54 <cmox_cipherMode_setKey+0x254>
 8020d60:	e76f      	b.n	8020c42 <cmox_cipherMode_setKey+0x142>
 8020d62:	e9db e900 	ldrd	lr, r9, [fp]
 8020d66:	a809      	add	r0, sp, #36	@ 0x24
 8020d68:	4c56      	ldr	r4, [pc, #344]	@ (8020ec4 <cmox_cipherMode_setKey+0x3c4>)
 8020d6a:	e9c0 e900 	strd	lr, r9, [r0]
 8020d6e:	7820      	ldrb	r0, [r4, #0]
 8020d70:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020d74:	2800      	cmp	r0, #0
 8020d76:	bf0c      	ite	eq
 8020d78:	f04f 0900 	moveq.w	r9, #0
 8020d7c:	f04f 0904 	movne.w	r9, #4
 8020d80:	f856 4009 	ldr.w	r4, [r6, r9]
 8020d84:	f85e 7009 	ldr.w	r7, [lr, r9]
 8020d88:	443c      	add	r4, r7
 8020d8a:	f8c4 8000 	str.w	r8, [r4]
 8020d8e:	6827      	ldr	r7, [r4, #0]
 8020d90:	f04f 0801 	mov.w	r8, #1
 8020d94:	f8c4 8008 	str.w	r8, [r4, #8]
 8020d98:	7fcc      	ldrb	r4, [r1, #31]
 8020d9a:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8020d9e:	f8d6 9000 	ldr.w	r9, [r6]
 8020da2:	9400      	str	r4, [sp, #0]
 8020da4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8020da6:	ea88 0707 	eor.w	r7, r8, r7
 8020daa:	407c      	eors	r4, r7
 8020dac:	f8de 7004 	ldr.w	r7, [lr, #4]
 8020db0:	f084 0404 	eor.w	r4, r4, #4
 8020db4:	ea87 0709 	eor.w	r7, r7, r9
 8020db8:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8020dbc:	9f00      	ldr	r7, [sp, #0]
 8020dbe:	4474      	add	r4, lr
 8020dc0:	f084 0e0b 	eor.w	lr, r4, #11
 8020dc4:	44be      	add	lr, r7
 8020dc6:	f88c e01f 	strb.w	lr, [ip, #31]
 8020dca:	f04f 0e00 	mov.w	lr, #0
 8020dce:	f811 400e 	ldrb.w	r4, [r1, lr]
 8020dd2:	f80c 400e 	strb.w	r4, [ip, lr]
 8020dd6:	f10e 0e01 	add.w	lr, lr, #1
 8020dda:	f1be 0f10 	cmp.w	lr, #16
 8020dde:	d3f6      	bcc.n	8020dce <cmox_cipherMode_setKey+0x2ce>
 8020de0:	e9db 4700 	ldrd	r4, r7, [fp]
 8020de4:	2800      	cmp	r0, #0
 8020de6:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8020dea:	e9ce 4700 	strd	r4, r7, [lr]
 8020dee:	bf0c      	ite	eq
 8020df0:	2700      	moveq	r7, #0
 8020df2:	2704      	movne	r7, #4
 8020df4:	463c      	mov	r4, r7
 8020df6:	59f7      	ldr	r7, [r6, r7]
 8020df8:	f85e 4004 	ldr.w	r4, [lr, r4]
 8020dfc:	19e4      	adds	r4, r4, r7
 8020dfe:	6025      	str	r5, [r4, #0]
 8020e00:	6827      	ldr	r7, [r4, #0]
 8020e02:	2501      	movs	r5, #1
 8020e04:	60a5      	str	r5, [r4, #8]
 8020e06:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8020e08:	ea88 0707 	eor.w	r7, r8, r7
 8020e0c:	7c4c      	ldrb	r4, [r1, #17]
 8020e0e:	406f      	eors	r7, r5
 8020e10:	f8de 5004 	ldr.w	r5, [lr, #4]
 8020e14:	f087 0704 	eor.w	r7, r7, #4
 8020e18:	ea85 0509 	eor.w	r5, r5, r9
 8020e1c:	f085 05fc 	eor.w	r5, r5, #252	@ 0xfc
 8020e20:	442f      	add	r7, r5
 8020e22:	f087 0785 	eor.w	r7, r7, #133	@ 0x85
 8020e26:	193f      	adds	r7, r7, r4
 8020e28:	f88c 7011 	strb.w	r7, [ip, #17]
 8020e2c:	e9db 4700 	ldrd	r4, r7, [fp]
 8020e30:	2800      	cmp	r0, #0
 8020e32:	ad09      	add	r5, sp, #36	@ 0x24
 8020e34:	e9c5 4700 	strd	r4, r7, [r5]
 8020e38:	bf0e      	itee	eq
 8020e3a:	f04f 0b00 	moveq.w	fp, #0
 8020e3e:	2004      	movne	r0, #4
 8020e40:	4683      	movne	fp, r0
 8020e42:	5836      	ldr	r6, [r6, r0]
 8020e44:	f855 000b 	ldr.w	r0, [r5, fp]
 8020e48:	1986      	adds	r6, r0, r6
 8020e4a:	6033      	str	r3, [r6, #0]
 8020e4c:	6830      	ldr	r0, [r6, #0]
 8020e4e:	2301      	movs	r3, #1
 8020e50:	60b3      	str	r3, [r6, #8]
 8020e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e54:	ea88 0000 	eor.w	r0, r8, r0
 8020e58:	7c0e      	ldrb	r6, [r1, #16]
 8020e5a:	4058      	eors	r0, r3
 8020e5c:	f080 0804 	eor.w	r8, r0, #4
 8020e60:	6868      	ldr	r0, [r5, #4]
 8020e62:	ea80 0009 	eor.w	r0, r0, r9
 8020e66:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8020e6a:	4440      	add	r0, r8
 8020e6c:	f080 0852 	eor.w	r8, r0, #82	@ 0x52
 8020e70:	44b0      	add	r8, r6
 8020e72:	f88c 8010 	strb.w	r8, [ip, #16]
 8020e76:	2012      	movs	r0, #18
 8020e78:	5c0b      	ldrb	r3, [r1, r0]
 8020e7a:	f80c 3000 	strb.w	r3, [ip, r0]
 8020e7e:	1c40      	adds	r0, r0, #1
 8020e80:	281f      	cmp	r0, #31
 8020e82:	d3f9      	bcc.n	8020e78 <cmox_cipherMode_setKey+0x378>
 8020e84:	e6dd      	b.n	8020c42 <cmox_cipherMode_setKey+0x142>
 8020e86:	4610      	mov	r0, r2
 8020e88:	e00d      	b.n	8020ea6 <cmox_cipherMode_setKey+0x3a6>
 8020e8a:	682b      	ldr	r3, [r5, #0]
 8020e8c:	4652      	mov	r2, sl
 8020e8e:	a901      	add	r1, sp, #4
 8020e90:	685e      	ldr	r6, [r3, #4]
 8020e92:	4628      	mov	r0, r5
 8020e94:	47b0      	blx	r6
 8020e96:	68a8      	ldr	r0, [r5, #8]
 8020e98:	f8c5 a004 	str.w	sl, [r5, #4]
 8020e9c:	f040 0004 	orr.w	r0, r0, #4
 8020ea0:	60a8      	str	r0, [r5, #8]
 8020ea2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020ea6:	b00d      	add	sp, #52	@ 0x34
 8020ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020eac:	00010003 	.word	0x00010003
 8020eb0:	f78e2254 	.word	0xf78e2254
 8020eb4:	2e8f137d 	.word	0x2e8f137d
 8020eb8:	910e0ba4 	.word	0x910e0ba4
 8020ebc:	0802c318 	.word	0x0802c318
 8020ec0:	08020f38 	.word	0x08020f38
 8020ec4:	200000a4 	.word	0x200000a4

08020ec8 <cmox_cipherMode_setIV>:
 8020ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020eca:	9c05      	ldr	r4, [sp, #20]
 8020ecc:	2c00      	cmp	r4, #0
 8020ece:	bf18      	it	ne
 8020ed0:	2a00      	cmpne	r2, #0
 8020ed2:	d101      	bne.n	8020ed8 <cmox_cipherMode_setIV+0x10>
 8020ed4:	480d      	ldr	r0, [pc, #52]	@ (8020f0c <cmox_cipherMode_setIV+0x44>)
 8020ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020ed8:	2400      	movs	r4, #0
 8020eda:	e00d      	b.n	8020ef8 <cmox_cipherMode_setIV+0x30>
 8020edc:	4415      	add	r5, r2
 8020ede:	786f      	ldrb	r7, [r5, #1]
 8020ee0:	782e      	ldrb	r6, [r5, #0]
 8020ee2:	043f      	lsls	r7, r7, #16
 8020ee4:	ea47 6706 	orr.w	r7, r7, r6, lsl #24
 8020ee8:	78ae      	ldrb	r6, [r5, #2]
 8020eea:	78ed      	ldrb	r5, [r5, #3]
 8020eec:	ea47 2706 	orr.w	r7, r7, r6, lsl #8
 8020ef0:	432f      	orrs	r7, r5
 8020ef2:	f841 7024 	str.w	r7, [r1, r4, lsl #2]
 8020ef6:	1c64      	adds	r4, r4, #1
 8020ef8:	00a5      	lsls	r5, r4, #2
 8020efa:	429d      	cmp	r5, r3
 8020efc:	d3ee      	bcc.n	8020edc <cmox_cipherMode_setIV+0x14>
 8020efe:	6841      	ldr	r1, [r0, #4]
 8020f00:	f041 0101 	orr.w	r1, r1, #1
 8020f04:	6041      	str	r1, [r0, #4]
 8020f06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020f0c:	00010003 	.word	0x00010003

08020f10 <cmox_cipher_setTagLen_empty>:
 8020f10:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f14:	4770      	bx	lr

08020f16 <cmox_cipher_setPayloadLen_empty>:
 8020f16:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f1a:	4770      	bx	lr

08020f1c <cmox_cipher_setADLen_empty>:
 8020f1c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f20:	4770      	bx	lr

08020f22 <cmox_cipher_appendAD_empty>:
 8020f22:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8020f26:	4770      	bx	lr

08020f28 <cmox_cipher_generateTag_empty>:
 8020f28:	4800      	ldr	r0, [pc, #0]	@ (8020f2c <cmox_cipher_generateTag_empty+0x4>)
 8020f2a:	4770      	bx	lr
 8020f2c:	00010002 	.word	0x00010002

08020f30 <cmox_cipher_verifyTag_empty>:
 8020f30:	4800      	ldr	r0, [pc, #0]	@ (8020f34 <cmox_cipher_verifyTag_empty+0x4>)
 8020f32:	4770      	bx	lr
 8020f34:	00010002 	.word	0x00010002
 8020f38:	0101b004 	.word	0x0101b004
 8020f3c:	45011700 	.word	0x45011700

08020f40 <convert_block_2_bytes>:
 8020f40:	b530      	push	{r4, r5, lr}
 8020f42:	2200      	movs	r2, #0
 8020f44:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f48:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8020f4c:	70dc      	strb	r4, [r3, #3]
 8020f4e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8020f52:	0a2d      	lsrs	r5, r5, #8
 8020f54:	709d      	strb	r5, [r3, #2]
 8020f56:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f5a:	0c24      	lsrs	r4, r4, #16
 8020f5c:	705c      	strb	r4, [r3, #1]
 8020f5e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8020f62:	1c52      	adds	r2, r2, #1
 8020f64:	0e24      	lsrs	r4, r4, #24
 8020f66:	701c      	strb	r4, [r3, #0]
 8020f68:	2a04      	cmp	r2, #4
 8020f6a:	d3eb      	bcc.n	8020f44 <convert_block_2_bytes+0x4>
 8020f6c:	bd30      	pop	{r4, r5, pc}

08020f6e <strlen>:
 8020f6e:	4603      	mov	r3, r0
 8020f70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020f74:	2a00      	cmp	r2, #0
 8020f76:	d1fb      	bne.n	8020f70 <strlen+0x2>
 8020f78:	1a18      	subs	r0, r3, r0
 8020f7a:	3801      	subs	r0, #1
 8020f7c:	4770      	bx	lr

08020f7e <__aeabi_memset>:
 8020f7e:	b470      	push	{r4, r5, r6}
 8020f80:	0784      	lsls	r4, r0, #30
 8020f82:	d046      	beq.n	8021012 <__aeabi_memset+0x94>
 8020f84:	1e4c      	subs	r4, r1, #1
 8020f86:	2900      	cmp	r1, #0
 8020f88:	d041      	beq.n	802100e <__aeabi_memset+0x90>
 8020f8a:	b2d5      	uxtb	r5, r2
 8020f8c:	4603      	mov	r3, r0
 8020f8e:	e002      	b.n	8020f96 <__aeabi_memset+0x18>
 8020f90:	1e61      	subs	r1, r4, #1
 8020f92:	b3e4      	cbz	r4, 802100e <__aeabi_memset+0x90>
 8020f94:	460c      	mov	r4, r1
 8020f96:	f803 5b01 	strb.w	r5, [r3], #1
 8020f9a:	0799      	lsls	r1, r3, #30
 8020f9c:	d1f8      	bne.n	8020f90 <__aeabi_memset+0x12>
 8020f9e:	2c03      	cmp	r4, #3
 8020fa0:	d92e      	bls.n	8021000 <__aeabi_memset+0x82>
 8020fa2:	b2d5      	uxtb	r5, r2
 8020fa4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8020fa8:	2c0f      	cmp	r4, #15
 8020faa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8020fae:	d919      	bls.n	8020fe4 <__aeabi_memset+0x66>
 8020fb0:	4626      	mov	r6, r4
 8020fb2:	f103 0110 	add.w	r1, r3, #16
 8020fb6:	3e10      	subs	r6, #16
 8020fb8:	2e0f      	cmp	r6, #15
 8020fba:	f841 5c10 	str.w	r5, [r1, #-16]
 8020fbe:	f841 5c0c 	str.w	r5, [r1, #-12]
 8020fc2:	f841 5c08 	str.w	r5, [r1, #-8]
 8020fc6:	f841 5c04 	str.w	r5, [r1, #-4]
 8020fca:	f101 0110 	add.w	r1, r1, #16
 8020fce:	d8f2      	bhi.n	8020fb6 <__aeabi_memset+0x38>
 8020fd0:	f1a4 0110 	sub.w	r1, r4, #16
 8020fd4:	f021 010f 	bic.w	r1, r1, #15
 8020fd8:	f004 040f 	and.w	r4, r4, #15
 8020fdc:	3110      	adds	r1, #16
 8020fde:	2c03      	cmp	r4, #3
 8020fe0:	440b      	add	r3, r1
 8020fe2:	d90d      	bls.n	8021000 <__aeabi_memset+0x82>
 8020fe4:	461e      	mov	r6, r3
 8020fe6:	4621      	mov	r1, r4
 8020fe8:	3904      	subs	r1, #4
 8020fea:	2903      	cmp	r1, #3
 8020fec:	f846 5b04 	str.w	r5, [r6], #4
 8020ff0:	d8fa      	bhi.n	8020fe8 <__aeabi_memset+0x6a>
 8020ff2:	1f21      	subs	r1, r4, #4
 8020ff4:	f021 0103 	bic.w	r1, r1, #3
 8020ff8:	3104      	adds	r1, #4
 8020ffa:	440b      	add	r3, r1
 8020ffc:	f004 0403 	and.w	r4, r4, #3
 8021000:	b12c      	cbz	r4, 802100e <__aeabi_memset+0x90>
 8021002:	b2d2      	uxtb	r2, r2
 8021004:	441c      	add	r4, r3
 8021006:	f803 2b01 	strb.w	r2, [r3], #1
 802100a:	42a3      	cmp	r3, r4
 802100c:	d1fb      	bne.n	8021006 <__aeabi_memset+0x88>
 802100e:	bc70      	pop	{r4, r5, r6}
 8021010:	4770      	bx	lr
 8021012:	460c      	mov	r4, r1
 8021014:	4603      	mov	r3, r0
 8021016:	e7c2      	b.n	8020f9e <__aeabi_memset+0x20>

08021018 <__aeabi_uldivmod>:
 8021018:	b953      	cbnz	r3, 8021030 <__aeabi_uldivmod+0x18>
 802101a:	b94a      	cbnz	r2, 8021030 <__aeabi_uldivmod+0x18>
 802101c:	2900      	cmp	r1, #0
 802101e:	bf08      	it	eq
 8021020:	2800      	cmpeq	r0, #0
 8021022:	bf1c      	itt	ne
 8021024:	f04f 31ff 	movne.w	r1, #4294967295
 8021028:	f04f 30ff 	movne.w	r0, #4294967295
 802102c:	f000 b9b0 	b.w	8021390 <__aeabi_idiv0>
 8021030:	f1ad 0c08 	sub.w	ip, sp, #8
 8021034:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8021038:	f000 f806 	bl	8021048 <__udivmoddi4>
 802103c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8021040:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8021044:	b004      	add	sp, #16
 8021046:	4770      	bx	lr

08021048 <__udivmoddi4>:
 8021048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802104c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 802104e:	4688      	mov	r8, r1
 8021050:	4604      	mov	r4, r0
 8021052:	468e      	mov	lr, r1
 8021054:	2b00      	cmp	r3, #0
 8021056:	d14a      	bne.n	80210ee <__udivmoddi4+0xa6>
 8021058:	428a      	cmp	r2, r1
 802105a:	4617      	mov	r7, r2
 802105c:	d95f      	bls.n	802111e <__udivmoddi4+0xd6>
 802105e:	fab2 f682 	clz	r6, r2
 8021062:	b14e      	cbz	r6, 8021078 <__udivmoddi4+0x30>
 8021064:	f1c6 0320 	rsb	r3, r6, #32
 8021068:	fa01 fe06 	lsl.w	lr, r1, r6
 802106c:	40b7      	lsls	r7, r6
 802106e:	40b4      	lsls	r4, r6
 8021070:	fa20 f303 	lsr.w	r3, r0, r3
 8021074:	ea43 0e0e 	orr.w	lr, r3, lr
 8021078:	ea4f 4817 	mov.w	r8, r7, lsr #16
 802107c:	fa1f fc87 	uxth.w	ip, r7
 8021080:	0c23      	lsrs	r3, r4, #16
 8021082:	fbbe f1f8 	udiv	r1, lr, r8
 8021086:	fb08 ee11 	mls	lr, r8, r1, lr
 802108a:	fb01 f20c 	mul.w	r2, r1, ip
 802108e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8021092:	429a      	cmp	r2, r3
 8021094:	d907      	bls.n	80210a6 <__udivmoddi4+0x5e>
 8021096:	18fb      	adds	r3, r7, r3
 8021098:	f101 30ff 	add.w	r0, r1, #4294967295
 802109c:	d202      	bcs.n	80210a4 <__udivmoddi4+0x5c>
 802109e:	429a      	cmp	r2, r3
 80210a0:	f200 8154 	bhi.w	802134c <__udivmoddi4+0x304>
 80210a4:	4601      	mov	r1, r0
 80210a6:	1a9b      	subs	r3, r3, r2
 80210a8:	b2a2      	uxth	r2, r4
 80210aa:	fbb3 f0f8 	udiv	r0, r3, r8
 80210ae:	fb08 3310 	mls	r3, r8, r0, r3
 80210b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80210b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80210ba:	4594      	cmp	ip, r2
 80210bc:	d90b      	bls.n	80210d6 <__udivmoddi4+0x8e>
 80210be:	18ba      	adds	r2, r7, r2
 80210c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80210c4:	bf2c      	ite	cs
 80210c6:	2401      	movcs	r4, #1
 80210c8:	2400      	movcc	r4, #0
 80210ca:	4594      	cmp	ip, r2
 80210cc:	d902      	bls.n	80210d4 <__udivmoddi4+0x8c>
 80210ce:	2c00      	cmp	r4, #0
 80210d0:	f000 813f 	beq.w	8021352 <__udivmoddi4+0x30a>
 80210d4:	4618      	mov	r0, r3
 80210d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80210da:	eba2 020c 	sub.w	r2, r2, ip
 80210de:	2100      	movs	r1, #0
 80210e0:	b11d      	cbz	r5, 80210ea <__udivmoddi4+0xa2>
 80210e2:	40f2      	lsrs	r2, r6
 80210e4:	2300      	movs	r3, #0
 80210e6:	e9c5 2300 	strd	r2, r3, [r5]
 80210ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80210ee:	428b      	cmp	r3, r1
 80210f0:	d905      	bls.n	80210fe <__udivmoddi4+0xb6>
 80210f2:	b10d      	cbz	r5, 80210f8 <__udivmoddi4+0xb0>
 80210f4:	e9c5 0100 	strd	r0, r1, [r5]
 80210f8:	2100      	movs	r1, #0
 80210fa:	4608      	mov	r0, r1
 80210fc:	e7f5      	b.n	80210ea <__udivmoddi4+0xa2>
 80210fe:	fab3 f183 	clz	r1, r3
 8021102:	2900      	cmp	r1, #0
 8021104:	d14e      	bne.n	80211a4 <__udivmoddi4+0x15c>
 8021106:	4543      	cmp	r3, r8
 8021108:	f0c0 8112 	bcc.w	8021330 <__udivmoddi4+0x2e8>
 802110c:	4282      	cmp	r2, r0
 802110e:	f240 810f 	bls.w	8021330 <__udivmoddi4+0x2e8>
 8021112:	4608      	mov	r0, r1
 8021114:	2d00      	cmp	r5, #0
 8021116:	d0e8      	beq.n	80210ea <__udivmoddi4+0xa2>
 8021118:	e9c5 4e00 	strd	r4, lr, [r5]
 802111c:	e7e5      	b.n	80210ea <__udivmoddi4+0xa2>
 802111e:	2a00      	cmp	r2, #0
 8021120:	f000 80ac 	beq.w	802127c <__udivmoddi4+0x234>
 8021124:	fab2 f682 	clz	r6, r2
 8021128:	2e00      	cmp	r6, #0
 802112a:	f040 80bb 	bne.w	80212a4 <__udivmoddi4+0x25c>
 802112e:	1a8b      	subs	r3, r1, r2
 8021130:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8021134:	b2bc      	uxth	r4, r7
 8021136:	2101      	movs	r1, #1
 8021138:	0c02      	lsrs	r2, r0, #16
 802113a:	b280      	uxth	r0, r0
 802113c:	fbb3 fcfe 	udiv	ip, r3, lr
 8021140:	fb0e 331c 	mls	r3, lr, ip, r3
 8021144:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8021148:	fb04 f20c 	mul.w	r2, r4, ip
 802114c:	429a      	cmp	r2, r3
 802114e:	d90e      	bls.n	802116e <__udivmoddi4+0x126>
 8021150:	18fb      	adds	r3, r7, r3
 8021152:	f10c 38ff 	add.w	r8, ip, #4294967295
 8021156:	bf2c      	ite	cs
 8021158:	f04f 0901 	movcs.w	r9, #1
 802115c:	f04f 0900 	movcc.w	r9, #0
 8021160:	429a      	cmp	r2, r3
 8021162:	d903      	bls.n	802116c <__udivmoddi4+0x124>
 8021164:	f1b9 0f00 	cmp.w	r9, #0
 8021168:	f000 80ec 	beq.w	8021344 <__udivmoddi4+0x2fc>
 802116c:	46c4      	mov	ip, r8
 802116e:	1a9b      	subs	r3, r3, r2
 8021170:	fbb3 f8fe 	udiv	r8, r3, lr
 8021174:	fb0e 3318 	mls	r3, lr, r8, r3
 8021178:	fb04 f408 	mul.w	r4, r4, r8
 802117c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8021180:	4294      	cmp	r4, r2
 8021182:	d90b      	bls.n	802119c <__udivmoddi4+0x154>
 8021184:	18ba      	adds	r2, r7, r2
 8021186:	f108 33ff 	add.w	r3, r8, #4294967295
 802118a:	bf2c      	ite	cs
 802118c:	2001      	movcs	r0, #1
 802118e:	2000      	movcc	r0, #0
 8021190:	4294      	cmp	r4, r2
 8021192:	d902      	bls.n	802119a <__udivmoddi4+0x152>
 8021194:	2800      	cmp	r0, #0
 8021196:	f000 80d1 	beq.w	802133c <__udivmoddi4+0x2f4>
 802119a:	4698      	mov	r8, r3
 802119c:	1b12      	subs	r2, r2, r4
 802119e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80211a2:	e79d      	b.n	80210e0 <__udivmoddi4+0x98>
 80211a4:	f1c1 0620 	rsb	r6, r1, #32
 80211a8:	408b      	lsls	r3, r1
 80211aa:	fa08 f401 	lsl.w	r4, r8, r1
 80211ae:	fa00 f901 	lsl.w	r9, r0, r1
 80211b2:	fa22 f706 	lsr.w	r7, r2, r6
 80211b6:	fa28 f806 	lsr.w	r8, r8, r6
 80211ba:	408a      	lsls	r2, r1
 80211bc:	431f      	orrs	r7, r3
 80211be:	fa20 f306 	lsr.w	r3, r0, r6
 80211c2:	0c38      	lsrs	r0, r7, #16
 80211c4:	4323      	orrs	r3, r4
 80211c6:	fa1f fc87 	uxth.w	ip, r7
 80211ca:	0c1c      	lsrs	r4, r3, #16
 80211cc:	fbb8 fef0 	udiv	lr, r8, r0
 80211d0:	fb00 881e 	mls	r8, r0, lr, r8
 80211d4:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80211d8:	fb0e f80c 	mul.w	r8, lr, ip
 80211dc:	45a0      	cmp	r8, r4
 80211de:	d90e      	bls.n	80211fe <__udivmoddi4+0x1b6>
 80211e0:	193c      	adds	r4, r7, r4
 80211e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80211e6:	bf2c      	ite	cs
 80211e8:	f04f 0b01 	movcs.w	fp, #1
 80211ec:	f04f 0b00 	movcc.w	fp, #0
 80211f0:	45a0      	cmp	r8, r4
 80211f2:	d903      	bls.n	80211fc <__udivmoddi4+0x1b4>
 80211f4:	f1bb 0f00 	cmp.w	fp, #0
 80211f8:	f000 80b8 	beq.w	802136c <__udivmoddi4+0x324>
 80211fc:	46d6      	mov	lr, sl
 80211fe:	eba4 0408 	sub.w	r4, r4, r8
 8021202:	fa1f f883 	uxth.w	r8, r3
 8021206:	fbb4 f3f0 	udiv	r3, r4, r0
 802120a:	fb00 4413 	mls	r4, r0, r3, r4
 802120e:	fb03 fc0c 	mul.w	ip, r3, ip
 8021212:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8021216:	45a4      	cmp	ip, r4
 8021218:	d90e      	bls.n	8021238 <__udivmoddi4+0x1f0>
 802121a:	193c      	adds	r4, r7, r4
 802121c:	f103 30ff 	add.w	r0, r3, #4294967295
 8021220:	bf2c      	ite	cs
 8021222:	f04f 0801 	movcs.w	r8, #1
 8021226:	f04f 0800 	movcc.w	r8, #0
 802122a:	45a4      	cmp	ip, r4
 802122c:	d903      	bls.n	8021236 <__udivmoddi4+0x1ee>
 802122e:	f1b8 0f00 	cmp.w	r8, #0
 8021232:	f000 809f 	beq.w	8021374 <__udivmoddi4+0x32c>
 8021236:	4603      	mov	r3, r0
 8021238:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 802123c:	eba4 040c 	sub.w	r4, r4, ip
 8021240:	fba0 ec02 	umull	lr, ip, r0, r2
 8021244:	4564      	cmp	r4, ip
 8021246:	4673      	mov	r3, lr
 8021248:	46e0      	mov	r8, ip
 802124a:	d302      	bcc.n	8021252 <__udivmoddi4+0x20a>
 802124c:	d107      	bne.n	802125e <__udivmoddi4+0x216>
 802124e:	45f1      	cmp	r9, lr
 8021250:	d205      	bcs.n	802125e <__udivmoddi4+0x216>
 8021252:	ebbe 0302 	subs.w	r3, lr, r2
 8021256:	eb6c 0c07 	sbc.w	ip, ip, r7
 802125a:	3801      	subs	r0, #1
 802125c:	46e0      	mov	r8, ip
 802125e:	b15d      	cbz	r5, 8021278 <__udivmoddi4+0x230>
 8021260:	ebb9 0203 	subs.w	r2, r9, r3
 8021264:	eb64 0408 	sbc.w	r4, r4, r8
 8021268:	fa04 f606 	lsl.w	r6, r4, r6
 802126c:	fa22 f301 	lsr.w	r3, r2, r1
 8021270:	40cc      	lsrs	r4, r1
 8021272:	431e      	orrs	r6, r3
 8021274:	e9c5 6400 	strd	r6, r4, [r5]
 8021278:	2100      	movs	r1, #0
 802127a:	e736      	b.n	80210ea <__udivmoddi4+0xa2>
 802127c:	fbb1 fcf2 	udiv	ip, r1, r2
 8021280:	0c01      	lsrs	r1, r0, #16
 8021282:	4614      	mov	r4, r2
 8021284:	b280      	uxth	r0, r0
 8021286:	4696      	mov	lr, r2
 8021288:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 802128c:	2620      	movs	r6, #32
 802128e:	4690      	mov	r8, r2
 8021290:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8021294:	4610      	mov	r0, r2
 8021296:	fbb1 f1f2 	udiv	r1, r1, r2
 802129a:	eba3 0308 	sub.w	r3, r3, r8
 802129e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80212a2:	e74b      	b.n	802113c <__udivmoddi4+0xf4>
 80212a4:	40b7      	lsls	r7, r6
 80212a6:	f1c6 0320 	rsb	r3, r6, #32
 80212aa:	fa01 f206 	lsl.w	r2, r1, r6
 80212ae:	fa21 f803 	lsr.w	r8, r1, r3
 80212b2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80212b6:	fa20 f303 	lsr.w	r3, r0, r3
 80212ba:	b2bc      	uxth	r4, r7
 80212bc:	40b0      	lsls	r0, r6
 80212be:	4313      	orrs	r3, r2
 80212c0:	0c02      	lsrs	r2, r0, #16
 80212c2:	0c19      	lsrs	r1, r3, #16
 80212c4:	b280      	uxth	r0, r0
 80212c6:	fbb8 f9fe 	udiv	r9, r8, lr
 80212ca:	fb0e 8819 	mls	r8, lr, r9, r8
 80212ce:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80212d2:	fb09 f804 	mul.w	r8, r9, r4
 80212d6:	4588      	cmp	r8, r1
 80212d8:	d951      	bls.n	802137e <__udivmoddi4+0x336>
 80212da:	1879      	adds	r1, r7, r1
 80212dc:	f109 3cff 	add.w	ip, r9, #4294967295
 80212e0:	bf2c      	ite	cs
 80212e2:	f04f 0a01 	movcs.w	sl, #1
 80212e6:	f04f 0a00 	movcc.w	sl, #0
 80212ea:	4588      	cmp	r8, r1
 80212ec:	d902      	bls.n	80212f4 <__udivmoddi4+0x2ac>
 80212ee:	f1ba 0f00 	cmp.w	sl, #0
 80212f2:	d031      	beq.n	8021358 <__udivmoddi4+0x310>
 80212f4:	eba1 0108 	sub.w	r1, r1, r8
 80212f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80212fc:	fb09 f804 	mul.w	r8, r9, r4
 8021300:	fb0e 1119 	mls	r1, lr, r9, r1
 8021304:	b29b      	uxth	r3, r3
 8021306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802130a:	4543      	cmp	r3, r8
 802130c:	d235      	bcs.n	802137a <__udivmoddi4+0x332>
 802130e:	18fb      	adds	r3, r7, r3
 8021310:	f109 31ff 	add.w	r1, r9, #4294967295
 8021314:	bf2c      	ite	cs
 8021316:	f04f 0a01 	movcs.w	sl, #1
 802131a:	f04f 0a00 	movcc.w	sl, #0
 802131e:	4543      	cmp	r3, r8
 8021320:	d2bb      	bcs.n	802129a <__udivmoddi4+0x252>
 8021322:	f1ba 0f00 	cmp.w	sl, #0
 8021326:	d1b8      	bne.n	802129a <__udivmoddi4+0x252>
 8021328:	f1a9 0102 	sub.w	r1, r9, #2
 802132c:	443b      	add	r3, r7
 802132e:	e7b4      	b.n	802129a <__udivmoddi4+0x252>
 8021330:	1a84      	subs	r4, r0, r2
 8021332:	eb68 0203 	sbc.w	r2, r8, r3
 8021336:	2001      	movs	r0, #1
 8021338:	4696      	mov	lr, r2
 802133a:	e6eb      	b.n	8021114 <__udivmoddi4+0xcc>
 802133c:	443a      	add	r2, r7
 802133e:	f1a8 0802 	sub.w	r8, r8, #2
 8021342:	e72b      	b.n	802119c <__udivmoddi4+0x154>
 8021344:	f1ac 0c02 	sub.w	ip, ip, #2
 8021348:	443b      	add	r3, r7
 802134a:	e710      	b.n	802116e <__udivmoddi4+0x126>
 802134c:	3902      	subs	r1, #2
 802134e:	443b      	add	r3, r7
 8021350:	e6a9      	b.n	80210a6 <__udivmoddi4+0x5e>
 8021352:	443a      	add	r2, r7
 8021354:	3802      	subs	r0, #2
 8021356:	e6be      	b.n	80210d6 <__udivmoddi4+0x8e>
 8021358:	eba7 0808 	sub.w	r8, r7, r8
 802135c:	f1a9 0c02 	sub.w	ip, r9, #2
 8021360:	4441      	add	r1, r8
 8021362:	fbb1 f9fe 	udiv	r9, r1, lr
 8021366:	fb09 f804 	mul.w	r8, r9, r4
 802136a:	e7c9      	b.n	8021300 <__udivmoddi4+0x2b8>
 802136c:	f1ae 0e02 	sub.w	lr, lr, #2
 8021370:	443c      	add	r4, r7
 8021372:	e744      	b.n	80211fe <__udivmoddi4+0x1b6>
 8021374:	3b02      	subs	r3, #2
 8021376:	443c      	add	r4, r7
 8021378:	e75e      	b.n	8021238 <__udivmoddi4+0x1f0>
 802137a:	4649      	mov	r1, r9
 802137c:	e78d      	b.n	802129a <__udivmoddi4+0x252>
 802137e:	eba1 0108 	sub.w	r1, r1, r8
 8021382:	46cc      	mov	ip, r9
 8021384:	fbb1 f9fe 	udiv	r9, r1, lr
 8021388:	fb09 f804 	mul.w	r8, r9, r4
 802138c:	e7b8      	b.n	8021300 <__udivmoddi4+0x2b8>
 802138e:	bf00      	nop

08021390 <__aeabi_idiv0>:
 8021390:	4770      	bx	lr
 8021392:	bf00      	nop

08021394 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8021394:	b500      	push	{lr}
 8021396:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8021398:	2220      	movs	r2, #32
 802139a:	2100      	movs	r1, #0
 802139c:	4668      	mov	r0, sp
 802139e:	f00a f8cd 	bl	802b53c <memset>
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80213a2:	2204      	movs	r2, #4
  hadc2.Instance = ADC2;
 80213a4:	4818      	ldr	r0, [pc, #96]	@ (8021408 <MX_ADC2_Init+0x74>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80213a6:	2300      	movs	r3, #0
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80213a8:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
 80213aa:	2201      	movs	r2, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80213ac:	f8df c060 	ldr.w	ip, [pc, #96]	@ 8021410 <MX_ADC2_Init+0x7c>
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80213b0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80213b4:	e9c0 c300 	strd	ip, r3, [r0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80213b8:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80213bc:	6103      	str	r3, [r0, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80213be:	8303      	strh	r3, [r0, #24]
  hadc2.Init.NbrOfConversion = 1;
 80213c0:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80213c2:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80213c6:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80213ca:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80213cc:	6383      	str	r3, [r0, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 80213ce:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80213d2:	f000 fdd7 	bl	8021f84 <HAL_ADC_Init>
 80213d6:	b108      	cbz	r0, 80213dc <MX_ADC2_Init+0x48>
  {
    Error_Handler();
 80213d8:	f000 faa4 	bl	8021924 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80213dc:	2306      	movs	r3, #6
 80213de:	4a0b      	ldr	r2, [pc, #44]	@ (802140c <MX_ADC2_Init+0x78>)
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80213e0:	2103      	movs	r1, #3
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80213e2:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80213e6:	237f      	movs	r3, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 80213e8:	2004      	movs	r0, #4
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80213ea:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sConfig.Offset = 0;
 80213ee:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80213f0:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 80213f2:	e9cd 0304 	strd	r0, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80213f6:	4804      	ldr	r0, [pc, #16]	@ (8021408 <MX_ADC2_Init+0x74>)
 80213f8:	f000 ff16 	bl	8022228 <HAL_ADC_ConfigChannel>
 80213fc:	b108      	cbz	r0, 8021402 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80213fe:	f000 fa91 	bl	8021924 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8021402:	b009      	add	sp, #36	@ 0x24
 8021404:	f85d fb04 	ldr.w	pc, [sp], #4
 8021408:	200000a8 	.word	0x200000a8
 802140c:	2e300800 	.word	0x2e300800
 8021410:	42028100 	.word	0x42028100

08021414 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8021414:	b510      	push	{r4, lr}
 8021416:	4604      	mov	r4, r0
 8021418:	b0ca      	sub	sp, #296	@ 0x128

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802141a:	2214      	movs	r2, #20
 802141c:	2100      	movs	r1, #0
 802141e:	a803      	add	r0, sp, #12
 8021420:	f00a f88c 	bl	802b53c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021424:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8021428:	2100      	movs	r1, #0
 802142a:	a808      	add	r0, sp, #32
 802142c:	f00a f886 	bl	802b53c <memset>
  if(adcHandle->Instance==ADC2)
 8021430:	6822      	ldr	r2, [r4, #0]
 8021432:	4b21      	ldr	r3, [pc, #132]	@ (80214b8 <HAL_ADC_MspInit+0xa4>)
 8021434:	429a      	cmp	r2, r3
 8021436:	d13d      	bne.n	80214b4 <HAL_ADC_MspInit+0xa0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8021438:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 802143c:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2M = 3;
    PeriphClkInitStruct.PLL2.PLL2N = 64;
    PeriphClkInitStruct.PLL2.PLL2P = 2;
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
    PeriphClkInitStruct.PLL2.PLL2R = 4;
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 802143e:	2004      	movs	r0, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8021440:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8021444:	2303      	movs	r3, #3
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8021446:	2208      	movs	r2, #8
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8021448:	2140      	movs	r1, #64	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 802144a:	e9cd 020f 	strd	r0, r2, [sp, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2M = 3;
 802144e:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 8021452:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8021456:	2302      	movs	r3, #2
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021458:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 802145a:	e9cd 130c 	strd	r1, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 802145e:	930e      	str	r3, [sp, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 8021460:	9213      	str	r2, [sp, #76]	@ 0x4c
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;
 8021462:	933c      	str	r3, [sp, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021464:	f003 fd08 	bl	8024e78 <HAL_RCCEx_PeriphCLKConfig>
 8021468:	b108      	cbz	r0, 802146e <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 802146a:	f000 fa5b 	bl	8021924 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 802146e:	4b13      	ldr	r3, [pc, #76]	@ (80214bc <HAL_ADC_MspInit+0xa8>)
    PC1     ------> ADC2_INP11
    */
    GPIO_InitStruct.Pin = TEMP_ADC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 8021470:	4813      	ldr	r0, [pc, #76]	@ (80214c0 <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8021472:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 8021476:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 8021478:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 802147c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021480:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8021484:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 8021488:	9201      	str	r2, [sp, #4]
 802148a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802148c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8021490:	f042 0204 	orr.w	r2, r2, #4
 8021494:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021498:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 802149c:	2202      	movs	r2, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802149e:	f003 0304 	and.w	r3, r3, #4
 80214a2:	9302      	str	r3, [sp, #8]
 80214a4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80214a6:	2303      	movs	r3, #3
 80214a8:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80214ac:	2300      	movs	r3, #0
 80214ae:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TEMP_ADC_GPIO_Port, &GPIO_InitStruct);
 80214b0:	f002 f978 	bl	80237a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80214b4:	b04a      	add	sp, #296	@ 0x128
 80214b6:	bd10      	pop	{r4, pc}
 80214b8:	42028100 	.word	0x42028100
 80214bc:	44020c00 	.word	0x44020c00
 80214c0:	42020800 	.word	0x42020800

080214c4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80214c4:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80214c6:	4808      	ldr	r0, [pc, #32]	@ (80214e8 <MX_CRC_Init+0x24>)
 80214c8:	4b08      	ldr	r3, [pc, #32]	@ (80214ec <MX_CRC_Init+0x28>)
 80214ca:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80214cc:	2300      	movs	r3, #0
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80214ce:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80214d2:	8083      	strh	r3, [r0, #4]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80214d4:	2301      	movs	r3, #1
 80214d6:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80214d8:	f001 fb62 	bl	8022ba0 <HAL_CRC_Init>
 80214dc:	b118      	cbz	r0, 80214e6 <MX_CRC_Init+0x22>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80214de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80214e2:	f000 ba1f 	b.w	8021924 <Error_Handler>
}
 80214e6:	bd08      	pop	{r3, pc}
 80214e8:	20000110 	.word	0x20000110
 80214ec:	40023000 	.word	0x40023000

080214f0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 80214f0:	6802      	ldr	r2, [r0, #0]
 80214f2:	4b09      	ldr	r3, [pc, #36]	@ (8021518 <HAL_CRC_MspInit+0x28>)
{
 80214f4:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 80214f6:	429a      	cmp	r2, r3
 80214f8:	d10c      	bne.n	8021514 <HAL_CRC_MspInit+0x24>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80214fa:	4b08      	ldr	r3, [pc, #32]	@ (802151c <HAL_CRC_MspInit+0x2c>)
 80214fc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8021500:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8021504:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8021508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802150c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8021510:	9301      	str	r3, [sp, #4]
 8021512:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8021514:	b002      	add	sp, #8
 8021516:	4770      	bx	lr
 8021518:	40023000 	.word	0x40023000
 802151c:	44020c00 	.word	0x44020c00

08021520 <MX_GPDMA1_Init>:
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8021520:	4b10      	ldr	r3, [pc, #64]	@ (8021564 <MX_GPDMA1_Init+0x44>)
{
 8021522:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8021524:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 8021528:	2102      	movs	r1, #2
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 802152a:	f042 0201 	orr.w	r2, r2, #1
 802152e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8021532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 8021536:	2200      	movs	r2, #0
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8021538:	f003 0301 	and.w	r3, r3, #1
 802153c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 802153e:	2021      	movs	r0, #33	@ 0x21
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8021540:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel6_IRQn, 2, 0);
 8021542:	f001 fa35 	bl	80229b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel6_IRQn);
 8021546:	2021      	movs	r0, #33	@ 0x21
 8021548:	f001 fa62 	bl	8022a10 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel7_IRQn, 3, 0);
 802154c:	2200      	movs	r2, #0
 802154e:	2103      	movs	r1, #3
 8021550:	2022      	movs	r0, #34	@ 0x22
 8021552:	f001 fa2d 	bl	80229b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);
 8021556:	2022      	movs	r0, #34	@ 0x22
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8021558:	b003      	add	sp, #12
 802155a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);
 802155e:	f001 ba57 	b.w	8022a10 <HAL_NVIC_EnableIRQ>
 8021562:	bf00      	nop
 8021564:	44020c00 	.word	0x44020c00

08021568 <MX_GPIO_Init>:
     PB3(JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021568:	2214      	movs	r2, #20
{
 802156a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802156e:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021570:	eb0d 0002 	add.w	r0, sp, r2
 8021574:	2100      	movs	r1, #0
 8021576:	f009 ffe1 	bl	802b53c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802157a:	4b50      	ldr	r3, [pc, #320]	@ (80216bc <MX_GPIO_Init+0x154>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 802157c:	4d50      	ldr	r5, [pc, #320]	@ (80216c0 <MX_GPIO_Init+0x158>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802157e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 8021582:	4e50      	ldr	r6, [pc, #320]	@ (80216c4 <MX_GPIO_Init+0x15c>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021584:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8021588:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 802158c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 8021590:	4628      	mov	r0, r5
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021592:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8021596:	9200      	str	r2, [sp, #0]
 8021598:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802159a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FTDI_RESET_GPIO_Port, FTDI_RESET_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_SET);
 802159e:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 80216cc <MX_GPIO_Init+0x164>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80215a2:	f042 0204 	orr.w	r2, r2, #4
 80215a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80215aa:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c

  /*Configure GPIO pins : LED_STATE_Pin TRIG_02_Pin TRIG_01_Pin DCDC_EN_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|TRIG_02_Pin|TRIG_01_Pin|DCDC_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80215ae:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80215b0:	f002 0204 	and.w	r2, r2, #4
 80215b4:	9201      	str	r2, [sp, #4]
 80215b6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80215b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80215bc:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80215be:	f042 0201 	orr.w	r2, r2, #1
 80215c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80215c6:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80215ca:	f002 0201 	and.w	r2, r2, #1
 80215ce:	9202      	str	r2, [sp, #8]
 80215d0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80215d2:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80215d6:	f042 0208 	orr.w	r2, r2, #8
 80215da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80215de:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80215e2:	f002 0208 	and.w	r2, r2, #8
 80215e6:	9203      	str	r2, [sp, #12]
 80215e8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80215ea:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80215ee:	f042 0202 	orr.w	r2, r2, #2
 80215f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 80215f6:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80215f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 80215fc:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80215fe:	f003 0302 	and.w	r3, r3, #2
 8021602:	9304      	str	r3, [sp, #16]
 8021604:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_STATE_GPIO_Port, LED_STATE_Pin, GPIO_PIN_SET);
 8021606:	f002 f9e3 	bl	80239d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 802160a:	4630      	mov	r0, r6
 802160c:	2200      	movs	r2, #0
 802160e:	217f      	movs	r1, #127	@ 0x7f
 8021610:	f002 f9de 	bl	80239d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, TRIG_02_Pin|TRIG_01_Pin|DCDC_EN_Pin, GPIO_PIN_RESET);
 8021614:	4628      	mov	r0, r5
 8021616:	2200      	movs	r2, #0
 8021618:	2170      	movs	r1, #112	@ 0x70
 802161a:	f002 f9d9 	bl	80239d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FTDI_RESET_GPIO_Port, FTDI_RESET_Pin, GPIO_PIN_SET);
 802161e:	4630      	mov	r0, r6
 8021620:	2201      	movs	r2, #1
 8021622:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8021626:	f002 f9d3 	bl	80239d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_SET);
 802162a:	2201      	movs	r2, #1
 802162c:	4640      	mov	r0, r8
 802162e:	2130      	movs	r1, #48	@ 0x30
 8021630:	f002 f9ce 	bl	80239d0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021634:	2371      	movs	r3, #113	@ 0x71
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021636:	4628      	mov	r0, r5
 8021638:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802163a:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802163e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021642:	f002 f8af 	bl	80237a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCDC_ALT_Pin */
  GPIO_InitStruct.Pin = DCDC_ALT_Pin;
 8021646:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DCDC_ALT_GPIO_Port, &GPIO_InitStruct);
 8021648:	4628      	mov	r0, r5
 802164a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802164c:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021650:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DCDC_ALT_GPIO_Port, &GPIO_InitStruct);
 8021652:	f002 f8a7 	bl	80237a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VIB_01_Pin VIB_02_Pin VIB_03_Pin VIB_04_Pin
                           VIB_05_Pin VIB_06_Pin VIB_07_Pin */
  GPIO_InitStruct.Pin = VIB_01_Pin|VIB_02_Pin|VIB_03_Pin|VIB_04_Pin
 8021656:	237f      	movs	r3, #127	@ 0x7f
                          |VIB_05_Pin|VIB_06_Pin|VIB_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021658:	4630      	mov	r0, r6
 802165a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802165c:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021660:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021664:	f002 f89e 	bl	80237a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FTDI_RESET_Pin */
  GPIO_InitStruct.Pin = FTDI_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8021668:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802166c:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(FTDI_RESET_GPIO_Port, &GPIO_InitStruct);
 802166e:	4630      	mov	r0, r6
 8021670:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8021672:	e9cd 2305 	strd	r2, r3, [sp, #20]

  /*Configure GPIO pin : FTDI_GPIO3_Pin */
  GPIO_InitStruct.Pin = FTDI_GPIO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8021676:	2602      	movs	r6, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021678:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(FTDI_RESET_GPIO_Port, &GPIO_InitStruct);
 802167c:	f002 f892 	bl	80237a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FTDI_GPIO3_Pin;
 8021680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  HAL_GPIO_Init(FTDI_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8021684:	4628      	mov	r0, r5
 8021686:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021688:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802168c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(FTDI_GPIO3_GPIO_Port, &GPIO_InitStruct);
 802168e:	f002 f889 	bl	80237a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FTDI_GPIO2_Pin */
  GPIO_InitStruct.Pin = FTDI_GPIO2_Pin;
 8021692:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(FTDI_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8021694:	a905      	add	r1, sp, #20
 8021696:	480c      	ldr	r0, [pc, #48]	@ (80216c8 <MX_GPIO_Init+0x160>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021698:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 802169c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(FTDI_GPIO2_GPIO_Port, &GPIO_InitStruct);
 802169e:	f002 f881 	bl	80237a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ERR_Pin LED_SYS_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin|LED_SYS_Pin;
 80216a2:	2330      	movs	r3, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80216a4:	4640      	mov	r0, r8
 80216a6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80216a8:	e9cd 3705 	strd	r3, r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80216ac:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80216b0:	f002 f878 	bl	80237a4 <HAL_GPIO_Init>

}
 80216b4:	b00a      	add	sp, #40	@ 0x28
 80216b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80216ba:	bf00      	nop
 80216bc:	44020c00 	.word	0x44020c00
 80216c0:	42020800 	.word	0x42020800
 80216c4:	42020000 	.word	0x42020000
 80216c8:	42020c00 	.word	0x42020c00
 80216cc:	42020400 	.word	0x42020400

080216d0 <MX_GTZC_Init>:
  /* USER CODE END GTZC_Init 1 */
  /* USER CODE BEGIN GTZC_Init 2 */

  /* USER CODE END GTZC_Init 2 */

}
 80216d0:	4770      	bx	lr
	...

080216d4 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80216d4:	b508      	push	{r3, lr}
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80216d6:	4812      	ldr	r0, [pc, #72]	@ (8021720 <MX_I2C3_Init+0x4c>)
  hi2c3.Init.Timing = 0x10C043E5;
 80216d8:	4a12      	ldr	r2, [pc, #72]	@ (8021724 <MX_I2C3_Init+0x50>)
 80216da:	4b13      	ldr	r3, [pc, #76]	@ (8021728 <MX_I2C3_Init+0x54>)
 80216dc:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80216e0:	2300      	movs	r3, #0
 80216e2:	2201      	movs	r2, #1
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c3.Init.OwnAddress2 = 0;
 80216e4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80216e8:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80216ec:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80216f0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80216f2:	f002 faae 	bl	8023c52 <HAL_I2C_Init>
 80216f6:	b108      	cbz	r0, 80216fc <MX_I2C3_Init+0x28>
  {
    Error_Handler();
 80216f8:	f000 f914 	bl	8021924 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80216fc:	2100      	movs	r1, #0
 80216fe:	4808      	ldr	r0, [pc, #32]	@ (8021720 <MX_I2C3_Init+0x4c>)
 8021700:	f002 fd3b 	bl	802417a <HAL_I2CEx_ConfigAnalogFilter>
 8021704:	b108      	cbz	r0, 802170a <MX_I2C3_Init+0x36>
  {
    Error_Handler();
 8021706:	f000 f90d 	bl	8021924 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 802170a:	2100      	movs	r1, #0
 802170c:	4804      	ldr	r0, [pc, #16]	@ (8021720 <MX_I2C3_Init+0x4c>)
 802170e:	f002 fd5a 	bl	80241c6 <HAL_I2CEx_ConfigDigitalFilter>
 8021712:	b118      	cbz	r0, 802171c <MX_I2C3_Init+0x48>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8021714:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8021718:	f000 b904 	b.w	8021924 <Error_Handler>
}
 802171c:	bd08      	pop	{r3, pc}
 802171e:	bf00      	nop
 8021720:	20000134 	.word	0x20000134
 8021724:	44002800 	.word	0x44002800
 8021728:	10c043e5 	.word	0x10c043e5

0802172c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 802172c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802172e:	4604      	mov	r4, r0
 8021730:	b0cb      	sub	sp, #300	@ 0x12c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021732:	2214      	movs	r2, #20
 8021734:	2100      	movs	r1, #0
 8021736:	a803      	add	r0, sp, #12
 8021738:	f009 ff00 	bl	802b53c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 802173c:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8021740:	2100      	movs	r1, #0
 8021742:	a808      	add	r0, sp, #32
 8021744:	f009 fefa 	bl	802b53c <memset>
  if(i2cHandle->Instance==I2C3)
 8021748:	6822      	ldr	r2, [r4, #0]
 802174a:	4b27      	ldr	r3, [pc, #156]	@ (80217e8 <HAL_I2C_MspInit+0xbc>)
 802174c:	429a      	cmp	r2, r3
 802174e:	d148      	bne.n	80217e2 <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8021750:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8021754:	2300      	movs	r3, #0
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021756:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8021758:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 802175c:	f003 fb8c 	bl	8024e78 <HAL_RCCEx_PeriphCLKConfig>
 8021760:	b108      	cbz	r0, 8021766 <HAL_I2C_MspInit+0x3a>
    {
      Error_Handler();
 8021762:	f000 f8df 	bl	8021924 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021766:	4c21      	ldr	r4, [pc, #132]	@ (80217ec <HAL_I2C_MspInit+0xc0>)
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021768:	2712      	movs	r7, #18
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802176a:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802176e:	2500      	movs	r5, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021770:	f043 0304 	orr.w	r3, r3, #4
 8021774:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 8021778:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 802177c:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 802177e:	f003 0304 	and.w	r3, r3, #4
 8021782:	9300      	str	r3, [sp, #0]
 8021784:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021786:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802178a:	4819      	ldr	r0, [pc, #100]	@ (80217f0 <HAL_I2C_MspInit+0xc4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802178c:	f043 0301 	orr.w	r3, r3, #1
 8021790:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 8021794:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021798:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802179a:	f003 0301 	and.w	r3, r3, #1
 802179e:	9301      	str	r3, [sp, #4]
 80217a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80217a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217a6:	e9cd 5505 	strd	r5, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80217aa:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80217ae:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80217b0:	f001 fff8 	bl	80237a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80217b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80217b8:	480e      	ldr	r0, [pc, #56]	@ (80217f4 <HAL_I2C_MspInit+0xc8>)
 80217ba:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80217bc:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80217c0:	e9cd 5505 	strd	r5, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80217c4:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80217c6:	f001 ffed 	bl	80237a4 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80217ca:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 80217ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80217d2:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
 80217d6:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 80217da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80217de:	9302      	str	r3, [sp, #8]
 80217e0:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80217e2:	b04b      	add	sp, #300	@ 0x12c
 80217e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80217e6:	bf00      	nop
 80217e8:	44002800 	.word	0x44002800
 80217ec:	44020c00 	.word	0x44020c00
 80217f0:	42020800 	.word	0x42020800
 80217f4:	42020000 	.word	0x42020000

080217f8 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80217f8:	b508      	push	{r3, lr}

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80217fa:	f002 fd09 	bl	8024210 <HAL_ICACHE_Enable>
 80217fe:	b118      	cbz	r0, 8021808 <MX_ICACHE_Init+0x10>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8021800:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8021804:	f000 b88e 	b.w	8021924 <Error_Handler>
}
 8021808:	bd08      	pop	{r3, pc}
	...

0802180c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 802180c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 802180e:	2301      	movs	r3, #1
  hiwdg.Instance = IWDG;
 8021810:	4808      	ldr	r0, [pc, #32]	@ (8021834 <MX_IWDG_Init+0x28>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 8021812:	4a09      	ldr	r2, [pc, #36]	@ (8021838 <MX_IWDG_Init+0x2c>)
 8021814:	e9c0 2300 	strd	r2, r3, [r0]
  hiwdg.Init.Window = 4095;
 8021818:	f640 73ff 	movw	r3, #4095	@ 0xfff
  hiwdg.Init.Reload = 4095;
 802181c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hiwdg.Init.EWI = 0;
 8021820:	2300      	movs	r3, #0
 8021822:	6103      	str	r3, [r0, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8021824:	f002 fd1b 	bl	802425e <HAL_IWDG_Init>
 8021828:	b118      	cbz	r0, 8021832 <MX_IWDG_Init+0x26>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 802182a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 802182e:	f000 b879 	b.w	8021924 <Error_Handler>
}
 8021832:	bd08      	pop	{r3, pc}
 8021834:	20000188 	.word	0x20000188
 8021838:	40003000 	.word	0x40003000

0802183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802183c:	b510      	push	{r4, lr}
 802183e:	b09c      	sub	sp, #112	@ 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8021840:	2220      	movs	r2, #32
 8021842:	2100      	movs	r1, #0
 8021844:	a80a      	add	r0, sp, #40	@ 0x28
 8021846:	f009 fe79 	bl	802b53c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 802184a:	2218      	movs	r2, #24
 802184c:	2100      	movs	r1, #0
 802184e:	a802      	add	r0, sp, #8
 8021850:	f009 fe74 	bl	802b53c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8021854:	4b21      	ldr	r3, [pc, #132]	@ (80218dc <SystemClock_Config+0xa0>)
 8021856:	691a      	ldr	r2, [r3, #16]
 8021858:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 802185c:	611a      	str	r2, [r3, #16]
 802185e:	691a      	ldr	r2, [r3, #16]
 8021860:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8021864:	9201      	str	r2, [sp, #4]
 8021866:	9a01      	ldr	r2, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8021868:	695a      	ldr	r2, [r3, #20]
 802186a:	0714      	lsls	r4, r2, #28
 802186c:	d5fc      	bpl.n	8021868 <SystemClock_Config+0x2c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 802186e:	2209      	movs	r2, #9
 8021870:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021874:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8021878:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 802187c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = 3;
  RCC_OscInitStruct.PLL.PLLN = 125;
 802187e:	227d      	movs	r2, #125	@ 0x7d
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8021880:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8021882:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8021884:	2008      	movs	r0, #8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8021886:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 802188a:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLR = 2;
 802188e:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8021892:	2300      	movs	r3, #0
 8021894:	e9cd 0319 	strd	r0, r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8021898:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 3;
 802189a:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 802189c:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 802189e:	f002 ff17 	bl	80246d0 <HAL_RCC_OscConfig>
 80218a2:	b108      	cbz	r0, 80218a8 <SystemClock_Config+0x6c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80218a4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80218a6:	e7fe      	b.n	80218a6 <SystemClock_Config+0x6a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80218a8:	231f      	movs	r3, #31
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80218aa:	e9cd 0004 	strd	r0, r0, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80218ae:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80218b2:	2105      	movs	r1, #5
 80218b4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80218b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80218ba:	f002 fdd3 	bl	8024464 <HAL_RCC_ClockConfig>
 80218be:	b108      	cbz	r0, 80218c4 <SystemClock_Config+0x88>
 80218c0:	b672      	cpsid	i
  while (1)
 80218c2:	e7fe      	b.n	80218c2 <SystemClock_Config+0x86>
  HAL_RCC_EnableCSS();
 80218c4:	f003 f9ee 	bl	8024ca4 <HAL_RCC_EnableCSS>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80218c8:	4a05      	ldr	r2, [pc, #20]	@ (80218e0 <SystemClock_Config+0xa4>)
 80218ca:	6813      	ldr	r3, [r2, #0]
 80218cc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80218d0:	f043 0320 	orr.w	r3, r3, #32
 80218d4:	6013      	str	r3, [r2, #0]
}
 80218d6:	b01c      	add	sp, #112	@ 0x70
 80218d8:	bd10      	pop	{r4, pc}
 80218da:	bf00      	nop
 80218dc:	44020800 	.word	0x44020800
 80218e0:	40022000 	.word	0x40022000

080218e4 <main>:
{
 80218e4:	b508      	push	{r3, lr}
	gCorePreInit();
 80218e6:	f008 fff1 	bl	802a8cc <gCorePreInit>
  HAL_Init();
 80218ea:	f000 faeb 	bl	8021ec4 <HAL_Init>
  SystemClock_Config();
 80218ee:	f7ff ffa5 	bl	802183c <SystemClock_Config>
  MX_GTZC_Init();
 80218f2:	f7ff feed 	bl	80216d0 <MX_GTZC_Init>
  MX_GPIO_Init();
 80218f6:	f7ff fe37 	bl	8021568 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80218fa:	f7ff fe11 	bl	8021520 <MX_GPDMA1_Init>
  MX_ADC2_Init();
 80218fe:	f7ff fd49 	bl	8021394 <MX_ADC2_Init>
  MX_CRC_Init();
 8021902:	f7ff fddf 	bl	80214c4 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8021906:	f000 f961 	bl	8021bcc <MX_USART1_UART_Init>
  MX_I2C3_Init();
 802190a:	f7ff fee3 	bl	80216d4 <MX_I2C3_Init>
  MX_ICACHE_Init();
 802190e:	f7ff ff73 	bl	80217f8 <MX_ICACHE_Init>
  MX_TIM4_Init();
 8021912:	f000 f909 	bl	8021b28 <MX_TIM4_Init>
  MX_IWDG_Init();
 8021916:	f7ff ff79 	bl	802180c <MX_IWDG_Init>
  gCoreInit();
 802191a:	f009 f843 	bl	802a9a4 <gCoreInit>
  	gCoreLoop();
 802191e:	f009 f809 	bl	802a934 <gCoreLoop>
  while (1)
 8021922:	e7fc      	b.n	802191e <main+0x3a>

08021924 <Error_Handler>:
 8021924:	b672      	cpsid	i
  while (1)
 8021926:	e7fe      	b.n	8021926 <Error_Handler+0x2>

08021928 <HAL_MspInit>:

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8021928:	2200      	movs	r2, #0
{
 802192a:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 802192c:	4611      	mov	r1, r2
 802192e:	2009      	movs	r0, #9
 8021930:	f001 f83e 	bl	80229b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8021934:	2009      	movs	r0, #9
 8021936:	f001 f86b 	bl	8022a10 <HAL_NVIC_EnableIRQ>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802193a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_DisableUCPDDeadBattery();
 802193e:	f002 bcdd 	b.w	80242fc <HAL_PWREx_DisableUCPDDeadBattery>

08021942 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8021942:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8021944:	f003 f9b6 	bl	8024cb4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8021948:	e7fe      	b.n	8021948 <NMI_Handler+0x6>

0802194a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802194a:	e7fe      	b.n	802194a <HardFault_Handler>

0802194c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802194c:	e7fe      	b.n	802194c <MemManage_Handler>

0802194e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802194e:	e7fe      	b.n	802194e <BusFault_Handler>

08021950 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021950:	e7fe      	b.n	8021950 <UsageFault_Handler>

08021952 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021952:	4770      	bx	lr

08021954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8021954:	4770      	bx	lr

08021956 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8021956:	4770      	bx	lr

08021958 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8021958:	f000 bad8 	b.w	8021f0c <HAL_IncTick>

0802195c <RCC_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles RCC non-secure global interrupt.
  */
void RCC_IRQHandler(void)
 802195c:	4770      	bx	lr
	...

08021960 <GPDMA1_Channel6_IRQHandler>:
void GPDMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel6_IRQn 0 */

  /* USER CODE END GPDMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel6);
 8021960:	4801      	ldr	r0, [pc, #4]	@ (8021968 <GPDMA1_Channel6_IRQHandler+0x8>)
 8021962:	f001 bc6f 	b.w	8023244 <HAL_DMA_IRQHandler>
 8021966:	bf00      	nop
 8021968:	2000026c 	.word	0x2000026c

0802196c <GPDMA1_Channel7_IRQHandler>:
void GPDMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel7_IRQn 0 */

  /* USER CODE END GPDMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel7);
 802196c:	4801      	ldr	r0, [pc, #4]	@ (8021974 <GPDMA1_Channel7_IRQHandler+0x8>)
 802196e:	f001 bc69 	b.w	8023244 <HAL_DMA_IRQHandler>
 8021972:	bf00      	nop
 8021974:	200002e4 	.word	0x200002e4

08021978 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8021978:	4801      	ldr	r0, [pc, #4]	@ (8021980 <USART1_IRQHandler+0x8>)
 802197a:	f006 bf8d 	b.w	8028898 <HAL_UART_IRQHandler>
 802197e:	bf00      	nop
 8021980:	2000035c 	.word	0x2000035c

08021984 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8021984:	b570      	push	{r4, r5, r6, lr}
 8021986:	460d      	mov	r5, r1
 8021988:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 802198a:	460e      	mov	r6, r1
 802198c:	1b73      	subs	r3, r6, r5
 802198e:	429c      	cmp	r4, r3
 8021990:	dc01      	bgt.n	8021996 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8021992:	4620      	mov	r0, r4
 8021994:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8021996:	f3af 8000 	nop.w
 802199a:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 802199e:	e7f5      	b.n	802198c <_read+0x8>

080219a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80219a0:	b570      	push	{r4, r5, r6, lr}
 80219a2:	460d      	mov	r5, r1
 80219a4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80219a6:	460e      	mov	r6, r1
 80219a8:	1b73      	subs	r3, r6, r5
 80219aa:	429c      	cmp	r4, r3
 80219ac:	dc01      	bgt.n	80219b2 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80219ae:	4620      	mov	r0, r4
 80219b0:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 80219b2:	f816 0b01 	ldrb.w	r0, [r6], #1
 80219b6:	f009 f806 	bl	802a9c6 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80219ba:	e7f5      	b.n	80219a8 <_write+0x8>

080219bc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80219bc:	f04f 30ff 	mov.w	r0, #4294967295
 80219c0:	4770      	bx	lr

080219c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80219c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 80219c6:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80219c8:	604b      	str	r3, [r1, #4]
}
 80219ca:	4770      	bx	lr

080219cc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80219cc:	2001      	movs	r0, #1
 80219ce:	4770      	bx	lr

080219d0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80219d0:	2000      	movs	r0, #0
 80219d2:	4770      	bx	lr

080219d4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80219d4:	4a0b      	ldr	r2, [pc, #44]	@ (8021a04 <_sbrk+0x30>)
{
 80219d6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80219d8:	6811      	ldr	r1, [r2, #0]
{
 80219da:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80219dc:	b909      	cbnz	r1, 80219e2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80219de:	490a      	ldr	r1, [pc, #40]	@ (8021a08 <_sbrk+0x34>)
 80219e0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80219e2:	6810      	ldr	r0, [r2, #0]
 80219e4:	4909      	ldr	r1, [pc, #36]	@ (8021a0c <_sbrk+0x38>)
 80219e6:	4c0a      	ldr	r4, [pc, #40]	@ (8021a10 <_sbrk+0x3c>)
 80219e8:	4403      	add	r3, r0
 80219ea:	1b09      	subs	r1, r1, r4
 80219ec:	428b      	cmp	r3, r1
 80219ee:	d906      	bls.n	80219fe <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80219f0:	f009 fe16 	bl	802b620 <__errno>
 80219f4:	230c      	movs	r3, #12
 80219f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80219f8:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80219fc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80219fe:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8021a00:	e7fc      	b.n	80219fc <_sbrk+0x28>
 8021a02:	bf00      	nop
 8021a04:	2000019c 	.word	0x2000019c
 8021a08:	20044638 	.word	0x20044638
 8021a0c:	200a0000 	.word	0x200a0000
 8021a10:	00000400 	.word	0x00000400

08021a14 <SystemInit>:
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8021a14:	2201      	movs	r2, #1
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8021a16:	491d      	ldr	r1, [pc, #116]	@ (8021a8c <SystemInit+0x78>)
{
 8021a18:	b510      	push	{r4, lr}
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8021a1a:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
  RCC->CFGR1 = 0U;
  RCC->CFGR2 = 0U;

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8021a1e:	481c      	ldr	r0, [pc, #112]	@ (8021a90 <SystemInit+0x7c>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8021a20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8021a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR = RCC_CR_HSION;
 8021a28:	4b1a      	ldr	r3, [pc, #104]	@ (8021a94 <SystemInit+0x80>)
 8021a2a:	601a      	str	r2, [r3, #0]
  RCC->CFGR1 = 0U;
 8021a2c:	2200      	movs	r2, #0
 8021a2e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8021a30:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8021a32:	681c      	ldr	r4, [r3, #0]
 8021a34:	4020      	ands	r0, r4
 8021a36:	6018      	str	r0, [r3, #0]
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8021a38:	4817      	ldr	r0, [pc, #92]	@ (8021a98 <SystemInit+0x84>)
  RCC->PLL1CFGR = 0U;
 8021a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8021a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL3CFGR = 0U;
 8021a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->PLL1DIVR = 0x01010280U;
 8021a40:	6358      	str	r0, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8021a42:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8021a44:	63d8      	str	r0, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8021a46:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8021a48:	6458      	str	r0, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8021a4a:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8021a4c:	6818      	ldr	r0, [r3, #0]
 8021a4e:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8021a52:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8021a54:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8021a56:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8021a5a:	608b      	str	r3, [r1, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8021a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8021a9c <SystemInit+0x88>)
 8021a5e:	699a      	ldr	r2, [r3, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8021a60:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8021a64:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 8021a68:	d10f      	bne.n	8021a8a <SystemInit+0x76>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8021a6a:	69da      	ldr	r2, [r3, #28]
 8021a6c:	07d2      	lsls	r2, r2, #31
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8021a6e:	bf41      	itttt	mi
 8021a70:	4a0b      	ldrmi	r2, [pc, #44]	@ (8021aa0 <SystemInit+0x8c>)
 8021a72:	60da      	strmi	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8021a74:	f102 3244 	addmi.w	r2, r2, #1145324612	@ 0x44444444
 8021a78:	60da      	strmi	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8021a7a:	69da      	ldr	r2, [r3, #28]
 8021a7c:	f042 0202 	orr.w	r2, r2, #2
 8021a80:	61da      	str	r2, [r3, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8021a82:	69da      	ldr	r2, [r3, #28]
 8021a84:	f042 0201 	orr.w	r2, r2, #1
 8021a88:	61da      	str	r2, [r3, #28]
  }
}
 8021a8a:	bd10      	pop	{r4, pc}
 8021a8c:	e000ed00 	.word	0xe000ed00
 8021a90:	eae2eae3 	.word	0xeae2eae3
 8021a94:	44020c00 	.word	0x44020c00
 8021a98:	01010280 	.word	0x01010280
 8021a9c:	40022000 	.word	0x40022000
 8021aa0:	08192a3b 	.word	0x08192a3b

08021aa4 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 8021aa4:	6802      	ldr	r2, [r0, #0]
 8021aa6:	4b09      	ldr	r3, [pc, #36]	@ (8021acc <HAL_TIM_Base_MspInit+0x28>)
{
 8021aa8:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM4)
 8021aaa:	429a      	cmp	r2, r3
 8021aac:	d10c      	bne.n	8021ac8 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8021aae:	4b08      	ldr	r3, [pc, #32]	@ (8021ad0 <HAL_TIM_Base_MspInit+0x2c>)
 8021ab0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8021ab4:	f042 0204 	orr.w	r2, r2, #4
 8021ab8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 8021abc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8021ac0:	f003 0304 	and.w	r3, r3, #4
 8021ac4:	9301      	str	r3, [sp, #4]
 8021ac6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8021ac8:	b002      	add	sp, #8
 8021aca:	4770      	bx	lr
 8021acc:	40000800 	.word	0x40000800
 8021ad0:	44020c00 	.word	0x44020c00

08021ad4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8021ad4:	b510      	push	{r4, lr}
 8021ad6:	4604      	mov	r4, r0
 8021ad8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021ada:	2214      	movs	r2, #20
 8021adc:	2100      	movs	r1, #0
 8021ade:	a801      	add	r0, sp, #4
 8021ae0:	f009 fd2c 	bl	802b53c <memset>
  if(timHandle->Instance==TIM4)
 8021ae4:	6822      	ldr	r2, [r4, #0]
 8021ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8021b1c <HAL_TIM_MspPostInit+0x48>)
 8021ae8:	429a      	cmp	r2, r3
 8021aea:	d115      	bne.n	8021b18 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021aec:	4b0c      	ldr	r3, [pc, #48]	@ (8021b20 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = BUZZ_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021aee:	480d      	ldr	r0, [pc, #52]	@ (8021b24 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021af0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021af4:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021af6:	f042 0204 	orr.w	r2, r2, #4
 8021afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021b02:	2204      	movs	r2, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8021b04:	f003 0304 	and.w	r3, r3, #4
 8021b08:	9300      	str	r3, [sp, #0]
 8021b0a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021b0c:	2302      	movs	r3, #2
 8021b0e:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8021b12:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8021b14:	f001 fe46 	bl	80237a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8021b18:	b006      	add	sp, #24
 8021b1a:	bd10      	pop	{r4, pc}
 8021b1c:	40000800 	.word	0x40000800
 8021b20:	44020c00 	.word	0x44020c00
 8021b24:	42020800 	.word	0x42020800

08021b28 <MX_TIM4_Init>:
{
 8021b28:	b510      	push	{r4, lr}
 8021b2a:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8021b2c:	2210      	movs	r2, #16
 8021b2e:	2100      	movs	r1, #0
 8021b30:	a803      	add	r0, sp, #12
 8021b32:	f009 fd03 	bl	802b53c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021b36:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8021b38:	221c      	movs	r2, #28
 8021b3a:	4621      	mov	r1, r4
 8021b3c:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8021b40:	e9cd 4400 	strd	r4, r4, [sp]
 8021b44:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8021b46:	f009 fcf9 	bl	802b53c <memset>
  htim4.Init.Prescaler = 250-1;
 8021b4a:	23f9      	movs	r3, #249	@ 0xf9
  htim4.Instance = TIM4;
 8021b4c:	481d      	ldr	r0, [pc, #116]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
  htim4.Init.Prescaler = 250-1;
 8021b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8021bc8 <MX_TIM4_Init+0xa0>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8021b50:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 250-1;
 8021b52:	e9c0 2300 	strd	r2, r3, [r0]
  htim4.Init.Period = 65535;
 8021b56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8021b5a:	6184      	str	r4, [r0, #24]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8021b5c:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8021b60:	f006 face 	bl	8028100 <HAL_TIM_Base_Init>
 8021b64:	b108      	cbz	r0, 8021b6a <MX_TIM4_Init+0x42>
    Error_Handler();
 8021b66:	f7ff fedd 	bl	8021924 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021b6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8021b6e:	4815      	ldr	r0, [pc, #84]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
 8021b70:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8021b72:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8021b74:	f006 f8c4 	bl	8027d00 <HAL_TIM_ConfigClockSource>
 8021b78:	b108      	cbz	r0, 8021b7e <MX_TIM4_Init+0x56>
    Error_Handler();
 8021b7a:	f7ff fed3 	bl	8021924 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8021b7e:	4811      	ldr	r0, [pc, #68]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
 8021b80:	f006 faf8 	bl	8028174 <HAL_TIM_PWM_Init>
 8021b84:	b108      	cbz	r0, 8021b8a <MX_TIM4_Init+0x62>
    Error_Handler();
 8021b86:	f7ff fecd 	bl	8021924 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021b8a:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021b8c:	4669      	mov	r1, sp
 8021b8e:	480d      	ldr	r0, [pc, #52]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8021b90:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8021b92:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8021b94:	f006 fb28 	bl	80281e8 <HAL_TIMEx_MasterConfigSynchronization>
 8021b98:	b108      	cbz	r0, 8021b9e <MX_TIM4_Init+0x76>
    Error_Handler();
 8021b9a:	f7ff fec3 	bl	8021924 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8021b9e:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021ba0:	220c      	movs	r2, #12
 8021ba2:	4808      	ldr	r0, [pc, #32]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
 8021ba4:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8021ba6:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8021baa:	9409      	str	r4, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8021bac:	940b      	str	r4, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8021bae:	f006 f821 	bl	8027bf4 <HAL_TIM_PWM_ConfigChannel>
 8021bb2:	b108      	cbz	r0, 8021bb8 <MX_TIM4_Init+0x90>
    Error_Handler();
 8021bb4:	f7ff feb6 	bl	8021924 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8021bb8:	4802      	ldr	r0, [pc, #8]	@ (8021bc4 <MX_TIM4_Init+0x9c>)
 8021bba:	f7ff ff8b 	bl	8021ad4 <HAL_TIM_MspPostInit>
}
 8021bbe:	b00e      	add	sp, #56	@ 0x38
 8021bc0:	bd10      	pop	{r4, pc}
 8021bc2:	bf00      	nop
 8021bc4:	200001a0 	.word	0x200001a0
 8021bc8:	40000800 	.word	0x40000800

08021bcc <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8021bcc:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 921600;
 8021bce:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
  huart1.Instance = USART1;
 8021bd2:	4815      	ldr	r0, [pc, #84]	@ (8021c28 <MX_USART1_UART_Init+0x5c>)
  huart1.Init.BaudRate = 921600;
 8021bd4:	4a15      	ldr	r2, [pc, #84]	@ (8021c2c <MX_USART1_UART_Init+0x60>)
 8021bd6:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8021bda:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8021bdc:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8021bde:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8021be2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8021be6:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8021bea:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Init.Parity = UART_PARITY_NONE;
 8021bee:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8021bf0:	f007 f9ee 	bl	8028fd0 <HAL_UART_Init>
 8021bf4:	b108      	cbz	r0, 8021bfa <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8021bf6:	f7ff fe95 	bl	8021924 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8021bfa:	2100      	movs	r1, #0
 8021bfc:	480a      	ldr	r0, [pc, #40]	@ (8021c28 <MX_USART1_UART_Init+0x5c>)
 8021bfe:	f007 facd 	bl	802919c <HAL_UARTEx_SetTxFifoThreshold>
 8021c02:	b108      	cbz	r0, 8021c08 <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 8021c04:	f7ff fe8e 	bl	8021924 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8021c08:	2100      	movs	r1, #0
 8021c0a:	4807      	ldr	r0, [pc, #28]	@ (8021c28 <MX_USART1_UART_Init+0x5c>)
 8021c0c:	f007 fae6 	bl	80291dc <HAL_UARTEx_SetRxFifoThreshold>
 8021c10:	b108      	cbz	r0, 8021c16 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8021c12:	f7ff fe87 	bl	8021924 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8021c16:	4804      	ldr	r0, [pc, #16]	@ (8021c28 <MX_USART1_UART_Init+0x5c>)
 8021c18:	f007 faa5 	bl	8029166 <HAL_UARTEx_DisableFifoMode>
 8021c1c:	b118      	cbz	r0, 8021c26 <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8021c1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8021c22:	f7ff be7f 	b.w	8021924 <Error_Handler>
}
 8021c26:	bd08      	pop	{r3, pc}
 8021c28:	2000035c 	.word	0x2000035c
 8021c2c:	40013800 	.word	0x40013800

08021c30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8021c30:	b570      	push	{r4, r5, r6, lr}
 8021c32:	4606      	mov	r6, r0
 8021c34:	b0ca      	sub	sp, #296	@ 0x128

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021c36:	2214      	movs	r2, #20
 8021c38:	2100      	movs	r1, #0
 8021c3a:	a803      	add	r0, sp, #12
 8021c3c:	f009 fc7e 	bl	802b53c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021c40:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8021c44:	2100      	movs	r1, #0
 8021c46:	a808      	add	r0, sp, #32
 8021c48:	f009 fc78 	bl	802b53c <memset>
  if(uartHandle->Instance==USART1)
 8021c4c:	6832      	ldr	r2, [r6, #0]
 8021c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8021d78 <HAL_UART_MspInit+0x148>)
 8021c50:	429a      	cmp	r2, r3
 8021c52:	f040 808f 	bne.w	8021d74 <HAL_UART_MspInit+0x144>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8021c56:	2201      	movs	r2, #1
 8021c58:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021c5a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8021c5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021c60:	f003 f90a 	bl	8024e78 <HAL_RCCEx_PeriphCLKConfig>
 8021c64:	b108      	cbz	r0, 8021c6a <HAL_UART_MspInit+0x3a>
    {
      Error_Handler();
 8021c66:	f7ff fe5d 	bl	8021924 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c6a:	4b44      	ldr	r3, [pc, #272]	@ (8021d7c <HAL_UART_MspInit+0x14c>)
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021c6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c70:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021c74:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8021c7a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8021c7e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021c82:	2407      	movs	r4, #7
    __HAL_RCC_USART1_CLK_ENABLE();
 8021c84:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8021c88:	9201      	str	r2, [sp, #4]
 8021c8a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c8c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021c90:	483b      	ldr	r0, [pc, #236]	@ (8021d80 <HAL_UART_MspInit+0x150>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021c92:	f042 0201 	orr.w	r2, r2, #1
 8021c96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8021c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021c9e:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021ca0:	f003 0301 	and.w	r3, r3, #1
 8021ca4:	9302      	str	r3, [sp, #8]
 8021ca6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8021ca8:	2312      	movs	r3, #18
 8021caa:	e9cd 1303 	strd	r1, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021cae:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021cb0:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021cb4:	f001 fd76 	bl	80237a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021cb8:	2302      	movs	r3, #2
 8021cba:	f44f 6080 	mov.w	r0, #1024	@ 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021cbe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021cc0:	e9cd 0303 	strd	r0, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021cc4:	482e      	ldr	r0, [pc, #184]	@ (8021d80 <HAL_UART_MspInit+0x150>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8021cc6:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021cc8:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021ccc:	f001 fd6a 	bl	80237a4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8021cd0:	2315      	movs	r3, #21
    handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
 8021cd2:	4c2c      	ldr	r4, [pc, #176]	@ (8021d84 <HAL_UART_MspInit+0x154>)
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8021cd4:	f8df c0b8 	ldr.w	ip, [pc, #184]	@ 8021d90 <HAL_UART_MspInit+0x160>
    handle_GPDMA1_Channel7.Init.SrcBurstLength = 1;
    handle_GPDMA1_Channel7.Init.DestBurstLength = 1;
    handle_GPDMA1_Channel7.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA1_Channel7.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA1_Channel7.Init.Mode = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 8021cd8:	4620      	mov	r0, r4
    handle_GPDMA1_Channel7.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8021cda:	e9c4 c300 	strd	ip, r3, [r4]
    handle_GPDMA1_Channel7.Init.DestInc = DMA_DINC_INCREMENTED;
 8021cde:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
    handle_GPDMA1_Channel7.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8021ce2:	e9c4 3505 	strd	r3, r5, [r4, #20]
    handle_GPDMA1_Channel7.Init.SrcBurstLength = 1;
 8021ce6:	2301      	movs	r3, #1
    handle_GPDMA1_Channel7.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8021ce8:	e9c4 5502 	strd	r5, r5, [r4, #8]
    handle_GPDMA1_Channel7.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8021cec:	e9c4 5507 	strd	r5, r5, [r4, #28]
    handle_GPDMA1_Channel7.Init.DestBurstLength = 1;
 8021cf0:	e9c4 3309 	strd	r3, r3, [r4, #36]	@ 0x24
    handle_GPDMA1_Channel7.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8021cf4:	e9c4 550b 	strd	r5, r5, [r4, #44]	@ 0x2c
    handle_GPDMA1_Channel7.Init.SrcInc = DMA_SINC_FIXED;
 8021cf8:	6125      	str	r5, [r4, #16]
    handle_GPDMA1_Channel7.Init.Mode = DMA_NORMAL;
 8021cfa:	6365      	str	r5, [r4, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel7) != HAL_OK)
 8021cfc:	f000 ffd6 	bl	8022cac <HAL_DMA_Init>
 8021d00:	b108      	cbz	r0, 8021d06 <HAL_UART_MspInit+0xd6>
    {
      Error_Handler();
 8021d02:	f7ff fe0f 	bl	8021924 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel7);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021d06:	2110      	movs	r1, #16
 8021d08:	481e      	ldr	r0, [pc, #120]	@ (8021d84 <HAL_UART_MspInit+0x154>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel7);
 8021d0a:	f8c6 4080 	str.w	r4, [r6, #128]	@ 0x80
 8021d0e:	65e6      	str	r6, [r4, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021d10:	f001 fb59 	bl	80233c6 <HAL_DMA_ConfigChannelAttributes>
 8021d14:	b108      	cbz	r0, 8021d1a <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8021d16:	f7ff fe05 	bl	8021924 <Error_Handler>
    }

    /* GPDMA1_REQUEST_USART1_TX Init */
    handle_GPDMA1_Channel6.Instance = GPDMA1_Channel6;
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021d1a:	2316      	movs	r3, #22
    handle_GPDMA1_Channel6.Instance = GPDMA1_Channel6;
 8021d1c:	4c1a      	ldr	r4, [pc, #104]	@ (8021d88 <HAL_UART_MspInit+0x158>)
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8021d8c <HAL_UART_MspInit+0x15c>)
    handle_GPDMA1_Channel6.Init.SrcBurstLength = 1;
    handle_GPDMA1_Channel6.Init.DestBurstLength = 1;
    handle_GPDMA1_Channel6.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
    handle_GPDMA1_Channel6.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
    handle_GPDMA1_Channel6.Init.Mode = DMA_NORMAL;
    if (HAL_DMA_Init(&handle_GPDMA1_Channel6) != HAL_OK)
 8021d20:	4620      	mov	r0, r4
    handle_GPDMA1_Channel6.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8021d22:	e9c4 2300 	strd	r2, r3, [r4]
    handle_GPDMA1_Channel6.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8021d26:	2300      	movs	r3, #0
 8021d28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8021d2c:	e9c4 3202 	strd	r3, r2, [r4, #8]
    handle_GPDMA1_Channel6.Init.SrcInc = DMA_SINC_INCREMENTED;
 8021d30:	2208      	movs	r2, #8
    handle_GPDMA1_Channel6.Init.DestInc = DMA_DINC_FIXED;
 8021d32:	e9c4 2304 	strd	r2, r3, [r4, #16]
    handle_GPDMA1_Channel6.Init.SrcBurstLength = 1;
 8021d36:	2201      	movs	r2, #1
    handle_GPDMA1_Channel6.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8021d38:	e9c4 3306 	strd	r3, r3, [r4, #24]
    handle_GPDMA1_Channel6.Init.DestBurstLength = 1;
 8021d3c:	e9c4 2209 	strd	r2, r2, [r4, #36]	@ 0x24
    handle_GPDMA1_Channel6.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8021d40:	e9c4 330b 	strd	r3, r3, [r4, #44]	@ 0x2c
    handle_GPDMA1_Channel6.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8021d44:	6223      	str	r3, [r4, #32]
    handle_GPDMA1_Channel6.Init.Mode = DMA_NORMAL;
 8021d46:	6363      	str	r3, [r4, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel6) != HAL_OK)
 8021d48:	f000 ffb0 	bl	8022cac <HAL_DMA_Init>
 8021d4c:	b108      	cbz	r0, 8021d52 <HAL_UART_MspInit+0x122>
    {
      Error_Handler();
 8021d4e:	f7ff fde9 	bl	8021924 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel6);

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel6, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021d52:	2110      	movs	r1, #16
 8021d54:	480c      	ldr	r0, [pc, #48]	@ (8021d88 <HAL_UART_MspInit+0x158>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel6);
 8021d56:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8021d58:	65e6      	str	r6, [r4, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel6, DMA_CHANNEL_NPRIV) != HAL_OK)
 8021d5a:	f001 fb34 	bl	80233c6 <HAL_DMA_ConfigChannelAttributes>
 8021d5e:	b108      	cbz	r0, 8021d64 <HAL_UART_MspInit+0x134>
    {
      Error_Handler();
 8021d60:	f7ff fde0 	bl	8021924 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8021d64:	203a      	movs	r0, #58	@ 0x3a
 8021d66:	2200      	movs	r2, #0
 8021d68:	2101      	movs	r1, #1
 8021d6a:	f000 fe21 	bl	80229b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8021d6e:	203a      	movs	r0, #58	@ 0x3a
 8021d70:	f000 fe4e 	bl	8022a10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8021d74:	b04a      	add	sp, #296	@ 0x128
 8021d76:	bd70      	pop	{r4, r5, r6, pc}
 8021d78:	40013800 	.word	0x40013800
 8021d7c:	44020c00 	.word	0x44020c00
 8021d80:	42020000 	.word	0x42020000
 8021d84:	200002e4 	.word	0x200002e4
 8021d88:	2000026c 	.word	0x2000026c
 8021d8c:	40020350 	.word	0x40020350
 8021d90:	400203d0 	.word	0x400203d0

08021d94 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8021d94:	6802      	ldr	r2, [r0, #0]
 8021d96:	4b0f      	ldr	r3, [pc, #60]	@ (8021dd4 <HAL_UART_MspDeInit+0x40>)
{
 8021d98:	b510      	push	{r4, lr}
  if(uartHandle->Instance==USART1)
 8021d9a:	429a      	cmp	r2, r3
{
 8021d9c:	4604      	mov	r4, r0
  if(uartHandle->Instance==USART1)
 8021d9e:	d117      	bne.n	8021dd0 <HAL_UART_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8021da0:	4a0d      	ldr	r2, [pc, #52]	@ (8021dd8 <HAL_UART_MspDeInit+0x44>)

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021da2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8021da6:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021daa:	480c      	ldr	r0, [pc, #48]	@ (8021ddc <HAL_UART_MspDeInit+0x48>)
    __HAL_RCC_USART1_CLK_DISABLE();
 8021dac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8021db0:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8021db4:	f001 fd9e 	bl	80238f4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8021db8:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8021dbc:	f001 f936 	bl	802302c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8021dc0:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8021dc2:	f001 f933 	bl	802302c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8021dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8021dca:	203a      	movs	r0, #58	@ 0x3a
 8021dcc:	f000 be2e 	b.w	8022a2c <HAL_NVIC_DisableIRQ>
}
 8021dd0:	bd10      	pop	{r4, pc}
 8021dd2:	bf00      	nop
 8021dd4:	40013800 	.word	0x40013800
 8021dd8:	44020c00 	.word	0x44020c00
 8021ddc:	42020000 	.word	0x42020000

08021de0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8021de0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8021e18 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8021de4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8021de6:	e003      	b.n	8021df0 <LoopCopyDataInit>

08021de8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8021de8:	4b0c      	ldr	r3, [pc, #48]	@ (8021e1c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8021dea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8021dec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8021dee:	3104      	adds	r1, #4

08021df0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8021df0:	480b      	ldr	r0, [pc, #44]	@ (8021e20 <LoopForever+0xa>)
	ldr	r3, =_edata
 8021df2:	4b0c      	ldr	r3, [pc, #48]	@ (8021e24 <LoopForever+0xe>)
	adds	r2, r0, r1
 8021df4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8021df6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8021df8:	d3f6      	bcc.n	8021de8 <CopyDataInit>
	ldr	r2, =_sbss
 8021dfa:	4a0b      	ldr	r2, [pc, #44]	@ (8021e28 <LoopForever+0x12>)
	b	LoopFillZerobss
 8021dfc:	e002      	b.n	8021e04 <LoopFillZerobss>

08021dfe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8021dfe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8021e00:	f842 3b04 	str.w	r3, [r2], #4

08021e04 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8021e04:	4b09      	ldr	r3, [pc, #36]	@ (8021e2c <LoopForever+0x16>)
	cmp	r2, r3
 8021e06:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8021e08:	d3f9      	bcc.n	8021dfe <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8021e0a:	f7ff fe03 	bl	8021a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8021e0e:	f009 fc0d 	bl	802b62c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8021e12:	f7ff fd67 	bl	80218e4 <main>

08021e16 <LoopForever>:

LoopForever:
    b LoopForever
 8021e16:	e7fe      	b.n	8021e16 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8021e18:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8021e1c:	0802e798 	.word	0x0802e798
	ldr	r0, =_sdata
 8021e20:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8021e24:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 8021e28:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 8021e2c:	20044634 	.word	0x20044634

08021e30 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8021e30:	e7fe      	b.n	8021e30 <ADC1_IRQHandler>
	...

08021e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021e34:	b570      	push	{r4, r5, r6, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8021e36:	4e20      	ldr	r6, [pc, #128]	@ (8021eb8 <HAL_InitTick+0x84>)
{
 8021e38:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq == 0UL)
 8021e3a:	7832      	ldrb	r2, [r6, #0]
 8021e3c:	b90a      	cbnz	r2, 8021e42 <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8021e3e:	2001      	movs	r0, #1
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
  uwTickPrio = TickPriority;

  /* Return function status */
  return HAL_OK;
}
 8021e40:	bd70      	pop	{r4, r5, r6, pc}
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8021e42:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8021e46:	691c      	ldr	r4, [r3, #16]
 8021e48:	f014 0404 	ands.w	r4, r4, #4
 8021e4c:	d017      	beq.n	8021e7e <HAL_InitTick+0x4a>
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8021e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8021e52:	fbb3 f3f2 	udiv	r3, r3, r2
 8021e56:	4a19      	ldr	r2, [pc, #100]	@ (8021ebc <HAL_InitTick+0x88>)
 8021e58:	6814      	ldr	r4, [r2, #0]
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021e5a:	fbb4 f4f3 	udiv	r4, r4, r3
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8021e5e:	4620      	mov	r0, r4
 8021e60:	f000 fdf6 	bl	8022a50 <HAL_SYSTICK_Config>
 8021e64:	4604      	mov	r4, r0
 8021e66:	2800      	cmp	r0, #0
 8021e68:	d1e9      	bne.n	8021e3e <HAL_InitTick+0xa>
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8021e6a:	4602      	mov	r2, r0
 8021e6c:	4629      	mov	r1, r5
 8021e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8021e72:	f000 fd9d 	bl	80229b0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8021e76:	4b12      	ldr	r3, [pc, #72]	@ (8021ec0 <HAL_InitTick+0x8c>)
  return HAL_OK;
 8021e78:	4620      	mov	r0, r4
  uwTickPrio = TickPriority;
 8021e7a:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8021e7c:	e7e0      	b.n	8021e40 <HAL_InitTick+0xc>
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8021e7e:	f000 fe31 	bl	8022ae4 <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 8021e82:	2801      	cmp	r0, #1
 8021e84:	d007      	beq.n	8021e96 <HAL_InitTick+0x62>
 8021e86:	2802      	cmp	r0, #2
 8021e88:	d00d      	beq.n	8021ea6 <HAL_InitTick+0x72>
 8021e8a:	2800      	cmp	r0, #0
 8021e8c:	d1e7      	bne.n	8021e5e <HAL_InitTick+0x2a>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8021e8e:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8021e92:	7832      	ldrb	r2, [r6, #0]
 8021e94:	e7dd      	b.n	8021e52 <HAL_InitTick+0x1e>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8021e9a:	7832      	ldrb	r2, [r6, #0]
 8021e9c:	f44f 44fa 	mov.w	r4, #32000	@ 0x7d00
 8021ea0:	fbb3 f3f2 	udiv	r3, r3, r2
 8021ea4:	e7d9      	b.n	8021e5a <HAL_InitTick+0x26>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8021ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8021eaa:	7832      	ldrb	r2, [r6, #0]
 8021eac:	f44f 4400 	mov.w	r4, #32768	@ 0x8000
 8021eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8021eb4:	e7d1      	b.n	8021e5a <HAL_InitTick+0x26>
 8021eb6:	bf00      	nop
 8021eb8:	20000004 	.word	0x20000004
 8021ebc:	20000000 	.word	0x20000000
 8021ec0:	20000008 	.word	0x20000008

08021ec4 <HAL_Init>:
{
 8021ec4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8021ec6:	2003      	movs	r0, #3
 8021ec8:	f000 fd60 	bl	802298c <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8021ecc:	f002 fa1e 	bl	802430c <HAL_RCC_GetSysClockFreq>
 8021ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8021f00 <HAL_Init+0x3c>)
 8021ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8021f04 <HAL_Init+0x40>)
 8021ed4:	6a1b      	ldr	r3, [r3, #32]
 8021ed6:	f003 030f 	and.w	r3, r3, #15
 8021eda:	5cd3      	ldrb	r3, [r2, r3]
 8021edc:	40d8      	lsrs	r0, r3
 8021ede:	4b0a      	ldr	r3, [pc, #40]	@ (8021f08 <HAL_Init+0x44>)
 8021ee0:	6018      	str	r0, [r3, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8021ee2:	2004      	movs	r0, #4
 8021ee4:	f000 fdc4 	bl	8022a70 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8021ee8:	200f      	movs	r0, #15
 8021eea:	f7ff ffa3 	bl	8021e34 <HAL_InitTick>
 8021eee:	4604      	mov	r4, r0
 8021ef0:	b918      	cbnz	r0, 8021efa <HAL_Init+0x36>
  HAL_MspInit();
 8021ef2:	f7ff fd19 	bl	8021928 <HAL_MspInit>
}
 8021ef6:	4620      	mov	r0, r4
 8021ef8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8021efa:	2401      	movs	r4, #1
 8021efc:	e7fb      	b.n	8021ef6 <HAL_Init+0x32>
 8021efe:	bf00      	nop
 8021f00:	44020c00 	.word	0x44020c00
 8021f04:	0802c388 	.word	0x0802c388
 8021f08:	20000000 	.word	0x20000000

08021f0c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8021f0c:	4a03      	ldr	r2, [pc, #12]	@ (8021f1c <HAL_IncTick+0x10>)
 8021f0e:	4b04      	ldr	r3, [pc, #16]	@ (8021f20 <HAL_IncTick+0x14>)
 8021f10:	6811      	ldr	r1, [r2, #0]
 8021f12:	781b      	ldrb	r3, [r3, #0]
 8021f14:	440b      	add	r3, r1
 8021f16:	6013      	str	r3, [r2, #0]
}
 8021f18:	4770      	bx	lr
 8021f1a:	bf00      	nop
 8021f1c:	20000428 	.word	0x20000428
 8021f20:	20000004 	.word	0x20000004

08021f24 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8021f24:	4b01      	ldr	r3, [pc, #4]	@ (8021f2c <HAL_GetTick+0x8>)
 8021f26:	6818      	ldr	r0, [r3, #0]
}
 8021f28:	4770      	bx	lr
 8021f2a:	bf00      	nop
 8021f2c:	20000428 	.word	0x20000428

08021f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8021f30:	b538      	push	{r3, r4, r5, lr}
 8021f32:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8021f34:	f7ff fff6 	bl	8021f24 <HAL_GetTick>
 8021f38:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8021f3a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8021f3c:	bf1e      	ittt	ne
 8021f3e:	4b04      	ldrne	r3, [pc, #16]	@ (8021f50 <HAL_Delay+0x20>)
 8021f40:	781b      	ldrbne	r3, [r3, #0]
 8021f42:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8021f44:	f7ff ffee 	bl	8021f24 <HAL_GetTick>
 8021f48:	1b43      	subs	r3, r0, r5
 8021f4a:	42a3      	cmp	r3, r4
 8021f4c:	d3fa      	bcc.n	8021f44 <HAL_Delay+0x14>
  {
  }
}
 8021f4e:	bd38      	pop	{r3, r4, r5, pc}
 8021f50:	20000004 	.word	0x20000004

08021f54 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8021f54:	b530      	push	{r4, r5, lr}
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8021f56:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8021f58:	0dcc      	lsrs	r4, r1, #23
 8021f5a:	f004 0404 	and.w	r4, r4, #4
 8021f5e:	3014      	adds	r0, #20
  MODIFY_REG(*preg,
 8021f60:	5903      	ldr	r3, [r0, r4]
 8021f62:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8021f66:	408d      	lsls	r5, r1
 8021f68:	ea23 0305 	bic.w	r3, r3, r5
 8021f6c:	408a      	lsls	r2, r1
 8021f6e:	4313      	orrs	r3, r2
 8021f70:	5103      	str	r3, [r0, r4]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8021f72:	bd30      	pop	{r4, r5, pc}

08021f74 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8021f74:	6880      	ldr	r0, [r0, #8]
}
 8021f76:	f000 0001 	and.w	r0, r0, #1
 8021f7a:	4770      	bx	lr

08021f7c <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8021f7c:	6880      	ldr	r0, [r0, #8]
}
 8021f7e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8021f82:	4770      	bx	lr

08021f84 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8021f84:	2300      	movs	r3, #0
{
 8021f86:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* Check ADC handle */
  if (hadc == NULL)
 8021f88:	4604      	mov	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8021f8a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8021f8c:	2800      	cmp	r0, #0
 8021f8e:	f000 80c6 	beq.w	802211e <HAL_ADC_Init+0x19a>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8021f92:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8021f94:	b925      	cbnz	r5, 8021fa0 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8021f96:	f7ff fa3d 	bl	8021414 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8021f9a:	65e5      	str	r5, [r4, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8021f9c:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8021fa0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8021fa2:	689a      	ldr	r2, [r3, #8]
 8021fa4:	0095      	lsls	r5, r2, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8021fa6:	bf41      	itttt	mi
 8021fa8:	689a      	ldrmi	r2, [r3, #8]
 8021faa:	f022 4220 	bicmi.w	r2, r2, #2684354560	@ 0xa0000000
 8021fae:	f022 023f 	bicmi.w	r2, r2, #63	@ 0x3f
 8021fb2:	609a      	strmi	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8021fb4:	689a      	ldr	r2, [r3, #8]
 8021fb6:	00d0      	lsls	r0, r2, #3
 8021fb8:	f140 8090 	bpl.w	80220dc <HAL_ADC_Init+0x158>
 8021fbc:	689a      	ldr	r2, [r3, #8]
 8021fbe:	00d1      	lsls	r1, r2, #3
 8021fc0:	f100 80a3 	bmi.w	802210a <HAL_ADC_Init+0x186>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

    tmp_hal_status = HAL_ERROR;
 8021fc4:	2101      	movs	r1, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8021fc6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8021fc8:	f042 0210 	orr.w	r2, r2, #16
 8021fcc:	65a2      	str	r2, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8021fce:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8021fd0:	f042 0201 	orr.w	r2, r2, #1
 8021fd4:	65e2      	str	r2, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8021fd6:	4618      	mov	r0, r3
 8021fd8:	f7ff ffd0 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8021fdc:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8021fde:	f002 0210 	and.w	r2, r2, #16
 8021fe2:	4302      	orrs	r2, r0
 8021fe4:	f040 8097 	bne.w	8022116 <HAL_ADC_Init+0x192>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8021fe8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8021fea:	4618      	mov	r0, r3
    ADC_STATE_CLR_SET(hadc->State,
 8021fec:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8021ff0:	f042 0202 	orr.w	r2, r2, #2
 8021ff4:	65a2      	str	r2, [r4, #88]	@ 0x58
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8021ff6:	f7ff ffbd 	bl	8021f74 <LL_ADC_IsEnabled>
 8021ffa:	b978      	cbnz	r0, 802201c <HAL_ADC_Init+0x98>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8021ffc:	4849      	ldr	r0, [pc, #292]	@ (8022124 <HAL_ADC_Init+0x1a0>)
 8021ffe:	f7ff ffb9 	bl	8021f74 <LL_ADC_IsEnabled>
 8022002:	4602      	mov	r2, r0
 8022004:	4848      	ldr	r0, [pc, #288]	@ (8022128 <HAL_ADC_Init+0x1a4>)
 8022006:	f7ff ffb5 	bl	8021f74 <LL_ADC_IsEnabled>
 802200a:	4302      	orrs	r2, r0
 802200c:	d106      	bne.n	802201c <HAL_ADC_Init+0x98>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 802200e:	4847      	ldr	r0, [pc, #284]	@ (802212c <HAL_ADC_Init+0x1a8>)
 8022010:	6865      	ldr	r5, [r4, #4]
 8022012:	6882      	ldr	r2, [r0, #8]
 8022014:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8022018:	432a      	orrs	r2, r5
 802201a:	6082      	str	r2, [r0, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 802201c:	68e5      	ldr	r5, [r4, #12]
 802201e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8022020:	f894 0020 	ldrb.w	r0, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 8022024:	432a      	orrs	r2, r5
 8022026:	68a5      	ldr	r5, [r4, #8]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8022028:	2801      	cmp	r0, #1
                 hadc->Init.DataAlign                                                   |
 802202a:	ea42 0205 	orr.w	r2, r2, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 802202e:	7e65      	ldrb	r5, [r4, #25]
                 hadc->Init.DataAlign                                                   |
 8022030:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8022034:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8022038:	bf02      	ittt	eq
 802203a:	6a60      	ldreq	r0, [r4, #36]	@ 0x24
 802203c:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8022040:	ea42 4240 	orreq.w	r2, r2, r0, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8022044:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8022046:	b120      	cbz	r0, 8022052 <HAL_ADC_Init+0xce>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8022048:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 802204a:	f400 7078 	and.w	r0, r0, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 802204e:	4328      	orrs	r0, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8022050:	4302      	orrs	r2, r0
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8022052:	68dd      	ldr	r5, [r3, #12]
 8022054:	4836      	ldr	r0, [pc, #216]	@ (8022130 <HAL_ADC_Init+0x1ac>)
 8022056:	4028      	ands	r0, r5
 8022058:	4310      	orrs	r0, r2
 802205a:	60d8      	str	r0, [r3, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 802205c:	691a      	ldr	r2, [r3, #16]
 802205e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8022060:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8022064:	4302      	orrs	r2, r0
 8022066:	611a      	str	r2, [r3, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8022068:	689a      	ldr	r2, [r3, #8]
 802206a:	0712      	lsls	r2, r2, #28
 802206c:	d41e      	bmi.n	80220ac <HAL_ADC_Init+0x128>
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 802206e:	68d8      	ldr	r0, [r3, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8022070:	f894 2034 	ldrb.w	r2, [r4, #52]	@ 0x34
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8022074:	7e25      	ldrb	r5, [r4, #24]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8022076:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8022078:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
      tmp_cfgr = (
 802207c:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8022080:	f020 0002 	bic.w	r0, r0, #2
 8022084:	4302      	orrs	r2, r0
 8022086:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8022088:	f894 203c 	ldrb.w	r2, [r4, #60]	@ 0x3c
 802208c:	2a01      	cmp	r2, #1
 802208e:	d13e      	bne.n	802210e <HAL_ADC_Init+0x18a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8022090:	e9d4 2510 	ldrd	r2, r5, [r4, #64]	@ 0x40
 8022094:	6918      	ldr	r0, [r3, #16]
 8022096:	432a      	orrs	r2, r5
 8022098:	f36f 008a 	bfc	r0, #2, #9
 802209c:	4302      	orrs	r2, r0
 802209e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80220a0:	4302      	orrs	r2, r0
 80220a2:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80220a4:	4302      	orrs	r2, r0
 80220a6:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80220aa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80220ac:	6922      	ldr	r2, [r4, #16]
 80220ae:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80220b0:	bf05      	ittet	eq
 80220b2:	6b18      	ldreq	r0, [r3, #48]	@ 0x30
 80220b4:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80220b6:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80220b8:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80220bc:	bf06      	itte	eq
 80220be:	f020 000f 	biceq.w	r0, r0, #15
 80220c2:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80220c4:	f022 020f 	bicne.w	r2, r2, #15
 80220c8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80220ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80220cc:	f023 0303 	bic.w	r3, r3, #3
 80220d0:	f043 0301 	orr.w	r3, r3, #1
 80220d4:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80220d6:	4608      	mov	r0, r1
 80220d8:	b003      	add	sp, #12
 80220da:	bd30      	pop	{r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80220dc:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80220de:	4915      	ldr	r1, [pc, #84]	@ (8022134 <HAL_ADC_Init+0x1b0>)
 80220e0:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 80220e4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80220e8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80220ec:	609a      	str	r2, [r3, #8]
 80220ee:	4a12      	ldr	r2, [pc, #72]	@ (8022138 <HAL_ADC_Init+0x1b4>)
 80220f0:	6812      	ldr	r2, [r2, #0]
 80220f2:	fbb2 f2f1 	udiv	r2, r2, r1
 80220f6:	3201      	adds	r2, #1
 80220f8:	0052      	lsls	r2, r2, #1
      wait_loop_index--;
 80220fa:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 80220fc:	9a01      	ldr	r2, [sp, #4]
 80220fe:	2a00      	cmp	r2, #0
 8022100:	f43f af5c 	beq.w	8021fbc <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8022104:	9a01      	ldr	r2, [sp, #4]
 8022106:	3a01      	subs	r2, #1
 8022108:	e7f7      	b.n	80220fa <HAL_ADC_Init+0x176>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 802210a:	2100      	movs	r1, #0
 802210c:	e763      	b.n	8021fd6 <HAL_ADC_Init+0x52>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 802210e:	691a      	ldr	r2, [r3, #16]
 8022110:	f022 0201 	bic.w	r2, r2, #1
 8022114:	e7c9      	b.n	80220aa <HAL_ADC_Init+0x126>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022116:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022118:	f043 0310 	orr.w	r3, r3, #16
 802211c:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 802211e:	2101      	movs	r1, #1
 8022120:	e7d9      	b.n	80220d6 <HAL_ADC_Init+0x152>
 8022122:	bf00      	nop
 8022124:	42028000 	.word	0x42028000
 8022128:	42028100 	.word	0x42028100
 802212c:	42028300 	.word	0x42028300
 8022130:	fff04007 	.word	0xfff04007
 8022134:	00030d40 	.word	0x00030d40
 8022138:	20000000 	.word	0x20000000

0802213c <HAL_ADC_PollForConversion>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 802213c:	4a35      	ldr	r2, [pc, #212]	@ (8022214 <HAL_ADC_PollForConversion+0xd8>)
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 802213e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8022142:	6945      	ldr	r5, [r0, #20]
 8022144:	6897      	ldr	r7, [r2, #8]
 8022146:	2d08      	cmp	r5, #8
{
 8022148:	4604      	mov	r4, r0
 802214a:	460e      	mov	r6, r1
 802214c:	f007 071f 	and.w	r7, r7, #31
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8022150:	d015      	beq.n	802217e <HAL_ADC_PollForConversion+0x42>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8022152:	f240 2321 	movw	r3, #545	@ 0x221
 8022156:	40fb      	lsrs	r3, r7
 8022158:	07d9      	lsls	r1, r3, #31
 802215a:	d50b      	bpl.n	8022174 <HAL_ADC_PollForConversion+0x38>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 802215c:	6803      	ldr	r3, [r0, #0]
 802215e:	68db      	ldr	r3, [r3, #12]
 8022160:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8022164:	d00a      	beq.n	802217c <HAL_ADC_PollForConversion+0x40>
        return HAL_ERROR;
 8022166:	2001      	movs	r0, #1
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8022168:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802216a:	f043 0320 	orr.w	r3, r3, #32
 802216e:	65a3      	str	r3, [r4, #88]	@ 0x58
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8022170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8022174:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8022176:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 802217a:	e7f3      	b.n	8022164 <HAL_ADC_PollForConversion+0x28>
        tmp_Flag_End = (ADC_FLAG_EOC);
 802217c:	2504      	movs	r5, #4
  tickstart = HAL_GetTick();
 802217e:	f7ff fed1 	bl	8021f24 <HAL_GetTick>
 8022182:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8022184:	6823      	ldr	r3, [r4, #0]
 8022186:	681a      	ldr	r2, [r3, #0]
 8022188:	422a      	tst	r2, r5
 802218a:	d025      	beq.n	80221d8 <HAL_ADC_PollForConversion+0x9c>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802218c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 802218e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8022192:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8022194:	68da      	ldr	r2, [r3, #12]
 8022196:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 802219a:	d10f      	bne.n	80221bc <HAL_ADC_PollForConversion+0x80>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 802219c:	7e62      	ldrb	r2, [r4, #25]
 802219e:	b96a      	cbnz	r2, 80221bc <HAL_ADC_PollForConversion+0x80>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80221a0:	681a      	ldr	r2, [r3, #0]
 80221a2:	0716      	lsls	r6, r2, #28
 80221a4:	d50a      	bpl.n	80221bc <HAL_ADC_PollForConversion+0x80>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80221a6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80221a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80221ac:	65a2      	str	r2, [r4, #88]	@ 0x58
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80221ae:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80221b0:	04d0      	lsls	r0, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80221b2:	bf5e      	ittt	pl
 80221b4:	6da2      	ldrpl	r2, [r4, #88]	@ 0x58
 80221b6:	f042 0201 	orrpl.w	r2, r2, #1
 80221ba:	65a2      	strpl	r2, [r4, #88]	@ 0x58
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80221bc:	4a16      	ldr	r2, [pc, #88]	@ (8022218 <HAL_ADC_PollForConversion+0xdc>)
 80221be:	4293      	cmp	r3, r2
 80221c0:	d104      	bne.n	80221cc <HAL_ADC_PollForConversion+0x90>
 80221c2:	f240 2221 	movw	r2, #545	@ 0x221
 80221c6:	40fa      	lsrs	r2, r7
 80221c8:	07d1      	lsls	r1, r2, #31
 80221ca:	d51b      	bpl.n	8022204 <HAL_ADC_PollForConversion+0xc8>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80221cc:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80221ce:	2d08      	cmp	r5, #8
 80221d0:	d11b      	bne.n	802220a <HAL_ADC_PollForConversion+0xce>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80221d2:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 80221d4:	2000      	movs	r0, #0
 80221d6:	e7cb      	b.n	8022170 <HAL_ADC_PollForConversion+0x34>
    if (Timeout != HAL_MAX_DELAY)
 80221d8:	1c72      	adds	r2, r6, #1
 80221da:	d0d4      	beq.n	8022186 <HAL_ADC_PollForConversion+0x4a>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80221dc:	f7ff fea2 	bl	8021f24 <HAL_GetTick>
 80221e0:	eba0 0008 	sub.w	r0, r0, r8
 80221e4:	42b0      	cmp	r0, r6
 80221e6:	d801      	bhi.n	80221ec <HAL_ADC_PollForConversion+0xb0>
 80221e8:	2e00      	cmp	r6, #0
 80221ea:	d1cb      	bne.n	8022184 <HAL_ADC_PollForConversion+0x48>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80221ec:	6823      	ldr	r3, [r4, #0]
 80221ee:	681b      	ldr	r3, [r3, #0]
 80221f0:	402b      	ands	r3, r5
 80221f2:	d1c7      	bne.n	8022184 <HAL_ADC_PollForConversion+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80221f4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
          return HAL_TIMEOUT;
 80221f6:	2003      	movs	r0, #3
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80221f8:	f042 0204 	orr.w	r2, r2, #4
 80221fc:	65a2      	str	r2, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 80221fe:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
          return HAL_TIMEOUT;
 8022202:	e7b5      	b.n	8022170 <HAL_ADC_PollForConversion+0x34>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8022204:	4a05      	ldr	r2, [pc, #20]	@ (802221c <HAL_ADC_PollForConversion+0xe0>)
 8022206:	68d2      	ldr	r2, [r2, #12]
 8022208:	e7e1      	b.n	80221ce <HAL_ADC_PollForConversion+0x92>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 802220a:	0452      	lsls	r2, r2, #17
 802220c:	d4e2      	bmi.n	80221d4 <HAL_ADC_PollForConversion+0x98>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 802220e:	220c      	movs	r2, #12
 8022210:	601a      	str	r2, [r3, #0]
 8022212:	e7df      	b.n	80221d4 <HAL_ADC_PollForConversion+0x98>
 8022214:	42028300 	.word	0x42028300
 8022218:	42028100 	.word	0x42028100
 802221c:	42028000 	.word	0x42028000

08022220 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8022220:	6803      	ldr	r3, [r0, #0]
 8022222:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8022224:	4770      	bx	lr
	...

08022228 <HAL_ADC_ConfigChannel>:
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8022228:	2300      	movs	r3, #0
{
 802222a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 802222c:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 802222e:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 8022232:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8022234:	2b01      	cmp	r3, #1
{
 8022236:	460e      	mov	r6, r1
  __HAL_LOCK(hadc);
 8022238:	f000 81cc 	beq.w	80225d4 <HAL_ADC_ConfigChannel+0x3ac>
 802223c:	2301      	movs	r3, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 802223e:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 8022240:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8022244:	4620      	mov	r0, r4
 8022246:	f7ff fe99 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>
 802224a:	2800      	cmp	r0, #0
 802224c:	f040 81bc 	bne.w	80225c8 <HAL_ADC_ConfigChannel+0x3a0>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8022250:	680b      	ldr	r3, [r1, #0]
 8022252:	2b01      	cmp	r3, #1
 8022254:	d006      	beq.n	8022264 <HAL_ADC_ConfigChannel+0x3c>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8022256:	4abc      	ldr	r2, [pc, #752]	@ (8022548 <HAL_ADC_ConfigChannel+0x320>)
 8022258:	4293      	cmp	r3, r2
 802225a:	d10a      	bne.n	8022272 <HAL_ADC_ConfigChannel+0x4a>
 802225c:	68c9      	ldr	r1, [r1, #12]
 802225e:	4abb      	ldr	r2, [pc, #748]	@ (802254c <HAL_ADC_ConfigChannel+0x324>)
 8022260:	4291      	cmp	r1, r2
 8022262:	d106      	bne.n	8022272 <HAL_ADC_ConfigChannel+0x4a>
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8022264:	49ba      	ldr	r1, [pc, #744]	@ (8022550 <HAL_ADC_ConfigChannel+0x328>)
 8022266:	f8d1 20c8 	ldr.w	r2, [r1, #200]	@ 0xc8
 802226a:	f042 0201 	orr.w	r2, r2, #1
 802226e:	f8c1 20c8 	str.w	r2, [r1, #200]	@ 0xc8
  MODIFY_REG(*preg,
 8022272:	271f      	movs	r7, #31
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8022274:	6871      	ldr	r1, [r6, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8022276:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 802227a:	0988      	lsrs	r0, r1, #6
 802227c:	f000 000c 	and.w	r0, r0, #12
  MODIFY_REG(*preg,
 8022280:	f85c 2000 	ldr.w	r2, [ip, r0]
 8022284:	f001 011f 	and.w	r1, r1, #31
 8022288:	408f      	lsls	r7, r1
 802228a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 802228e:	ea22 0207 	bic.w	r2, r2, r7
 8022292:	408b      	lsls	r3, r1
 8022294:	4313      	orrs	r3, r2
 8022296:	f84c 3000 	str.w	r3, [ip, r0]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 802229a:	4620      	mov	r0, r4
 802229c:	f7ff fe6e 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80222a0:	68a2      	ldr	r2, [r4, #8]
 80222a2:	f002 0208 	and.w	r2, r2, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80222a6:	4302      	orrs	r2, r0
 80222a8:	d13b      	bne.n	8022322 <HAL_ADC_ConfigChannel+0xfa>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80222aa:	68b3      	ldr	r3, [r6, #8]
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80222ac:	6831      	ldr	r1, [r6, #0]
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80222ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80222b2:	d169      	bne.n	8022388 <HAL_ADC_ConfigChannel+0x160>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80222b4:	4620      	mov	r0, r4
 80222b6:	f7ff fe4d 	bl	8021f54 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80222ba:	6963      	ldr	r3, [r4, #20]
 80222bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80222c0:	6163      	str	r3, [r4, #20]

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80222c2:	6937      	ldr	r7, [r6, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80222c4:	6971      	ldr	r1, [r6, #20]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80222c6:	2f04      	cmp	r7, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80222c8:	68e0      	ldr	r0, [r4, #12]
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80222ca:	6832      	ldr	r2, [r6, #0]
 80222cc:	f104 0360 	add.w	r3, r4, #96	@ 0x60
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80222d0:	d062      	beq.n	8022398 <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80222d2:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80222d6:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 80222d8:	f853 c027 	ldr.w	ip, [r3, r7, lsl #2]
 80222dc:	4081      	lsls	r1, r0
 80222de:	489d      	ldr	r0, [pc, #628]	@ (8022554 <HAL_ADC_ConfigChannel+0x32c>)
 80222e0:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80222e4:	ea0c 0000 	and.w	r0, ip, r0
 80222e8:	4310      	orrs	r0, r2
 80222ea:	ea41 0200 	orr.w	r2, r1, r0
 80222ee:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80222f2:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80222f6:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(*preg,
 80222f8:	69b0      	ldr	r0, [r6, #24]
 80222fa:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80222fe:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8022302:	4302      	orrs	r2, r0
 8022304:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8022308:	7f31      	ldrb	r1, [r6, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 802230a:	6930      	ldr	r0, [r6, #16]
 802230c:	1e4f      	subs	r7, r1, #1
  MODIFY_REG(*preg,
 802230e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8022312:	4279      	negs	r1, r7
 8022314:	4179      	adcs	r1, r7
 8022316:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 802231a:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 802231e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8022322:	4620      	mov	r0, r4
 8022324:	f7ff fe26 	bl	8021f74 <LL_ADC_IsEnabled>
 8022328:	2800      	cmp	r0, #0
 802232a:	f040 80c6 	bne.w	80224ba <HAL_ADC_ConfigChannel+0x292>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 802232e:	68f7      	ldr	r7, [r6, #12]
 8022330:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8022332:	4a89      	ldr	r2, [pc, #548]	@ (8022558 <HAL_ADC_ConfigChannel+0x330>)
 8022334:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8022338:	f007 0c18 	and.w	ip, r7, #24
 802233c:	f3c3 0013 	ubfx	r0, r3, #0, #20
 8022340:	fa22 f20c 	lsr.w	r2, r2, ip
 8022344:	401a      	ands	r2, r3
 8022346:	ea21 0100 	bic.w	r1, r1, r0
 802234a:	430a      	orrs	r2, r1
 802234c:	f8c4 20b0 	str.w	r2, [r4, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8022350:	4a7e      	ldr	r2, [pc, #504]	@ (802254c <HAL_ADC_ConfigChannel+0x324>)
 8022352:	4297      	cmp	r7, r2
 8022354:	f040 80b1 	bne.w	80224ba <HAL_ADC_ConfigChannel+0x292>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8022358:	2800      	cmp	r0, #0
 802235a:	d17c      	bne.n	8022456 <HAL_ADC_ConfigChannel+0x22e>
 802235c:	2001      	movs	r0, #1
 802235e:	0e9a      	lsrs	r2, r3, #26
 8022360:	3201      	adds	r2, #1
 8022362:	f002 011f 	and.w	r1, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8022366:	2909      	cmp	r1, #9
 8022368:	ea4f 6282 	mov.w	r2, r2, lsl #26
 802236c:	fa01 f300 	lsl.w	r3, r1, r0
 8022370:	f240 8097 	bls.w	80224a2 <HAL_ADC_ConfigChannel+0x27a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8022374:	4088      	lsls	r0, r1
 8022376:	4419      	add	r1, r3
 8022378:	391e      	subs	r1, #30
 802237a:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 802237e:	0509      	lsls	r1, r1, #20
 8022380:	4302      	orrs	r2, r0
 8022382:	f041 7300 	orr.w	r3, r1, #33554432	@ 0x2000000
 8022386:	e092      	b.n	80224ae <HAL_ADC_ConfigChannel+0x286>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8022388:	461a      	mov	r2, r3
 802238a:	4620      	mov	r0, r4
 802238c:	f7ff fde2 	bl	8021f54 <LL_ADC_SetChannelSamplingTime>
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8022390:	6963      	ldr	r3, [r4, #20]
 8022392:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8022396:	e793      	b.n	80222c0 <HAL_ADC_ConfigChannel+0x98>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8022398:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 802239a:	6e21      	ldr	r1, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 802239c:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80223a0:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223a4:	2800      	cmp	r0, #0
 80223a6:	d139      	bne.n	802241c <HAL_ADC_ConfigChannel+0x1f4>
 80223a8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80223ac:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 80223ae:	bf02      	ittt	eq
 80223b0:	6e22      	ldreq	r2, [r4, #96]	@ 0x60
 80223b2:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80223b6:	6622      	streq	r2, [r4, #96]	@ 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80223b8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223ba:	6832      	ldr	r2, [r6, #0]
 80223bc:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80223be:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80223c2:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223c6:	2800      	cmp	r0, #0
 80223c8:	d12f      	bne.n	802242a <HAL_ADC_ConfigChannel+0x202>
 80223ca:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80223ce:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 80223d0:	bf02      	ittt	eq
 80223d2:	6e62      	ldreq	r2, [r4, #100]	@ 0x64
 80223d4:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80223d8:	6662      	streq	r2, [r4, #100]	@ 0x64
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80223da:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223dc:	6832      	ldr	r2, [r6, #0]
 80223de:	6899      	ldr	r1, [r3, #8]
 80223e0:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80223e4:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223e8:	bb30      	cbnz	r0, 8022438 <HAL_ADC_ConfigChannel+0x210>
 80223ea:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80223ee:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 80223f0:	bf02      	ittt	eq
 80223f2:	689a      	ldreq	r2, [r3, #8]
 80223f4:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80223f8:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80223fa:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80223fc:	6832      	ldr	r2, [r6, #0]
 80223fe:	68d9      	ldr	r1, [r3, #12]
 8022400:	f3c2 0013 	ubfx	r0, r2, #0, #20
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8022404:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8022408:	b9e8      	cbnz	r0, 8022446 <HAL_ADC_ConfigChannel+0x21e>
 802240a:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 802240e:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8022410:	bf02      	ittt	eq
 8022412:	68da      	ldreq	r2, [r3, #12]
 8022414:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8022418:	60da      	streq	r2, [r3, #12]
}
 802241a:	e782      	b.n	8022322 <HAL_ADC_ConfigChannel+0xfa>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802241c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8022420:	2a00      	cmp	r2, #0
 8022422:	d0c9      	beq.n	80223b8 <HAL_ADC_ConfigChannel+0x190>
  return __builtin_clz(value);
 8022424:	fab2 f282 	clz	r2, r2
 8022428:	e7c0      	b.n	80223ac <HAL_ADC_ConfigChannel+0x184>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802242a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 802242e:	2a00      	cmp	r2, #0
 8022430:	d0d3      	beq.n	80223da <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8022432:	fab2 f282 	clz	r2, r2
 8022436:	e7ca      	b.n	80223ce <HAL_ADC_ConfigChannel+0x1a6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022438:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 802243c:	2a00      	cmp	r2, #0
 802243e:	d0dc      	beq.n	80223fa <HAL_ADC_ConfigChannel+0x1d2>
  return __builtin_clz(value);
 8022440:	fab2 f282 	clz	r2, r2
 8022444:	e7d3      	b.n	80223ee <HAL_ADC_ConfigChannel+0x1c6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022446:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 802244a:	2a00      	cmp	r2, #0
 802244c:	f43f af69 	beq.w	8022322 <HAL_ADC_ConfigChannel+0xfa>
  return __builtin_clz(value);
 8022450:	fab2 f282 	clz	r2, r2
 8022454:	e7db      	b.n	802240e <HAL_ADC_ConfigChannel+0x1e6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8022456:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 802245a:	b132      	cbz	r2, 802246a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 802245c:	fab2 f182 	clz	r1, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8022460:	1c48      	adds	r0, r1, #1
 8022462:	f000 001f 	and.w	r0, r0, #31
 8022466:	2809      	cmp	r0, #9
 8022468:	d831      	bhi.n	80224ce <HAL_ADC_ConfigChannel+0x2a6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 802246a:	fa93 f1a3 	rbit	r1, r3
 802246e:	fa93 f0a3 	rbit	r0, r3
 8022472:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 8022476:	fab1 f181 	clz	r1, r1
 802247a:	fab0 f080 	clz	r0, r0
 802247e:	fab3 f383 	clz	r3, r3
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8022482:	2201      	movs	r2, #1
 8022484:	3101      	adds	r1, #1
 8022486:	3001      	adds	r0, #1
 8022488:	0689      	lsls	r1, r1, #26
 802248a:	f000 001f 	and.w	r0, r0, #31
 802248e:	3301      	adds	r3, #1
 8022490:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8022494:	4082      	lsls	r2, r0
 8022496:	f003 031f 	and.w	r3, r3, #31
 802249a:	430a      	orrs	r2, r1
 802249c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80224a0:	e004      	b.n	80224ac <HAL_ADC_ConfigChannel+0x284>
 80224a2:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80224a6:	4088      	lsls	r0, r1
 80224a8:	4302      	orrs	r2, r0
 80224aa:	440b      	add	r3, r1
 80224ac:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80224ae:	ea43 0102 	orr.w	r1, r3, r2
 80224b2:	4620      	mov	r0, r4
 80224b4:	68b2      	ldr	r2, [r6, #8]
 80224b6:	f7ff fd4d 	bl	8021f54 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80224ba:	6832      	ldr	r2, [r6, #0]
 80224bc:	4b27      	ldr	r3, [pc, #156]	@ (802255c <HAL_ADC_ConfigChannel+0x334>)
 80224be:	421a      	tst	r2, r3
 80224c0:	d121      	bne.n	8022506 <HAL_ADC_ConfigChannel+0x2de>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80224c2:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80224c4:	2300      	movs	r3, #0
 80224c6:	f885 3054 	strb.w	r3, [r5, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 80224ca:	b003      	add	sp, #12
 80224cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80224ce:	1c48      	adds	r0, r1, #1
 80224d0:	fab2 f182 	clz	r1, r2
 80224d4:	2201      	movs	r2, #1
 80224d6:	3101      	adds	r1, #1
 80224d8:	f001 011f 	and.w	r1, r1, #31
 80224dc:	408a      	lsls	r2, r1
 80224de:	0680      	lsls	r0, r0, #26
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80224e0:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 80224e4:	fab1 f181 	clz	r1, r1
 80224e8:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80224ec:	2303      	movs	r3, #3
 80224ee:	4302      	orrs	r2, r0
 80224f0:	f06f 001d 	mvn.w	r0, #29
 80224f4:	3101      	adds	r1, #1
 80224f6:	f001 011f 	and.w	r1, r1, #31
 80224fa:	fb13 0301 	smlabb	r3, r3, r1, r0
 80224fe:	051b      	lsls	r3, r3, #20
 8022500:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8022504:	e7d3      	b.n	80224ae <HAL_ADC_ConfigChannel+0x286>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8022506:	4b16      	ldr	r3, [pc, #88]	@ (8022560 <HAL_ADC_ConfigChannel+0x338>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8022508:	4e16      	ldr	r6, [pc, #88]	@ (8022564 <HAL_ADC_ConfigChannel+0x33c>)
 802250a:	6899      	ldr	r1, [r3, #8]
 802250c:	42b2      	cmp	r2, r6
 802250e:	f001 70e0 	and.w	r0, r1, #29360128	@ 0x1c00000
 8022512:	d12d      	bne.n	8022570 <HAL_ADC_ConfigChannel+0x348>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8022514:	020e      	lsls	r6, r1, #8
 8022516:	d4d4      	bmi.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8022518:	4a0d      	ldr	r2, [pc, #52]	@ (8022550 <HAL_ADC_ConfigChannel+0x328>)
 802251a:	4294      	cmp	r4, r2
 802251c:	d1d1      	bne.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 802251e:	689a      	ldr	r2, [r3, #8]
 8022520:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8022524:	4302      	orrs	r2, r0
 8022526:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 802252a:	609a      	str	r2, [r3, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 802252c:	4b0e      	ldr	r3, [pc, #56]	@ (8022568 <HAL_ADC_ConfigChannel+0x340>)
 802252e:	4a0f      	ldr	r2, [pc, #60]	@ (802256c <HAL_ADC_ConfigChannel+0x344>)
 8022530:	681b      	ldr	r3, [r3, #0]
 8022532:	fbb3 f3f2 	udiv	r3, r3, r2
 8022536:	3301      	adds	r3, #1
 8022538:	005b      	lsls	r3, r3, #1
            wait_loop_index--;
 802253a:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 802253c:	9b01      	ldr	r3, [sp, #4]
 802253e:	2b00      	cmp	r3, #0
 8022540:	d0bf      	beq.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
            wait_loop_index--;
 8022542:	9b01      	ldr	r3, [sp, #4]
 8022544:	3b01      	subs	r3, #1
 8022546:	e7f8      	b.n	802253a <HAL_ADC_ConfigChannel+0x312>
 8022548:	04300002 	.word	0x04300002
 802254c:	407f0000 	.word	0x407f0000
 8022550:	42028000 	.word	0x42028000
 8022554:	03fff000 	.word	0x03fff000
 8022558:	000fffff 	.word	0x000fffff
 802255c:	80080000 	.word	0x80080000
 8022560:	42028300 	.word	0x42028300
 8022564:	c3210000 	.word	0xc3210000
 8022568:	20000000 	.word	0x20000000
 802256c:	00030d40 	.word	0x00030d40
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8022570:	4e19      	ldr	r6, [pc, #100]	@ (80225d8 <HAL_ADC_ConfigChannel+0x3b0>)
 8022572:	42b2      	cmp	r2, r6
 8022574:	d10c      	bne.n	8022590 <HAL_ADC_ConfigChannel+0x368>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8022576:	01c9      	lsls	r1, r1, #7
 8022578:	d4a3      	bmi.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 802257a:	4a18      	ldr	r2, [pc, #96]	@ (80225dc <HAL_ADC_ConfigChannel+0x3b4>)
 802257c:	4294      	cmp	r4, r2
 802257e:	d1a0      	bne.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
 8022580:	689a      	ldr	r2, [r3, #8]
 8022582:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8022586:	4302      	orrs	r2, r0
 8022588:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 802258c:	609a      	str	r2, [r3, #8]
}
 802258e:	e798      	b.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8022590:	4e13      	ldr	r6, [pc, #76]	@ (80225e0 <HAL_ADC_ConfigChannel+0x3b8>)
 8022592:	42b2      	cmp	r2, r6
 8022594:	d10b      	bne.n	80225ae <HAL_ADC_ConfigChannel+0x386>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8022596:	024a      	lsls	r2, r1, #9
 8022598:	d493      	bmi.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
        if (ADC_VREFINT_INSTANCE(hadc))
 802259a:	4a12      	ldr	r2, [pc, #72]	@ (80225e4 <HAL_ADC_ConfigChannel+0x3bc>)
 802259c:	4294      	cmp	r4, r2
 802259e:	d190      	bne.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80225a0:	689a      	ldr	r2, [r3, #8]
 80225a2:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80225a6:	4302      	orrs	r2, r0
 80225a8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80225ac:	e7ee      	b.n	802258c <HAL_ADC_ConfigChannel+0x364>
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 80225ae:	4b0e      	ldr	r3, [pc, #56]	@ (80225e8 <HAL_ADC_ConfigChannel+0x3c0>)
 80225b0:	429a      	cmp	r2, r3
 80225b2:	d186      	bne.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
        if (ADC_VDDCORE_INSTANCE(hadc))
 80225b4:	4b0b      	ldr	r3, [pc, #44]	@ (80225e4 <HAL_ADC_ConfigChannel+0x3bc>)
 80225b6:	429c      	cmp	r4, r3
 80225b8:	d083      	beq.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80225ba:	f8d4 30c8 	ldr.w	r3, [r4, #200]	@ 0xc8
 80225be:	f043 0301 	orr.w	r3, r3, #1
 80225c2:	f8c4 30c8 	str.w	r3, [r4, #200]	@ 0xc8
}
 80225c6:	e77c      	b.n	80224c2 <HAL_ADC_ConfigChannel+0x29a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80225c8:	6daa      	ldr	r2, [r5, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80225ca:	4618      	mov	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80225cc:	f042 0220 	orr.w	r2, r2, #32
 80225d0:	65aa      	str	r2, [r5, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80225d2:	e777      	b.n	80224c4 <HAL_ADC_ConfigChannel+0x29c>
  __HAL_LOCK(hadc);
 80225d4:	2002      	movs	r0, #2
 80225d6:	e778      	b.n	80224ca <HAL_ADC_ConfigChannel+0x2a2>
 80225d8:	43290000 	.word	0x43290000
 80225dc:	42028100 	.word	0x42028100
 80225e0:	c7520000 	.word	0xc7520000
 80225e4:	42028000 	.word	0x42028000
 80225e8:	475a0000 	.word	0x475a0000

080225ec <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80225ec:	6803      	ldr	r3, [r0, #0]
{
 80225ee:	b570      	push	{r4, r5, r6, lr}
 80225f0:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80225f2:	4618      	mov	r0, r3
 80225f4:	f7ff fcc2 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80225f8:	689a      	ldr	r2, [r3, #8]
 80225fa:	f002 0208 	and.w	r2, r2, #8
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80225fe:	4302      	orrs	r2, r0
 8022600:	d101      	bne.n	8022606 <ADC_ConversionStop+0x1a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8022602:	2000      	movs	r0, #0
}
 8022604:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8022606:	68da      	ldr	r2, [r3, #12]
 8022608:	0192      	lsls	r2, r2, #6
 802260a:	d53a      	bpl.n	8022682 <ADC_ConversionStop+0x96>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 802260c:	f240 1201 	movw	r2, #257	@ 0x101
 8022610:	8b20      	ldrh	r0, [r4, #24]
 8022612:	4290      	cmp	r0, r2
 8022614:	d135      	bne.n	8022682 <ADC_ConversionStop+0x96>
 8022616:	4a27      	ldr	r2, [pc, #156]	@ (80226b4 <ADC_ConversionStop+0xc8>)
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8022618:	6819      	ldr	r1, [r3, #0]
 802261a:	064e      	lsls	r6, r1, #25
 802261c:	d525      	bpl.n	802266a <ADC_ConversionStop+0x7e>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 802261e:	2240      	movs	r2, #64	@ 0x40
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8022620:	2101      	movs	r1, #1
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8022622:	601a      	str	r2, [r3, #0]
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8022624:	4618      	mov	r0, r3
 8022626:	f7ff fca9 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>
 802262a:	b150      	cbz	r0, 8022642 <ADC_ConversionStop+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 802262c:	689a      	ldr	r2, [r3, #8]
 802262e:	0795      	lsls	r5, r2, #30
 8022630:	d407      	bmi.n	8022642 <ADC_ConversionStop+0x56>
  MODIFY_REG(ADCx->CR,
 8022632:	689a      	ldr	r2, [r3, #8]
 8022634:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8022638:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 802263c:	f042 0210 	orr.w	r2, r2, #16
 8022640:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8022642:	2901      	cmp	r1, #1
 8022644:	d11f      	bne.n	8022686 <ADC_ConversionStop+0x9a>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8022646:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8022648:	f7ff fc6c 	bl	8021f24 <HAL_GetTick>
 802264c:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 802264e:	6823      	ldr	r3, [r4, #0]
 8022650:	689b      	ldr	r3, [r3, #8]
 8022652:	422b      	tst	r3, r5
 8022654:	d0d5      	beq.n	8022602 <ADC_ConversionStop+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8022656:	f7ff fc65 	bl	8021f24 <HAL_GetTick>
 802265a:	1b80      	subs	r0, r0, r6
 802265c:	2805      	cmp	r0, #5
 802265e:	d9f6      	bls.n	802264e <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8022660:	6823      	ldr	r3, [r4, #0]
 8022662:	689b      	ldr	r3, [r3, #8]
 8022664:	422b      	tst	r3, r5
 8022666:	d0f2      	beq.n	802264e <ADC_ConversionStop+0x62>
 8022668:	e001      	b.n	802266e <ADC_ConversionStop+0x82>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 802266a:	3a01      	subs	r2, #1
 802266c:	d1d4      	bne.n	8022618 <ADC_ConversionStop+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 802266e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 8022670:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022672:	f043 0310 	orr.w	r3, r3, #16
 8022676:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8022678:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 802267a:	f043 0301 	orr.w	r3, r3, #1
 802267e:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8022680:	e7c0      	b.n	8022604 <ADC_ConversionStop+0x18>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8022682:	2902      	cmp	r1, #2
 8022684:	d1ce      	bne.n	8022624 <ADC_ConversionStop+0x38>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8022686:	689a      	ldr	r2, [r3, #8]
 8022688:	0710      	lsls	r0, r2, #28
 802268a:	d50a      	bpl.n	80226a2 <ADC_ConversionStop+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 802268c:	689a      	ldr	r2, [r3, #8]
 802268e:	0792      	lsls	r2, r2, #30
 8022690:	d407      	bmi.n	80226a2 <ADC_ConversionStop+0xb6>
  MODIFY_REG(ADCx->CR,
 8022692:	689a      	ldr	r2, [r3, #8]
 8022694:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8022698:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 802269c:	f042 0220 	orr.w	r2, r2, #32
 80226a0:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80226a2:	2902      	cmp	r1, #2
 80226a4:	d003      	beq.n	80226ae <ADC_ConversionStop+0xc2>
 80226a6:	2903      	cmp	r1, #3
 80226a8:	d1cd      	bne.n	8022646 <ADC_ConversionStop+0x5a>
 80226aa:	250c      	movs	r5, #12
 80226ac:	e7cc      	b.n	8022648 <ADC_ConversionStop+0x5c>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80226ae:	2508      	movs	r5, #8
 80226b0:	e7ca      	b.n	8022648 <ADC_ConversionStop+0x5c>
 80226b2:	bf00      	nop
 80226b4:	a3400001 	.word	0xa3400001

080226b8 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80226b8:	2300      	movs	r3, #0
{
 80226ba:	b573      	push	{r0, r1, r4, r5, r6, lr}

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80226bc:	6802      	ldr	r2, [r0, #0]
{
 80226be:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80226c0:	4610      	mov	r0, r2
  __IO uint32_t wait_loop_index = 0UL;
 80226c2:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80226c4:	f7ff fc56 	bl	8021f74 <LL_ADC_IsEnabled>
 80226c8:	b110      	cbz	r0, 80226d0 <ADC_Enable+0x18>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80226ca:	2000      	movs	r0, #0
}
 80226cc:	b002      	add	sp, #8
 80226ce:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80226d0:	6891      	ldr	r1, [r2, #8]
 80226d2:	4b21      	ldr	r3, [pc, #132]	@ (8022758 <ADC_Enable+0xa0>)
 80226d4:	4219      	tst	r1, r3
 80226d6:	d009      	beq.n	80226ec <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80226d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 80226da:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80226dc:	f043 0310 	orr.w	r3, r3, #16
 80226e0:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80226e2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80226e4:	f043 0301 	orr.w	r3, r3, #1
 80226e8:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80226ea:	e7ef      	b.n	80226cc <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 80226ec:	6893      	ldr	r3, [r2, #8]
 80226ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80226f2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80226f6:	f043 0301 	orr.w	r3, r3, #1
 80226fa:	6093      	str	r3, [r2, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80226fc:	4b17      	ldr	r3, [pc, #92]	@ (802275c <ADC_Enable+0xa4>)
 80226fe:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8022700:	0219      	lsls	r1, r3, #8
 8022702:	d41a      	bmi.n	802273a <ADC_Enable+0x82>
    tickstart = HAL_GetTick();
 8022704:	f7ff fc0e 	bl	8021f24 <HAL_GetTick>
 8022708:	4605      	mov	r5, r0
  MODIFY_REG(ADCx->CR,
 802270a:	4e15      	ldr	r6, [pc, #84]	@ (8022760 <ADC_Enable+0xa8>)
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 802270c:	6822      	ldr	r2, [r4, #0]
 802270e:	6813      	ldr	r3, [r2, #0]
 8022710:	07db      	lsls	r3, r3, #31
 8022712:	d4da      	bmi.n	80226ca <ADC_Enable+0x12>
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8022714:	4610      	mov	r0, r2
 8022716:	f7ff fc2d 	bl	8021f74 <LL_ADC_IsEnabled>
 802271a:	b920      	cbnz	r0, 8022726 <ADC_Enable+0x6e>
 802271c:	6893      	ldr	r3, [r2, #8]
 802271e:	4033      	ands	r3, r6
 8022720:	f043 0301 	orr.w	r3, r3, #1
 8022724:	6093      	str	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8022726:	f7ff fbfd 	bl	8021f24 <HAL_GetTick>
 802272a:	1b40      	subs	r0, r0, r5
 802272c:	2802      	cmp	r0, #2
 802272e:	d9ed      	bls.n	802270c <ADC_Enable+0x54>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8022730:	6823      	ldr	r3, [r4, #0]
 8022732:	681b      	ldr	r3, [r3, #0]
 8022734:	07da      	lsls	r2, r3, #31
 8022736:	d4e9      	bmi.n	802270c <ADC_Enable+0x54>
 8022738:	e7ce      	b.n	80226d8 <ADC_Enable+0x20>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 802273a:	4b0a      	ldr	r3, [pc, #40]	@ (8022764 <ADC_Enable+0xac>)
 802273c:	4a0a      	ldr	r2, [pc, #40]	@ (8022768 <ADC_Enable+0xb0>)
 802273e:	681b      	ldr	r3, [r3, #0]
 8022740:	fbb3 f3f2 	udiv	r3, r3, r2
 8022744:	3301      	adds	r3, #1
 8022746:	005b      	lsls	r3, r3, #1
        wait_loop_index--;
 8022748:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 802274a:	9b01      	ldr	r3, [sp, #4]
 802274c:	2b00      	cmp	r3, #0
 802274e:	d0d9      	beq.n	8022704 <ADC_Enable+0x4c>
        wait_loop_index--;
 8022750:	9b01      	ldr	r3, [sp, #4]
 8022752:	3b01      	subs	r3, #1
 8022754:	e7f8      	b.n	8022748 <ADC_Enable+0x90>
 8022756:	bf00      	nop
 8022758:	8000003f 	.word	0x8000003f
 802275c:	42028300 	.word	0x42028300
 8022760:	7fffffc0 	.word	0x7fffffc0
 8022764:	20000000 	.word	0x20000000
 8022768:	00030d40 	.word	0x00030d40

0802276c <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 802276c:	4b34      	ldr	r3, [pc, #208]	@ (8022840 <HAL_ADC_Start+0xd4>)
{
 802276e:	b570      	push	{r4, r5, r6, lr}
 8022770:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8022772:	6800      	ldr	r0, [r0, #0]
 8022774:	689e      	ldr	r6, [r3, #8]
 8022776:	f7ff fc01 	bl	8021f7c <LL_ADC_REG_IsConversionOngoing>
 802277a:	4605      	mov	r5, r0
 802277c:	2800      	cmp	r0, #0
 802277e:	d15c      	bne.n	802283a <HAL_ADC_Start+0xce>
    __HAL_LOCK(hadc);
 8022780:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8022784:	2b01      	cmp	r3, #1
 8022786:	d058      	beq.n	802283a <HAL_ADC_Start+0xce>
 8022788:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 802278a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 802278c:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    tmp_hal_status = ADC_Enable(hadc);
 8022790:	f7ff ff92 	bl	80226b8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8022794:	2800      	cmp	r0, #0
 8022796:	d14d      	bne.n	8022834 <HAL_ADC_Start+0xc8>
      ADC_STATE_CLR_SET(hadc->State,
 8022798:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 802279a:	4a2a      	ldr	r2, [pc, #168]	@ (8022844 <HAL_ADC_Start+0xd8>)
      ADC_STATE_CLR_SET(hadc->State,
 802279c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80227a0:	f023 0301 	bic.w	r3, r3, #1
 80227a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80227a8:	65a3      	str	r3, [r4, #88]	@ 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80227aa:	6823      	ldr	r3, [r4, #0]
 80227ac:	f006 011f 	and.w	r1, r6, #31
 80227b0:	4293      	cmp	r3, r2
 80227b2:	d12d      	bne.n	8022810 <HAL_ADC_Start+0xa4>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80227b4:	bb71      	cbnz	r1, 8022814 <HAL_ADC_Start+0xa8>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80227b6:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80227ba:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 80227bc:	f425 1580 	bic.w	r5, r5, #1048576	@ 0x100000
 80227c0:	65a5      	str	r5, [r4, #88]	@ 0x58
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80227c2:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 80227c4:	f415 5580 	ands.w	r5, r5, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80227c8:	bf1c      	itt	ne
 80227ca:	6de5      	ldrne	r5, [r4, #92]	@ 0x5c
 80227cc:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80227d0:	65e5      	str	r5, [r4, #92]	@ 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80227d2:	251c      	movs	r5, #28
 80227d4:	601d      	str	r5, [r3, #0]
      __HAL_UNLOCK(hadc);
 80227d6:	2500      	movs	r5, #0
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80227d8:	4293      	cmp	r3, r2
      __HAL_UNLOCK(hadc);
 80227da:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80227de:	d005      	beq.n	80227ec <HAL_ADC_Start+0x80>
 80227e0:	f240 2521 	movw	r5, #545	@ 0x221
 80227e4:	fa25 f101 	lsr.w	r1, r5, r1
 80227e8:	07c9      	lsls	r1, r1, #31
 80227ea:	d515      	bpl.n	8022818 <HAL_ADC_Start+0xac>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80227ec:	68da      	ldr	r2, [r3, #12]
 80227ee:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80227f0:	bf41      	itttt	mi
 80227f2:	6da2      	ldrmi	r2, [r4, #88]	@ 0x58
 80227f4:	f422 5240 	bicmi.w	r2, r2, #12288	@ 0x3000
 80227f8:	f442 5280 	orrmi.w	r2, r2, #4096	@ 0x1000
 80227fc:	65a2      	strmi	r2, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 80227fe:	689a      	ldr	r2, [r3, #8]
 8022800:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8022804:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8022808:	f042 0204 	orr.w	r2, r2, #4
 802280c:	609a      	str	r2, [r3, #8]
}
 802280e:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8022810:	461a      	mov	r2, r3
 8022812:	e7d2      	b.n	80227ba <HAL_ADC_Start+0x4e>
 8022814:	4a0c      	ldr	r2, [pc, #48]	@ (8022848 <HAL_ADC_Start+0xdc>)
 8022816:	e7d4      	b.n	80227c2 <HAL_ADC_Start+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8022818:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802281a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802281e:	65a3      	str	r3, [r4, #88]	@ 0x58
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8022820:	68d3      	ldr	r3, [r2, #12]
 8022822:	019b      	lsls	r3, r3, #6
 8022824:	d5f3      	bpl.n	802280e <HAL_ADC_Start+0xa2>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8022826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022828:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 802282c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8022830:	65a3      	str	r3, [r4, #88]	@ 0x58
 8022832:	e7ec      	b.n	802280e <HAL_ADC_Start+0xa2>
      __HAL_UNLOCK(hadc);
 8022834:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 8022838:	e7e9      	b.n	802280e <HAL_ADC_Start+0xa2>
    __HAL_LOCK(hadc);
 802283a:	2002      	movs	r0, #2
 802283c:	e7e7      	b.n	802280e <HAL_ADC_Start+0xa2>
 802283e:	bf00      	nop
 8022840:	42028300 	.word	0x42028300
 8022844:	42028100 	.word	0x42028100
 8022848:	42028000 	.word	0x42028000

0802284c <ADC_Disable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 802284c:	6802      	ldr	r2, [r0, #0]
{
 802284e:	b538      	push	{r3, r4, r5, lr}
 8022850:	4604      	mov	r4, r0

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8022852:	4610      	mov	r0, r2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8022854:	6893      	ldr	r3, [r2, #8]
 8022856:	f7ff fb8d 	bl	8021f74 <LL_ADC_IsEnabled>
 802285a:	b908      	cbnz	r0, 8022860 <ADC_Disable+0x14>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 802285c:	2000      	movs	r0, #0
}
 802285e:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 8022860:	0799      	lsls	r1, r3, #30
 8022862:	d4fb      	bmi.n	802285c <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8022864:	6893      	ldr	r3, [r2, #8]
 8022866:	f003 030d 	and.w	r3, r3, #13
 802286a:	2b01      	cmp	r3, #1
 802286c:	d119      	bne.n	80228a2 <ADC_Disable+0x56>
  MODIFY_REG(ADCx->CR,
 802286e:	6893      	ldr	r3, [r2, #8]
 8022870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8022874:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8022878:	f043 0302 	orr.w	r3, r3, #2
 802287c:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 802287e:	2303      	movs	r3, #3
 8022880:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8022882:	f7ff fb4f 	bl	8021f24 <HAL_GetTick>
 8022886:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8022888:	6823      	ldr	r3, [r4, #0]
 802288a:	689b      	ldr	r3, [r3, #8]
 802288c:	07db      	lsls	r3, r3, #31
 802288e:	d5e5      	bpl.n	802285c <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8022890:	f7ff fb48 	bl	8021f24 <HAL_GetTick>
 8022894:	1b40      	subs	r0, r0, r5
 8022896:	2802      	cmp	r0, #2
 8022898:	d9f6      	bls.n	8022888 <ADC_Disable+0x3c>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 802289a:	6823      	ldr	r3, [r4, #0]
 802289c:	689b      	ldr	r3, [r3, #8]
 802289e:	07da      	lsls	r2, r3, #31
 80228a0:	d5f2      	bpl.n	8022888 <ADC_Disable+0x3c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80228a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 80228a4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80228a6:	f043 0310 	orr.w	r3, r3, #16
 80228aa:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80228ac:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80228ae:	f043 0301 	orr.w	r3, r3, #1
 80228b2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 80228b4:	e7d3      	b.n	802285e <ADC_Disable+0x12>

080228b6 <HAL_ADC_Stop>:
{
 80228b6:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80228b8:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80228bc:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80228be:	2b01      	cmp	r3, #1
 80228c0:	d016      	beq.n	80228f0 <HAL_ADC_Stop+0x3a>
 80228c2:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80228c4:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 80228c6:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80228ca:	f7ff fe8f 	bl	80225ec <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80228ce:	b958      	cbnz	r0, 80228e8 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 80228d0:	4620      	mov	r0, r4
 80228d2:	f7ff ffbb 	bl	802284c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80228d6:	b938      	cbnz	r0, 80228e8 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 80228d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80228da:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80228de:	f023 0301 	bic.w	r3, r3, #1
 80228e2:	f043 0301 	orr.w	r3, r3, #1
 80228e6:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80228e8:	2300      	movs	r3, #0
 80228ea:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 80228ee:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80228f0:	2002      	movs	r0, #2
 80228f2:	e7fc      	b.n	80228ee <HAL_ADC_Stop+0x38>

080228f4 <HAL_ADCEx_Calibration_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80228f4:	2300      	movs	r3, #0
{
 80228f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80228f8:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80228fa:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80228fe:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8022900:	2b01      	cmp	r3, #1
{
 8022902:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 8022904:	d03d      	beq.n	8022982 <HAL_ADCEx_Calibration_Start+0x8e>
 8022906:	2301      	movs	r3, #1
 8022908:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 802290c:	f7ff ff9e 	bl	802284c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8022910:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 8022912:	2800      	cmp	r0, #0
 8022914:	d132      	bne.n	802297c <HAL_ADCEx_Calibration_Start+0x88>
    ADC_STATE_CLR_SET(hadc->State,
 8022916:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 802291a:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 802291e:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8022920:	f043 0302 	orr.w	r3, r3, #2
 8022924:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 8022926:	6893      	ldr	r3, [r2, #8]
 8022928:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 802292c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8022930:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8022934:	432b      	orrs	r3, r5
 8022936:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 802293a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 802293c:	6893      	ldr	r3, [r2, #8]
 802293e:	2b00      	cmp	r3, #0
 8022940:	da12      	bge.n	8022968 <HAL_ADCEx_Calibration_Start+0x74>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
 8022942:	9b01      	ldr	r3, [sp, #4]
 8022944:	3301      	adds	r3, #1
 8022946:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8022948:	9901      	ldr	r1, [sp, #4]
 802294a:	4b0f      	ldr	r3, [pc, #60]	@ (8022988 <HAL_ADCEx_Calibration_Start+0x94>)
 802294c:	4299      	cmp	r1, r3
 802294e:	d3f5      	bcc.n	802293c <HAL_ADCEx_Calibration_Start+0x48>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8022950:	6da3      	ldr	r3, [r4, #88]	@ 0x58
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);

        return HAL_ERROR;
 8022952:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8022954:	f023 0312 	bic.w	r3, r3, #18
 8022958:	f043 0310 	orr.w	r3, r3, #16
 802295c:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 802295e:	2300      	movs	r3, #0
 8022960:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8022964:	b003      	add	sp, #12
 8022966:	bd30      	pop	{r4, r5, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8022968:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802296a:	f023 0303 	bic.w	r3, r3, #3
 802296e:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8022972:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8022974:	2300      	movs	r3, #0
 8022976:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return tmp_hal_status;
 802297a:	e7f3      	b.n	8022964 <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 802297c:	f043 0310 	orr.w	r3, r3, #16
 8022980:	e7f7      	b.n	8022972 <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 8022982:	2002      	movs	r0, #2
 8022984:	e7ee      	b.n	8022964 <HAL_ADCEx_Calibration_Start+0x70>
 8022986:	bf00      	nop
 8022988:	25c3f800 	.word	0x25c3f800

0802298c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802298c:	4907      	ldr	r1, [pc, #28]	@ (80229ac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802298e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8022990:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8022992:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8022996:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 802299a:	0412      	lsls	r2, r2, #16
 802299c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802299e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80229a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80229a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80229a8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80229aa:	4770      	bx	lr
 80229ac:	e000ed00 	.word	0xe000ed00

080229b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80229b0:	4b15      	ldr	r3, [pc, #84]	@ (8022a08 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80229b2:	b530      	push	{r4, r5, lr}
 80229b4:	68dc      	ldr	r4, [r3, #12]
 80229b6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80229ba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80229be:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80229c0:	2b04      	cmp	r3, #4
 80229c2:	bf28      	it	cs
 80229c4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80229c6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80229c8:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80229cc:	bf94      	ite	ls
 80229ce:	2400      	movls	r4, #0
 80229d0:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80229d2:	fa05 f303 	lsl.w	r3, r5, r3
 80229d6:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80229da:	40a5      	lsls	r5, r4
 80229dc:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80229e0:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 80229e2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80229e4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80229e8:	bfac      	ite	ge
 80229ea:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80229ee:	4a07      	ldrlt	r2, [pc, #28]	@ (8022a0c <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80229f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80229f4:	b2db      	uxtb	r3, r3
 80229f6:	bfab      	itete	ge
 80229f8:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80229fc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022a00:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022a04:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8022a06:	bd30      	pop	{r4, r5, pc}
 8022a08:	e000ed00 	.word	0xe000ed00
 8022a0c:	e000ed14 	.word	0xe000ed14

08022a10 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8022a10:	2800      	cmp	r0, #0
 8022a12:	db07      	blt.n	8022a24 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8022a14:	2301      	movs	r3, #1
 8022a16:	0941      	lsrs	r1, r0, #5
 8022a18:	4a03      	ldr	r2, [pc, #12]	@ (8022a28 <HAL_NVIC_EnableIRQ+0x18>)
 8022a1a:	f000 001f 	and.w	r0, r0, #31
 8022a1e:	4083      	lsls	r3, r0
 8022a20:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8022a24:	4770      	bx	lr
 8022a26:	bf00      	nop
 8022a28:	e000e100 	.word	0xe000e100

08022a2c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8022a2c:	2800      	cmp	r0, #0
 8022a2e:	db0c      	blt.n	8022a4a <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8022a30:	2201      	movs	r2, #1
 8022a32:	4906      	ldr	r1, [pc, #24]	@ (8022a4c <HAL_NVIC_DisableIRQ+0x20>)
 8022a34:	0943      	lsrs	r3, r0, #5
 8022a36:	f000 001f 	and.w	r0, r0, #31
 8022a3a:	4082      	lsls	r2, r0
 8022a3c:	3320      	adds	r3, #32
 8022a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8022a42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8022a46:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8022a4a:	4770      	bx	lr
 8022a4c:	e000e100 	.word	0xe000e100

08022a50 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8022a50:	3801      	subs	r0, #1
 8022a52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8022a56:	bf3f      	itttt	cc
 8022a58:	f04f 23e0 	movcc.w	r3, #3758153728	@ 0xe000e000
 8022a5c:	6158      	strcc	r0, [r3, #20]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8022a5e:	2000      	movcc	r0, #0
 8022a60:	6198      	strcc	r0, [r3, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8022a62:	bf37      	itett	cc
 8022a64:	691a      	ldrcc	r2, [r3, #16]
    return (1UL);
 8022a66:	2001      	movcs	r0, #1
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8022a68:	f042 0203 	orrcc.w	r2, r2, #3
 8022a6c:	611a      	strcc	r2, [r3, #16]

  /* Function successful */
  return (0UL);
}
 8022a6e:	4770      	bx	lr

08022a70 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8022a70:	2804      	cmp	r0, #4
 8022a72:	d818      	bhi.n	8022aa6 <HAL_SYSTICK_CLKSourceConfig+0x36>
 8022a74:	e8df f000 	tbb	[pc, r0]
 8022a78:	1726180a 	.word	0x1726180a
 8022a7c:	03          	.byte	0x03
 8022a7d:	00          	.byte	0x00
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a7e:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a82:	6913      	ldr	r3, [r2, #16]
 8022a84:	f043 0304 	orr.w	r3, r3, #4
 8022a88:	6113      	str	r3, [r2, #16]
      break;
 8022a8a:	4770      	bx	lr
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022a8c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022a90:	6913      	ldr	r3, [r2, #16]
 8022a92:	f023 0304 	bic.w	r3, r3, #4
 8022a96:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8022a98:	4a11      	ldr	r2, [pc, #68]	@ (8022ae0 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022a9a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022a9e:	f023 030c 	bic.w	r3, r3, #12
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8022aa2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8022aa6:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022aa8:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022aac:	6913      	ldr	r3, [r2, #16]
 8022aae:	f023 0304 	bic.w	r3, r3, #4
 8022ab2:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8022ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8022ae0 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022ab6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022aba:	f023 030c 	bic.w	r3, r3, #12
 8022abe:	f043 0304 	orr.w	r3, r3, #4
 8022ac2:	e7ee      	b.n	8022aa2 <HAL_SYSTICK_CLKSourceConfig+0x32>
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022ac4:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8022ac8:	6913      	ldr	r3, [r2, #16]
 8022aca:	f023 0304 	bic.w	r3, r3, #4
 8022ace:	6113      	str	r3, [r2, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8022ad0:	4a03      	ldr	r2, [pc, #12]	@ (8022ae0 <HAL_SYSTICK_CLKSourceConfig+0x70>)
 8022ad2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8022ad6:	f023 030c 	bic.w	r3, r3, #12
 8022ada:	f043 0308 	orr.w	r3, r3, #8
 8022ade:	e7e0      	b.n	8022aa2 <HAL_SYSTICK_CLKSourceConfig+0x32>
 8022ae0:	44020c00 	.word	0x44020c00

08022ae4 <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8022ae4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8022ae8:	691b      	ldr	r3, [r3, #16]
 8022aea:	075a      	lsls	r2, r3, #29
 8022aec:	d40c      	bmi.n	8022b08 <HAL_SYSTICK_GetCLKSourceConfig+0x24>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8022aee:	4b08      	ldr	r3, [pc, #32]	@ (8022b10 <HAL_SYSTICK_GetCLKSourceConfig+0x2c>)
 8022af0:	f8d3 00e4 	ldr.w	r0, [r3, #228]	@ 0xe4
 8022af4:	f000 000c 	and.w	r0, r0, #12

    switch (systick_rcc_source)
 8022af8:	2804      	cmp	r0, #4
 8022afa:	d007      	beq.n	8022b0c <HAL_SYSTICK_GetCLKSourceConfig+0x28>
 8022afc:	f1a0 0308 	sub.w	r3, r0, #8
 8022b00:	4258      	negs	r0, r3
 8022b02:	4158      	adcs	r0, r3
 8022b04:	0040      	lsls	r0, r0, #1
 8022b06:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8022b08:	2004      	movs	r0, #4
 8022b0a:	4770      	bx	lr
    switch (systick_rcc_source)
 8022b0c:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8022b0e:	4770      	bx	lr
 8022b10:	44020c00 	.word	0x44020c00

08022b14 <CRC_Handle_8>:
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8022b14:	460b      	mov	r3, r1
{
 8022b16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022b18:	f022 0603 	bic.w	r6, r2, #3
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022b1c:	6805      	ldr	r5, [r0, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8022b1e:	0897      	lsrs	r7, r2, #2
 8022b20:	440e      	add	r6, r1
 8022b22:	42b3      	cmp	r3, r6
 8022b24:	d10a      	bne.n	8022b3c <CRC_Handle_8+0x28>
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
                         (uint32_t)pBuffer[(4U * i) + 3U];
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8022b26:	f012 0203 	ands.w	r2, r2, #3
 8022b2a:	d004      	beq.n	8022b36 <CRC_Handle_8+0x22>
  {
    if ((BufferLength % 4U) == 1U)
 8022b2c:	2a01      	cmp	r2, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022b2e:	f811 4027 	ldrb.w	r4, [r1, r7, lsl #2]
    if ((BufferLength % 4U) == 1U)
 8022b32:	d114      	bne.n	8022b5e <CRC_Handle_8+0x4a>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8022b34:	702c      	strb	r4, [r5, #0]
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8022b36:	6803      	ldr	r3, [r0, #0]
 8022b38:	6818      	ldr	r0, [r3, #0]
}
 8022b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8022b3c:	785c      	ldrb	r4, [r3, #1]
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022b3e:	f893 c000 	ldrb.w	ip, [r3]
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8022b42:	0424      	lsls	r4, r4, #16
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8022b44:	ea44 640c 	orr.w	r4, r4, ip, lsl #24
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8022b48:	f893 c003 	ldrb.w	ip, [r3, #3]
 8022b4c:	3304      	adds	r3, #4
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8022b4e:	ea44 040c 	orr.w	r4, r4, ip
 8022b52:	f813 cc02 	ldrb.w	ip, [r3, #-2]
 8022b56:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8022b5a:	602c      	str	r4, [r5, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8022b5c:	e7e1      	b.n	8022b22 <CRC_Handle_8+0xe>
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8022b5e:	7859      	ldrb	r1, [r3, #1]
    if ((BufferLength % 4U) == 2U)
 8022b60:	2a02      	cmp	r2, #2
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8022b62:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
      *pReg = data;
 8022b66:	8029      	strh	r1, [r5, #0]
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8022b68:	bf1c      	itt	ne
 8022b6a:	789b      	ldrbne	r3, [r3, #2]
 8022b6c:	702b      	strbne	r3, [r5, #0]
 8022b6e:	e7e2      	b.n	8022b36 <CRC_Handle_8+0x22>

08022b70 <CRC_Handle_16>:
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b70:	2300      	movs	r3, #0
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b72:	6800      	ldr	r0, [r0, #0]
{
 8022b74:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b76:	0855      	lsrs	r5, r2, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b78:	1c8e      	adds	r6, r1, #2
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b7a:	429d      	cmp	r5, r3
 8022b7c:	d106      	bne.n	8022b8c <CRC_Handle_16+0x1c>
  }
  if ((BufferLength % 2U) != 0U)
 8022b7e:	07d3      	lsls	r3, r2, #31
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
    *pReg = pBuffer[2U * i];
 8022b80:	bf44      	itt	mi
 8022b82:	f831 3025 	ldrhmi.w	r3, [r1, r5, lsl #2]
 8022b86:	8003      	strhmi	r3, [r0, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8022b88:	6800      	ldr	r0, [r0, #0]
}
 8022b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b8c:	f831 7023 	ldrh.w	r7, [r1, r3, lsl #2]
 8022b90:	f836 4023 	ldrh.w	r4, [r6, r3, lsl #2]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b94:	3301      	adds	r3, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8022b96:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8022b9a:	6004      	str	r4, [r0, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8022b9c:	e7ed      	b.n	8022b7a <CRC_Handle_16+0xa>
	...

08022ba0 <HAL_CRC_Init>:
{
 8022ba0:	b510      	push	{r4, lr}
  if (hcrc == NULL)
 8022ba2:	4604      	mov	r4, r0
 8022ba4:	b908      	cbnz	r0, 8022baa <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8022ba6:	2001      	movs	r0, #1
}
 8022ba8:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8022baa:	7f43      	ldrb	r3, [r0, #29]
 8022bac:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8022bb0:	b913      	cbnz	r3, 8022bb8 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8022bb2:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8022bb4:	f7fe fc9c 	bl	80214f0 <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8022bb8:	2302      	movs	r3, #2
 8022bba:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8022bbc:	7923      	ldrb	r3, [r4, #4]
 8022bbe:	b9e3      	cbnz	r3, 8022bfa <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8022bc0:	6823      	ldr	r3, [r4, #0]
 8022bc2:	4a13      	ldr	r2, [pc, #76]	@ (8022c10 <HAL_CRC_Init+0x70>)
 8022bc4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8022bc6:	689a      	ldr	r2, [r3, #8]
 8022bc8:	f022 0218 	bic.w	r2, r2, #24
 8022bcc:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8022bce:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8022bd0:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8022bd2:	b9d2      	cbnz	r2, 8022c0a <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8022bd4:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8022bd8:	611a      	str	r2, [r3, #16]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8022bda:	689a      	ldr	r2, [r3, #8]
 8022bdc:	6961      	ldr	r1, [r4, #20]
 8022bde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8022be2:	430a      	orrs	r2, r1
 8022be4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8022be6:	689a      	ldr	r2, [r3, #8]
 8022be8:	69a1      	ldr	r1, [r4, #24]
 8022bea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8022bee:	430a      	orrs	r2, r1
 8022bf0:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8022bf2:	2301      	movs	r3, #1
  return HAL_OK;
 8022bf4:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8022bf6:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8022bf8:	e7d6      	b.n	8022ba8 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8022bfa:	4620      	mov	r0, r4
 8022bfc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8022c00:	f000 f82c 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8022c04:	2800      	cmp	r0, #0
 8022c06:	d0e2      	beq.n	8022bce <HAL_CRC_Init+0x2e>
 8022c08:	e7cd      	b.n	8022ba6 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8022c0a:	6922      	ldr	r2, [r4, #16]
 8022c0c:	e7e4      	b.n	8022bd8 <HAL_CRC_Init+0x38>
 8022c0e:	bf00      	nop
 8022c10:	04c11db7 	.word	0x04c11db7

08022c14 <HAL_CRC_Calculate>:
{
 8022c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hcrc->State = HAL_CRC_STATE_BUSY;
 8022c16:	2602      	movs	r6, #2
 8022c18:	7746      	strb	r6, [r0, #29]
  __HAL_CRC_DR_RESET(hcrc);
 8022c1a:	6806      	ldr	r6, [r0, #0]
{
 8022c1c:	4604      	mov	r4, r0
  __HAL_CRC_DR_RESET(hcrc);
 8022c1e:	68b7      	ldr	r7, [r6, #8]
 8022c20:	f047 0701 	orr.w	r7, r7, #1
 8022c24:	60b7      	str	r7, [r6, #8]
  switch (hcrc->InputDataFormat)
 8022c26:	6a07      	ldr	r7, [r0, #32]
 8022c28:	2f02      	cmp	r7, #2
 8022c2a:	d014      	beq.n	8022c56 <HAL_CRC_Calculate+0x42>
 8022c2c:	2f03      	cmp	r7, #3
 8022c2e:	d005      	beq.n	8022c3c <HAL_CRC_Calculate+0x28>
 8022c30:	2f01      	cmp	r7, #1
 8022c32:	d00d      	beq.n	8022c50 <HAL_CRC_Calculate+0x3c>
 8022c34:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8022c36:	2301      	movs	r3, #1
 8022c38:	7763      	strb	r3, [r4, #29]
}
 8022c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022c3c:	eb01 0582 	add.w	r5, r1, r2, lsl #2
      for (index = 0U; index < BufferLength; index++)
 8022c40:	42a9      	cmp	r1, r5
 8022c42:	d101      	bne.n	8022c48 <HAL_CRC_Calculate+0x34>
      temp = hcrc->Instance->DR;
 8022c44:	6830      	ldr	r0, [r6, #0]
      break;
 8022c46:	e7f6      	b.n	8022c36 <HAL_CRC_Calculate+0x22>
        hcrc->Instance->DR = pBuffer[index];
 8022c48:	f851 3b04 	ldr.w	r3, [r1], #4
 8022c4c:	6033      	str	r3, [r6, #0]
      for (index = 0U; index < BufferLength; index++)
 8022c4e:	e7f7      	b.n	8022c40 <HAL_CRC_Calculate+0x2c>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8022c50:	f7ff ff60 	bl	8022b14 <CRC_Handle_8>
      break;
 8022c54:	e7ef      	b.n	8022c36 <HAL_CRC_Calculate+0x22>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8022c56:	f7ff ff8b 	bl	8022b70 <CRC_Handle_16>
      break;
 8022c5a:	e7ec      	b.n	8022c36 <HAL_CRC_Calculate+0x22>

08022c5c <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8022c5c:	07cb      	lsls	r3, r1, #31
{
 8022c5e:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8022c60:	d50d      	bpl.n	8022c7e <HAL_CRCEx_Polynomial_Set+0x22>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8022c62:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8022c64:	3b01      	subs	r3, #1
 8022c66:	d31d      	bcc.n	8022ca4 <HAL_CRCEx_Polynomial_Set+0x48>
 8022c68:	fa21 f403 	lsr.w	r4, r1, r3
 8022c6c:	07e4      	lsls	r4, r4, #31
 8022c6e:	d5f9      	bpl.n	8022c64 <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 8022c70:	2a10      	cmp	r2, #16
 8022c72:	d013      	beq.n	8022c9c <HAL_CRCEx_Polynomial_Set+0x40>
 8022c74:	2a10      	cmp	r2, #16
 8022c76:	d804      	bhi.n	8022c82 <HAL_CRCEx_Polynomial_Set+0x26>
 8022c78:	b13a      	cbz	r2, 8022c8a <HAL_CRCEx_Polynomial_Set+0x2e>
 8022c7a:	2a08      	cmp	r2, #8
 8022c7c:	d010      	beq.n	8022ca0 <HAL_CRCEx_Polynomial_Set+0x44>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 8022c7e:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8022c80:	e00b      	b.n	8022c9a <HAL_CRCEx_Polynomial_Set+0x3e>
    switch (PolyLength)
 8022c82:	2a18      	cmp	r2, #24
 8022c84:	d1fb      	bne.n	8022c7e <HAL_CRCEx_Polynomial_Set+0x22>
        if (msb >= HAL_CRC_LENGTH_7B)
 8022c86:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 8022c88:	d8f9      	bhi.n	8022c7e <HAL_CRCEx_Polynomial_Set+0x22>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8022c8a:	6800      	ldr	r0, [r0, #0]
 8022c8c:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8022c8e:	6883      	ldr	r3, [r0, #8]
 8022c90:	f023 0318 	bic.w	r3, r3, #24
 8022c94:	4313      	orrs	r3, r2
 8022c96:	6083      	str	r3, [r0, #8]
 8022c98:	2000      	movs	r0, #0
}
 8022c9a:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 8022c9c:	2b07      	cmp	r3, #7
 8022c9e:	e7f3      	b.n	8022c88 <HAL_CRCEx_Polynomial_Set+0x2c>
        if (msb >= HAL_CRC_LENGTH_16B)
 8022ca0:	2b0f      	cmp	r3, #15
 8022ca2:	e7f1      	b.n	8022c88 <HAL_CRCEx_Polynomial_Set+0x2c>
    switch (PolyLength)
 8022ca4:	2a10      	cmp	r2, #16
 8022ca6:	d1e5      	bne.n	8022c74 <HAL_CRCEx_Polynomial_Set+0x18>
 8022ca8:	e7e9      	b.n	8022c7e <HAL_CRCEx_Polynomial_Set+0x22>
	...

08022cac <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8022cac:	b538      	push	{r3, r4, r5, lr}
 8022cae:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8022cb0:	f7ff f938 	bl	8021f24 <HAL_GetTick>
 8022cb4:	4605      	mov	r5, r0

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8022cb6:	2c00      	cmp	r4, #0
 8022cb8:	f000 81af 	beq.w	802301a <HAL_DMA_Init+0x36e>
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8022cbc:	2300      	movs	r3, #0

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8022cbe:	f894 1054 	ldrb.w	r1, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hdma);
 8022cc2:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022cc6:	6822      	ldr	r2, [r4, #0]
  if (hdma->State == HAL_DMA_STATE_RESET)
 8022cc8:	f001 03ff 	and.w	r3, r1, #255	@ 0xff
 8022ccc:	b921      	cbnz	r1, 8022cd8 <HAL_DMA_Init+0x2c>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
    hdma->XferHalfCpltCallback = NULL;
 8022cce:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
    hdma->XferErrorCallback    = NULL;
    hdma->XferAbortCallback    = NULL;
 8022cd2:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
    hdma->XferSuspendCallback  = NULL;
 8022cd6:	6723      	str	r3, [r4, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8022cd8:	2302      	movs	r3, #2
 8022cda:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8022cde:	6953      	ldr	r3, [r2, #20]
 8022ce0:	f043 0306 	orr.w	r3, r3, #6
 8022ce4:	6153      	str	r3, [r2, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8022ce6:	6823      	ldr	r3, [r4, #0]
 8022ce8:	695a      	ldr	r2, [r3, #20]
 8022cea:	07d2      	lsls	r2, r2, #31
 8022cec:	f100 818a 	bmi.w	8023004 <HAL_DMA_Init+0x358>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8022cf0:	695a      	ldr	r2, [r3, #20]
 8022cf2:	6a21      	ldr	r1, [r4, #32]
 8022cf4:	f422 0243 	bic.w	r2, r2, #12779520	@ 0xc30000
 8022cf8:	430a      	orrs	r2, r1
 8022cfa:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022cfc:	69e1      	ldr	r1, [r4, #28]
 8022cfe:	6962      	ldr	r2, [r4, #20]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022d00:	4db0      	ldr	r5, [pc, #704]	@ (8022fc4 <HAL_DMA_Init+0x318>)
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022d02:	430a      	orrs	r2, r1
 8022d04:	6921      	ldr	r1, [r4, #16]
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022d06:	42ab      	cmp	r3, r5
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8022d08:	ea42 0201 	orr.w	r2, r2, r1
 8022d0c:	69a1      	ldr	r1, [r4, #24]
 8022d0e:	48ae      	ldr	r0, [pc, #696]	@ (8022fc8 <HAL_DMA_Init+0x31c>)
 8022d10:	ea42 0201 	orr.w	r2, r2, r1
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022d14:	f000 8088 	beq.w	8022e28 <HAL_DMA_Init+0x17c>
 8022d18:	49ac      	ldr	r1, [pc, #688]	@ (8022fcc <HAL_DMA_Init+0x320>)
 8022d1a:	428b      	cmp	r3, r1
 8022d1c:	f000 8084 	beq.w	8022e28 <HAL_DMA_Init+0x17c>
 8022d20:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d24:	3180      	adds	r1, #128	@ 0x80
 8022d26:	428b      	cmp	r3, r1
 8022d28:	d07e      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d2a:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d2e:	428b      	cmp	r3, r1
 8022d30:	d07a      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d32:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d36:	3180      	adds	r1, #128	@ 0x80
 8022d38:	428b      	cmp	r3, r1
 8022d3a:	d075      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d3c:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d40:	428b      	cmp	r3, r1
 8022d42:	d071      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d44:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d48:	3180      	adds	r1, #128	@ 0x80
 8022d4a:	428b      	cmp	r3, r1
 8022d4c:	d06c      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d4e:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d52:	428b      	cmp	r3, r1
 8022d54:	d068      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d56:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d5a:	3180      	adds	r1, #128	@ 0x80
 8022d5c:	428b      	cmp	r3, r1
 8022d5e:	d063      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d60:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d64:	428b      	cmp	r3, r1
 8022d66:	d05f      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d68:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d6c:	3180      	adds	r1, #128	@ 0x80
 8022d6e:	428b      	cmp	r3, r1
 8022d70:	d05a      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d72:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d76:	428b      	cmp	r3, r1
 8022d78:	d056      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d7a:	4283      	cmp	r3, r0
 8022d7c:	d054      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d7e:	3180      	adds	r1, #128	@ 0x80
 8022d80:	428b      	cmp	r3, r1
 8022d82:	d051      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d84:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d88:	3180      	adds	r1, #128	@ 0x80
 8022d8a:	428b      	cmp	r3, r1
 8022d8c:	d04c      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d8e:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022d92:	428b      	cmp	r3, r1
 8022d94:	d048      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022d96:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022d9a:	f501 6148 	add.w	r1, r1, #3200	@ 0xc80
 8022d9e:	428b      	cmp	r3, r1
 8022da0:	d042      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022da2:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022da6:	428b      	cmp	r3, r1
 8022da8:	d03e      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022daa:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022dae:	3180      	adds	r1, #128	@ 0x80
 8022db0:	428b      	cmp	r3, r1
 8022db2:	d039      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022db4:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022db8:	428b      	cmp	r3, r1
 8022dba:	d035      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dbc:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022dc0:	3180      	adds	r1, #128	@ 0x80
 8022dc2:	428b      	cmp	r3, r1
 8022dc4:	d030      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dc6:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022dca:	428b      	cmp	r3, r1
 8022dcc:	d02c      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dce:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022dd2:	3180      	adds	r1, #128	@ 0x80
 8022dd4:	428b      	cmp	r3, r1
 8022dd6:	d027      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dd8:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022ddc:	428b      	cmp	r3, r1
 8022dde:	d023      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022de0:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022de4:	3180      	adds	r1, #128	@ 0x80
 8022de6:	428b      	cmp	r3, r1
 8022de8:	d01e      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dea:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022dee:	428b      	cmp	r3, r1
 8022df0:	d01a      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022df2:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022df6:	3180      	adds	r1, #128	@ 0x80
 8022df8:	428b      	cmp	r3, r1
 8022dfa:	d015      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022dfc:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022e00:	428b      	cmp	r3, r1
 8022e02:	d011      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022e04:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022e08:	3180      	adds	r1, #128	@ 0x80
 8022e0a:	428b      	cmp	r3, r1
 8022e0c:	d00c      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022e0e:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022e12:	428b      	cmp	r3, r1
 8022e14:	d008      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022e16:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
 8022e1a:	3180      	adds	r1, #128	@ 0x80
 8022e1c:	428b      	cmp	r3, r1
 8022e1e:	d003      	beq.n	8022e28 <HAL_DMA_Init+0x17c>
 8022e20:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 8022e24:	428b      	cmp	r3, r1
 8022e26:	d10d      	bne.n	8022e44 <HAL_DMA_Init+0x198>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8022e28:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8022e2a:	3901      	subs	r1, #1
 8022e2c:	0509      	lsls	r1, r1, #20
 8022e2e:	f001 717c 	and.w	r1, r1, #66060288	@ 0x3f00000
 8022e32:	4311      	orrs	r1, r2
 8022e34:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8022e36:	4311      	orrs	r1, r2
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8022e38:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8022e3a:	3a01      	subs	r2, #1
 8022e3c:	0112      	lsls	r2, r2, #4
 8022e3e:	f402 727c 	and.w	r2, r2, #1008	@ 0x3f0
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8022e42:	430a      	orrs	r2, r1
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8022e44:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8022e46:	f001 2180 	and.w	r1, r1, #2147516416	@ 0x80008000
 8022e4a:	430a      	orrs	r2, r1
 8022e4c:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8022e4e:	68a1      	ldr	r1, [r4, #8]
 8022e50:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8022e52:	4311      	orrs	r1, r2
 8022e54:	7922      	ldrb	r2, [r4, #4]
 8022e56:	4311      	orrs	r1, r2

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8022e58:	68e2      	ldr	r2, [r4, #12]
 8022e5a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8022e5e:	f040 80de 	bne.w	802301e <HAL_DMA_Init+0x372>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8022e62:	42ab      	cmp	r3, r5
 8022e64:	f000 8088 	beq.w	8022f78 <HAL_DMA_Init+0x2cc>
 8022e68:	4a58      	ldr	r2, [pc, #352]	@ (8022fcc <HAL_DMA_Init+0x320>)
 8022e6a:	4293      	cmp	r3, r2
 8022e6c:	f000 8084 	beq.w	8022f78 <HAL_DMA_Init+0x2cc>
 8022e70:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e74:	3280      	adds	r2, #128	@ 0x80
 8022e76:	4293      	cmp	r3, r2
 8022e78:	d07e      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022e7a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e7e:	4293      	cmp	r3, r2
 8022e80:	d07a      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022e82:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e86:	3280      	adds	r2, #128	@ 0x80
 8022e88:	4293      	cmp	r3, r2
 8022e8a:	d075      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022e8c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022e90:	4293      	cmp	r3, r2
 8022e92:	d071      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022e94:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022e98:	3280      	adds	r2, #128	@ 0x80
 8022e9a:	4293      	cmp	r3, r2
 8022e9c:	d06c      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022e9e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ea2:	4293      	cmp	r3, r2
 8022ea4:	d068      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ea6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022eaa:	3280      	adds	r2, #128	@ 0x80
 8022eac:	4293      	cmp	r3, r2
 8022eae:	d063      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022eb0:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022eb4:	4293      	cmp	r3, r2
 8022eb6:	d05f      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022eb8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ebc:	3280      	adds	r2, #128	@ 0x80
 8022ebe:	4293      	cmp	r3, r2
 8022ec0:	d05a      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ec2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ec6:	4293      	cmp	r3, r2
 8022ec8:	d056      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022eca:	4283      	cmp	r3, r0
 8022ecc:	d054      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ece:	3280      	adds	r2, #128	@ 0x80
 8022ed0:	4293      	cmp	r3, r2
 8022ed2:	d051      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ed4:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022ed8:	3280      	adds	r2, #128	@ 0x80
 8022eda:	4293      	cmp	r3, r2
 8022edc:	d04c      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ede:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ee2:	4293      	cmp	r3, r2
 8022ee4:	d048      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ee6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022eea:	f502 6248 	add.w	r2, r2, #3200	@ 0xc80
 8022eee:	4293      	cmp	r3, r2
 8022ef0:	d042      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022ef2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022ef6:	4293      	cmp	r3, r2
 8022ef8:	d03e      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022efa:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022efe:	3280      	adds	r2, #128	@ 0x80
 8022f00:	4293      	cmp	r3, r2
 8022f02:	d039      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f04:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f08:	4293      	cmp	r3, r2
 8022f0a:	d035      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f0c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f10:	3280      	adds	r2, #128	@ 0x80
 8022f12:	4293      	cmp	r3, r2
 8022f14:	d030      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f16:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f1a:	4293      	cmp	r3, r2
 8022f1c:	d02c      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f1e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f22:	3280      	adds	r2, #128	@ 0x80
 8022f24:	4293      	cmp	r3, r2
 8022f26:	d027      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f28:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f2c:	4293      	cmp	r3, r2
 8022f2e:	d023      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f30:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f34:	3280      	adds	r2, #128	@ 0x80
 8022f36:	4293      	cmp	r3, r2
 8022f38:	d01e      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f3a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f3e:	4293      	cmp	r3, r2
 8022f40:	d01a      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f42:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f46:	3280      	adds	r2, #128	@ 0x80
 8022f48:	4293      	cmp	r3, r2
 8022f4a:	d015      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f4c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f50:	4293      	cmp	r3, r2
 8022f52:	d011      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f54:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f58:	3280      	adds	r2, #128	@ 0x80
 8022f5a:	4293      	cmp	r3, r2
 8022f5c:	d00c      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f5e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f62:	4293      	cmp	r3, r2
 8022f64:	d008      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f66:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022f6a:	3280      	adds	r2, #128	@ 0x80
 8022f6c:	4293      	cmp	r3, r2
 8022f6e:	d003      	beq.n	8022f78 <HAL_DMA_Init+0x2cc>
 8022f70:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022f74:	4293      	cmp	r3, r2
 8022f76:	d101      	bne.n	8022f7c <HAL_DMA_Init+0x2d0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8022f78:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8022f7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
  tmpreg |= hdma->Init.Mode;
 8022f7e:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8022f80:	f022 4243 	bic.w	r2, r2, #3271557120	@ 0xc3000000
 8022f84:	f422 127f 	bic.w	r2, r2, #4177920	@ 0x3fc000
 8022f88:	f422 52f7 	bic.w	r2, r2, #7904	@ 0x1ee0
 8022f8c:	f022 021f 	bic.w	r2, r2, #31
 8022f90:	432a      	orrs	r2, r5
 8022f92:	430a      	orrs	r2, r1
 8022f94:	645a      	str	r2, [r3, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8022f96:	2200      	movs	r2, #0

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8022f98:	4283      	cmp	r3, r0
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8022f9a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8022f9c:	d027      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8022fd0 <HAL_DMA_Init+0x324>)
 8022fa0:	4293      	cmp	r3, r2
 8022fa2:	d024      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fa4:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022fa8:	3280      	adds	r2, #128	@ 0x80
 8022faa:	4293      	cmp	r3, r2
 8022fac:	d01f      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fae:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022fb2:	4293      	cmp	r3, r2
 8022fb4:	d01b      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fb6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022fba:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 8022fbe:	4293      	cmp	r3, r2
 8022fc0:	d015      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fc2:	e007      	b.n	8022fd4 <HAL_DMA_Init+0x328>
 8022fc4:	40020050 	.word	0x40020050
 8022fc8:	40020350 	.word	0x40020350
 8022fcc:	50020050 	.word	0x50020050
 8022fd0:	50020350 	.word	0x50020350
 8022fd4:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022fd8:	4293      	cmp	r3, r2
 8022fda:	d008      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fdc:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8022fe0:	3280      	adds	r2, #128	@ 0x80
 8022fe2:	4293      	cmp	r3, r2
 8022fe4:	d003      	beq.n	8022fee <HAL_DMA_Init+0x342>
 8022fe6:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8022fea:	4293      	cmp	r3, r2
 8022fec:	d102      	bne.n	8022ff4 <HAL_DMA_Init+0x348>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8022fee:	2200      	movs	r2, #0
 8022ff0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8022ff2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8022ff4:	2000      	movs	r0, #0
 8022ff6:	67d8      	str	r0, [r3, #124]	@ 0x7c
  hdma->State = HAL_DMA_STATE_READY;
 8022ff8:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8022ffa:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->Mode = hdma->Init.Mode;
 8022ffc:	6525      	str	r5, [r4, #80]	@ 0x50
  hdma->State = HAL_DMA_STATE_READY;
 8022ffe:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 8023002:	e00b      	b.n	802301c <HAL_DMA_Init+0x370>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8023004:	f7fe ff8e 	bl	8021f24 <HAL_GetTick>
 8023008:	1b40      	subs	r0, r0, r5
 802300a:	2805      	cmp	r0, #5
 802300c:	f67f ae6b 	bls.w	8022ce6 <HAL_DMA_Init+0x3a>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8023010:	2310      	movs	r3, #16
 8023012:	65a3      	str	r3, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8023014:	2303      	movs	r3, #3
 8023016:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 802301a:	2001      	movs	r0, #1
}
 802301c:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 802301e:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    tmpreg |= DMA_CTR2_SWREQ;
 8023022:	bf08      	it	eq
 8023024:	f441 7100 	orreq.w	r1, r1, #512	@ 0x200
 8023028:	e7a8      	b.n	8022f7c <HAL_DMA_Init+0x2d0>
 802302a:	bf00      	nop

0802302c <HAL_DMA_DeInit>:
{
 802302c:	b570      	push	{r4, r5, r6, lr}
 802302e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8023030:	f7fe ff78 	bl	8021f24 <HAL_GetTick>
 8023034:	4606      	mov	r6, r0
  if (hdma == NULL)
 8023036:	2c00      	cmp	r4, #0
 8023038:	d064      	beq.n	8023104 <HAL_DMA_DeInit+0xd8>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 802303a:	6825      	ldr	r5, [r4, #0]
  __HAL_DMA_DISABLE(hdma);
 802303c:	696b      	ldr	r3, [r5, #20]
 802303e:	f043 0306 	orr.w	r3, r3, #6
 8023042:	616b      	str	r3, [r5, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8023044:	6823      	ldr	r3, [r4, #0]
 8023046:	695a      	ldr	r2, [r3, #20]
 8023048:	f012 0201 	ands.w	r2, r2, #1
 802304c:	d150      	bne.n	80230f0 <HAL_DMA_DeInit+0xc4>
  hdma->Instance->CLBAR = 0U;
 802304e:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 8023050:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 8023052:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8023054:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 8023056:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 8023058:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 802305a:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 802305c:	67da      	str	r2, [r3, #124]	@ 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 802305e:	4a2a      	ldr	r2, [pc, #168]	@ (8023108 <HAL_DMA_DeInit+0xdc>)
 8023060:	4293      	cmp	r3, r2
 8023062:	d01f      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 8023064:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8023068:	4293      	cmp	r3, r2
 802306a:	d01b      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 802306c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8023070:	3280      	adds	r2, #128	@ 0x80
 8023072:	4293      	cmp	r3, r2
 8023074:	d016      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 8023076:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 802307a:	4293      	cmp	r3, r2
 802307c:	d012      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 802307e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8023082:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 8023086:	4293      	cmp	r3, r2
 8023088:	d00c      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 802308a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 802308e:	4293      	cmp	r3, r2
 8023090:	d008      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 8023092:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
 8023096:	3280      	adds	r2, #128	@ 0x80
 8023098:	4293      	cmp	r3, r2
 802309a:	d003      	beq.n	80230a4 <HAL_DMA_DeInit+0x78>
 802309c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80230a0:	4293      	cmp	r3, r2
 80230a2:	d102      	bne.n	80230aa <HAL_DMA_DeInit+0x7e>
    hdma->Instance->CTR3 = 0U;
 80230a4:	2200      	movs	r2, #0
 80230a6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 80230a8:	659a      	str	r2, [r3, #88]	@ 0x58
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 80230aa:	2001      	movs	r0, #1
 80230ac:	f3c3 020b 	ubfx	r2, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80230b0:	f36f 050b 	bfc	r5, #0, #12
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 80230b4:	3a50      	subs	r2, #80	@ 0x50
 80230b6:	6869      	ldr	r1, [r5, #4]
 80230b8:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 80230bc:	fa00 f202 	lsl.w	r2, r0, r2
 80230c0:	ea21 0202 	bic.w	r2, r1, r2
 80230c4:	606a      	str	r2, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80230c6:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80230ca:	60da      	str	r2, [r3, #12]
  hdma->XferCpltCallback     = NULL;
 80230cc:	2300      	movs	r3, #0
  if (hdma->Parent != NULL)
 80230ce:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
  hdma->XferHalfCpltCallback = NULL;
 80230d0:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
  hdma->XferAbortCallback    = NULL;
 80230d4:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
  hdma->LinkedListQueue = NULL;
 80230d8:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hdma->Parent != NULL)
 80230dc:	b102      	cbz	r2, 80230e0 <HAL_DMA_DeInit+0xb4>
    hdma->Parent = NULL;
 80230de:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80230e0:	65a3      	str	r3, [r4, #88]	@ 0x58
  return HAL_OK;
 80230e2:	2000      	movs	r0, #0
  hdma->Mode = DMA_NORMAL;
 80230e4:	6523      	str	r3, [r4, #80]	@ 0x50
  hdma->State = HAL_DMA_STATE_RESET;
 80230e6:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hdma);
 80230ea:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  return HAL_OK;
 80230ee:	e00a      	b.n	8023106 <HAL_DMA_DeInit+0xda>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80230f0:	f7fe ff18 	bl	8021f24 <HAL_GetTick>
 80230f4:	1b80      	subs	r0, r0, r6
 80230f6:	2805      	cmp	r0, #5
 80230f8:	d9a4      	bls.n	8023044 <HAL_DMA_DeInit+0x18>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80230fa:	2310      	movs	r3, #16
 80230fc:	65a3      	str	r3, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 80230fe:	2303      	movs	r3, #3
 8023100:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8023104:	2001      	movs	r0, #1
}
 8023106:	bd70      	pop	{r4, r5, r6, pc}
 8023108:	40020350 	.word	0x40020350

0802310c <HAL_DMA_Start_IT>:
{
 802310c:	b530      	push	{r4, r5, lr}
  if (hdma == NULL)
 802310e:	2800      	cmp	r0, #0
 8023110:	d035      	beq.n	802317e <HAL_DMA_Start_IT+0x72>
  if (hdma->Mode != DMA_NORMAL)
 8023112:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8023114:	2c00      	cmp	r4, #0
 8023116:	d132      	bne.n	802317e <HAL_DMA_Start_IT+0x72>
  __HAL_LOCK(hdma);
 8023118:	f890 504c 	ldrb.w	r5, [r0, #76]	@ 0x4c
 802311c:	2d01      	cmp	r5, #1
 802311e:	d030      	beq.n	8023182 <HAL_DMA_Start_IT+0x76>
 8023120:	2501      	movs	r5, #1
 8023122:	f880 504c 	strb.w	r5, [r0, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 8023126:	f890 5054 	ldrb.w	r5, [r0, #84]	@ 0x54
 802312a:	2d01      	cmp	r5, #1
 802312c:	d123      	bne.n	8023176 <HAL_DMA_Start_IT+0x6a>
    hdma->State = HAL_DMA_STATE_BUSY;
 802312e:	2502      	movs	r5, #2
 8023130:	f880 5054 	strb.w	r5, [r0, #84]	@ 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8023134:	6584      	str	r4, [r0, #88]	@ 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8023136:	6804      	ldr	r4, [r0, #0]
 8023138:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 802313a:	f363 050f 	bfi	r5, r3, #0, #16
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 802313e:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8023142:	64a5      	str	r5, [r4, #72]	@ 0x48
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8023144:	60e3      	str	r3, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 8023146:	64e1      	str	r1, [r4, #76]	@ 0x4c
  hdma->Instance->CDAR = DstAddress;
 8023148:	6522      	str	r2, [r4, #80]	@ 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 802314a:	6963      	ldr	r3, [r4, #20]
 802314c:	f443 43ba 	orr.w	r3, r3, #23808	@ 0x5d00
 8023150:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 8023152:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8023154:	b11b      	cbz	r3, 802315e <HAL_DMA_Start_IT+0x52>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8023156:	6963      	ldr	r3, [r4, #20]
 8023158:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 802315c:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 802315e:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8023160:	b11b      	cbz	r3, 802316a <HAL_DMA_Start_IT+0x5e>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8023162:	6963      	ldr	r3, [r4, #20]
 8023164:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8023168:	6163      	str	r3, [r4, #20]
  return HAL_OK;
 802316a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 802316c:	6963      	ldr	r3, [r4, #20]
 802316e:	f043 0301 	orr.w	r3, r3, #1
 8023172:	6163      	str	r3, [r4, #20]
}
 8023174:	bd30      	pop	{r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8023176:	2340      	movs	r3, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 8023178:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 802317c:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 802317e:	2001      	movs	r0, #1
 8023180:	e7f8      	b.n	8023174 <HAL_DMA_Start_IT+0x68>
  __HAL_LOCK(hdma);
 8023182:	2002      	movs	r0, #2
 8023184:	e7f6      	b.n	8023174 <HAL_DMA_Start_IT+0x68>

08023186 <HAL_DMA_Abort>:
{
 8023186:	b538      	push	{r3, r4, r5, lr}
 8023188:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 802318a:	f7fe fecb 	bl	8021f24 <HAL_GetTick>
 802318e:	4605      	mov	r5, r0
  if (hdma == NULL)
 8023190:	b144      	cbz	r4, 80231a4 <HAL_DMA_Abort+0x1e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8023192:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8023196:	2b02      	cmp	r3, #2
 8023198:	d006      	beq.n	80231a8 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 802319a:	2320      	movs	r3, #32
 802319c:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 802319e:	2300      	movs	r3, #0
 80231a0:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    return HAL_ERROR;
 80231a4:	2001      	movs	r0, #1
}
 80231a6:	bd38      	pop	{r3, r4, r5, pc}
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80231a8:	6822      	ldr	r2, [r4, #0]
 80231aa:	6953      	ldr	r3, [r2, #20]
 80231ac:	f043 0304 	orr.w	r3, r3, #4
 80231b0:	6153      	str	r3, [r2, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80231b2:	2305      	movs	r3, #5
 80231b4:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80231b8:	6823      	ldr	r3, [r4, #0]
 80231ba:	691a      	ldr	r2, [r3, #16]
 80231bc:	0490      	lsls	r0, r2, #18
 80231be:	d519      	bpl.n	80231f4 <HAL_DMA_Abort+0x6e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80231c0:	695a      	ldr	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80231c2:	6d21      	ldr	r1, [r4, #80]	@ 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80231c4:	f042 0202 	orr.w	r2, r2, #2
 80231c8:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_ABORT;
 80231ca:	2204      	movs	r2, #4
 80231cc:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80231d0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80231d4:	60da      	str	r2, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 80231d6:	2201      	movs	r2, #1
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80231d8:	0609      	lsls	r1, r1, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80231da:	bf48      	it	mi
 80231dc:	6f61      	ldrmi	r1, [r4, #116]	@ 0x74
    hdma->State = HAL_DMA_STATE_READY;
 80231de:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80231e2:	f04f 0000 	mov.w	r0, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80231e6:	bf42      	ittt	mi
 80231e8:	730a      	strbmi	r2, [r1, #12]
      hdma->Instance->CBR1 = 0U;
 80231ea:	2200      	movmi	r2, #0
 80231ec:	649a      	strmi	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);
 80231ee:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
  return HAL_OK;
 80231f2:	e7d8      	b.n	80231a6 <HAL_DMA_Abort+0x20>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80231f4:	f7fe fe96 	bl	8021f24 <HAL_GetTick>
 80231f8:	1b40      	subs	r0, r0, r5
 80231fa:	2805      	cmp	r0, #5
 80231fc:	d9dc      	bls.n	80231b8 <HAL_DMA_Abort+0x32>
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80231fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8023200:	f043 0310 	orr.w	r3, r3, #16
 8023204:	65a3      	str	r3, [r4, #88]	@ 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 8023206:	2303      	movs	r3, #3
 8023208:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802320c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 802320e:	061d      	lsls	r5, r3, #24
 8023210:	d5c5      	bpl.n	802319e <HAL_DMA_Abort+0x18>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023212:	2201      	movs	r2, #1
 8023214:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8023216:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 8023218:	e7c1      	b.n	802319e <HAL_DMA_Abort+0x18>

0802321a <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 802321a:	b128      	cbz	r0, 8023228 <HAL_DMA_Abort_IT+0xe>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 802321c:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 8023220:	2b02      	cmp	r3, #2
 8023222:	d003      	beq.n	802322c <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8023224:	2320      	movs	r3, #32
 8023226:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 8023228:	2001      	movs	r0, #1
 802322a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 802322c:	2304      	movs	r3, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 802322e:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8023230:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8023234:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 8023236:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8023238:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 802323c:	f043 0304 	orr.w	r3, r3, #4
 8023240:	6153      	str	r3, [r2, #20]
}
 8023242:	4770      	bx	lr

08023244 <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023244:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8023246:	6803      	ldr	r3, [r0, #0]
{
 8023248:	b510      	push	{r4, lr}
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 802324a:	f423 627f 	bic.w	r2, r3, #4080	@ 0xff0
 802324e:	f022 020f 	bic.w	r2, r2, #15
{
 8023252:	4604      	mov	r4, r0
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8023254:	68d0      	ldr	r0, [r2, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8023256:	f3c3 020b 	ubfx	r2, r3, #0, #12
 802325a:	3a50      	subs	r2, #80	@ 0x50
 802325c:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 8023260:	fa01 f202 	lsl.w	r2, r1, r2
  if (global_active_flag_ns == 0U)
 8023264:	4202      	tst	r2, r0
 8023266:	f000 80ab 	beq.w	80233c0 <HAL_DMA_IRQHandler+0x17c>
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 802326a:	691a      	ldr	r2, [r3, #16]
 802326c:	0550      	lsls	r0, r2, #21
 802326e:	d508      	bpl.n	8023282 <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8023270:	695a      	ldr	r2, [r3, #20]
 8023272:	0552      	lsls	r2, r2, #21
 8023274:	d505      	bpl.n	8023282 <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8023276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 802327a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 802327c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 802327e:	430a      	orrs	r2, r1
 8023280:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8023282:	691a      	ldr	r2, [r3, #16]
 8023284:	0510      	lsls	r0, r2, #20
 8023286:	d509      	bpl.n	802329c <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8023288:	695a      	ldr	r2, [r3, #20]
 802328a:	0511      	lsls	r1, r2, #20
 802328c:	d506      	bpl.n	802329c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 802328e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8023292:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8023294:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8023296:	f042 0202 	orr.w	r2, r2, #2
 802329a:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 802329c:	691a      	ldr	r2, [r3, #16]
 802329e:	04d2      	lsls	r2, r2, #19
 80232a0:	d509      	bpl.n	80232b6 <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80232a2:	695a      	ldr	r2, [r3, #20]
 80232a4:	04d0      	lsls	r0, r2, #19
 80232a6:	d506      	bpl.n	80232b6 <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80232a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80232ac:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80232ae:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80232b0:	f042 0204 	orr.w	r2, r2, #4
 80232b4:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 80232b6:	691a      	ldr	r2, [r3, #16]
 80232b8:	0451      	lsls	r1, r2, #17
 80232ba:	d509      	bpl.n	80232d0 <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80232bc:	695a      	ldr	r2, [r3, #20]
 80232be:	0452      	lsls	r2, r2, #17
 80232c0:	d506      	bpl.n	80232d0 <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80232c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80232c6:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 80232c8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80232ca:	f042 0208 	orr.w	r2, r2, #8
 80232ce:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 80232d0:	691a      	ldr	r2, [r3, #16]
 80232d2:	0590      	lsls	r0, r2, #22
 80232d4:	d509      	bpl.n	80232ea <HAL_DMA_IRQHandler+0xa6>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80232d6:	695a      	ldr	r2, [r3, #20]
 80232d8:	0591      	lsls	r1, r2, #22
 80232da:	d506      	bpl.n	80232ea <HAL_DMA_IRQHandler+0xa6>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80232dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80232e0:	60da      	str	r2, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 80232e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80232e4:	b10b      	cbz	r3, 80232ea <HAL_DMA_IRQHandler+0xa6>
        hdma->XferHalfCpltCallback(hdma);
 80232e6:	4620      	mov	r0, r4
 80232e8:	4798      	blx	r3
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 80232ea:	6823      	ldr	r3, [r4, #0]
 80232ec:	691a      	ldr	r2, [r3, #16]
 80232ee:	0492      	lsls	r2, r2, #18
 80232f0:	d52e      	bpl.n	8023350 <HAL_DMA_IRQHandler+0x10c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80232f2:	695a      	ldr	r2, [r3, #20]
 80232f4:	0490      	lsls	r0, r2, #18
 80232f6:	d52b      	bpl.n	8023350 <HAL_DMA_IRQHandler+0x10c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80232f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80232fc:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80232fe:	f894 2054 	ldrb.w	r2, [r4, #84]	@ 0x54
 8023302:	2a04      	cmp	r2, #4
 8023304:	d11d      	bne.n	8023342 <HAL_DMA_IRQHandler+0xfe>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8023306:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023308:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 802330a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 802330e:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8023310:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023312:	0609      	lsls	r1, r1, #24
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8023314:	f042 0202 	orr.w	r2, r2, #2
 8023318:	615a      	str	r2, [r3, #20]
        hdma->State = HAL_DMA_STATE_READY;
 802331a:	f04f 0201 	mov.w	r2, #1
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 802331e:	bf48      	it	mi
 8023320:	6f61      	ldrmi	r1, [r4, #116]	@ 0x74
        hdma->State = HAL_DMA_STATE_READY;
 8023322:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023326:	bf42      	ittt	mi
 8023328:	730a      	strbmi	r2, [r1, #12]
          hdma->Instance->CBR1 = 0U;
 802332a:	2200      	movmi	r2, #0
 802332c:	649a      	strmi	r2, [r3, #72]	@ 0x48
        __HAL_UNLOCK(hdma);
 802332e:	2300      	movs	r3, #0
 8023330:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
        if (hdma->XferAbortCallback != NULL)
 8023334:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
    if (hdma->XferErrorCallback != NULL)
 8023336:	2b00      	cmp	r3, #0
 8023338:	d042      	beq.n	80233c0 <HAL_DMA_IRQHandler+0x17c>
      hdma->XferErrorCallback(hdma);
 802333a:	4620      	mov	r0, r4
}
 802333c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 8023340:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8023342:	2305      	movs	r3, #5
 8023344:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
        if (hdma->XferSuspendCallback != NULL)
 8023348:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 802334a:	b10b      	cbz	r3, 8023350 <HAL_DMA_IRQHandler+0x10c>
          hdma->XferSuspendCallback(hdma);
 802334c:	4620      	mov	r0, r4
 802334e:	4798      	blx	r3
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8023350:	6823      	ldr	r3, [r4, #0]
 8023352:	691a      	ldr	r2, [r3, #16]
 8023354:	05d2      	lsls	r2, r2, #23
 8023356:	d518      	bpl.n	802338a <HAL_DMA_IRQHandler+0x146>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8023358:	695a      	ldr	r2, [r3, #20]
 802335a:	05d0      	lsls	r0, r2, #23
 802335c:	d515      	bpl.n	802338a <HAL_DMA_IRQHandler+0x146>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802335e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8023360:	0611      	lsls	r1, r2, #24
 8023362:	d526      	bpl.n	80233b2 <HAL_DMA_IRQHandler+0x16e>
        if (hdma->Instance->CLLR == 0U)
 8023364:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8023366:	b932      	cbnz	r2, 8023376 <HAL_DMA_IRQHandler+0x132>
          if (hdma->Instance->CBR1 == 0U)
 8023368:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 802336a:	b922      	cbnz	r2, 8023376 <HAL_DMA_IRQHandler+0x132>
            hdma->State = HAL_DMA_STATE_READY;
 802336c:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 802336e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
            hdma->State = HAL_DMA_STATE_READY;
 8023370:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023374:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8023376:	f44f 7240 	mov.w	r2, #768	@ 0x300
 802337a:	60da      	str	r2, [r3, #12]
      __HAL_UNLOCK(hdma);
 802337c:	2300      	movs	r3, #0
 802337e:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
      if (hdma->XferCpltCallback != NULL)
 8023382:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8023384:	b10b      	cbz	r3, 802338a <HAL_DMA_IRQHandler+0x146>
        hdma->XferCpltCallback(hdma);
 8023386:	4620      	mov	r0, r4
 8023388:	4798      	blx	r3
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802338a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802338c:	b1c3      	cbz	r3, 80233c0 <HAL_DMA_IRQHandler+0x17c>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 802338e:	6822      	ldr	r2, [r4, #0]
 8023390:	6953      	ldr	r3, [r2, #20]
 8023392:	f043 0302 	orr.w	r3, r3, #2
 8023396:	6153      	str	r3, [r2, #20]
    hdma->State = HAL_DMA_STATE_READY;
 8023398:	2301      	movs	r3, #1
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 802339a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hdma->State = HAL_DMA_STATE_READY;
 802339c:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80233a0:	0612      	lsls	r2, r2, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80233a2:	bf44      	itt	mi
 80233a4:	6f62      	ldrmi	r2, [r4, #116]	@ 0x74
 80233a6:	7313      	strbmi	r3, [r2, #12]
    __HAL_UNLOCK(hdma);
 80233a8:	2300      	movs	r3, #0
 80233aa:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    if (hdma->XferErrorCallback != NULL)
 80233ae:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80233b0:	e7c1      	b.n	8023336 <HAL_DMA_IRQHandler+0xf2>
        if (hdma->Instance->CBR1 == 0U)
 80233b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80233b4:	2a00      	cmp	r2, #0
 80233b6:	d1de      	bne.n	8023376 <HAL_DMA_IRQHandler+0x132>
          hdma->State = HAL_DMA_STATE_READY;
 80233b8:	2201      	movs	r2, #1
 80233ba:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
 80233be:	e7da      	b.n	8023376 <HAL_DMA_IRQHandler+0x132>
}
 80233c0:	bd10      	pop	{r4, pc}

080233c2 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80233c2:	6d80      	ldr	r0, [r0, #88]	@ 0x58
}
 80233c4:	4770      	bx	lr

080233c6 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 80233c6:	b1d0      	cbz	r0, 80233fe <HAL_DMA_ConfigChannelAttributes+0x38>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80233c8:	06cb      	lsls	r3, r1, #27
 80233ca:	d401      	bmi.n	80233d0 <HAL_DMA_ConfigChannelAttributes+0xa>
  return HAL_OK;
 80233cc:	2000      	movs	r0, #0
 80233ce:	4770      	bx	lr
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80233d0:	6803      	ldr	r3, [r0, #0]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80233d2:	2001      	movs	r0, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80233d4:	f423 627f 	bic.w	r2, r3, #4080	@ 0xff0
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80233d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80233dc:	f022 020f 	bic.w	r2, r2, #15
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80233e0:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80233e4:	3b50      	subs	r3, #80	@ 0x50
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80233e6:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80233e8:	f3c3 13c4 	ubfx	r3, r3, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 80233ec:	6851      	ldr	r1, [r2, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80233ee:	fa00 f303 	lsl.w	r3, r0, r3
      p_dma_instance->PRIVCFGR |= channel_idx;
 80233f2:	bf0c      	ite	eq
 80233f4:	430b      	orreq	r3, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80233f6:	ea21 0303 	bicne.w	r3, r1, r3
 80233fa:	6053      	str	r3, [r2, #4]
 80233fc:	e7e6      	b.n	80233cc <HAL_DMA_ConfigChannelAttributes+0x6>
    return HAL_ERROR;
 80233fe:	2001      	movs	r0, #1
}
 8023400:	4770      	bx	lr
	...

08023404 <DMA_List_GetCLLRNodeInfo.isra.0>:
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8023404:	0783      	lsls	r3, r0, #30
 8023406:	d506      	bpl.n	8023416 <DMA_List_GetCLLRNodeInfo.isra.0+0x12>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8023408:	b109      	cbz	r1, 802340e <DMA_List_GetCLLRNodeInfo.isra.0+0xa>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 802340a:	4b06      	ldr	r3, [pc, #24]	@ (8023424 <DMA_List_GetCLLRNodeInfo.isra.0+0x20>)
 802340c:	600b      	str	r3, [r1, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 802340e:	b10a      	cbz	r2, 8023414 <DMA_List_GetCLLRNodeInfo.isra.0+0x10>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8023410:	2307      	movs	r3, #7
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8023412:	6013      	str	r3, [r2, #0]
    }
  }
}
 8023414:	4770      	bx	lr
    if (cllr_mask != NULL)
 8023416:	b109      	cbz	r1, 802341c <DMA_List_GetCLLRNodeInfo.isra.0+0x18>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8023418:	4b03      	ldr	r3, [pc, #12]	@ (8023428 <DMA_List_GetCLLRNodeInfo.isra.0+0x24>)
 802341a:	600b      	str	r3, [r1, #0]
    if (cllr_offset != NULL)
 802341c:	2a00      	cmp	r2, #0
 802341e:	d0f9      	beq.n	8023414 <DMA_List_GetCLLRNodeInfo.isra.0+0x10>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8023420:	2305      	movs	r3, #5
 8023422:	e7f6      	b.n	8023412 <DMA_List_GetCLLRNodeInfo.isra.0+0xe>
 8023424:	fe010000 	.word	0xfe010000
 8023428:	f8010000 	.word	0xf8010000

0802342c <HAL_DMAEx_List_Start_IT>:
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 802342c:	4603      	mov	r3, r0
{
 802342e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8023430:	b108      	cbz	r0, 8023436 <HAL_DMAEx_List_Start_IT+0xa>
 8023432:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 8023434:	b912      	cbnz	r2, 802343c <HAL_DMAEx_List_Start_IT+0x10>
    return HAL_ERROR;
 8023436:	2001      	movs	r0, #1
}
 8023438:	b003      	add	sp, #12
 802343a:	bd30      	pop	{r4, r5, pc}
  if (hdma->Mode == DMA_NORMAL)
 802343c:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 802343e:	2900      	cmp	r1, #0
 8023440:	d0f9      	beq.n	8023436 <HAL_DMAEx_List_Start_IT+0xa>
  dma_state = hdma->State;
 8023442:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8023446:	6804      	ldr	r4, [r0, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8023448:	2901      	cmp	r1, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 802344a:	6960      	ldr	r0, [r4, #20]
  dma_state = hdma->State;
 802344c:	b2cd      	uxtb	r5, r1
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 802344e:	d003      	beq.n	8023458 <HAL_DMAEx_List_Start_IT+0x2c>
 8023450:	2d02      	cmp	r5, #2
 8023452:	d139      	bne.n	80234c8 <HAL_DMAEx_List_Start_IT+0x9c>
 8023454:	03c1      	lsls	r1, r0, #15
 8023456:	d537      	bpl.n	80234c8 <HAL_DMAEx_List_Start_IT+0x9c>
    if (hdma->State == HAL_DMA_STATE_READY)
 8023458:	f893 1054 	ldrb.w	r1, [r3, #84]	@ 0x54
 802345c:	2901      	cmp	r1, #1
 802345e:	b2cd      	uxtb	r5, r1
 8023460:	d12c      	bne.n	80234bc <HAL_DMAEx_List_Start_IT+0x90>
      __HAL_LOCK(hdma);
 8023462:	f893 104c 	ldrb.w	r1, [r3, #76]	@ 0x4c
 8023466:	2002      	movs	r0, #2
 8023468:	2901      	cmp	r1, #1
 802346a:	d0e5      	beq.n	8023438 <HAL_DMAEx_List_Start_IT+0xc>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 802346c:	2100      	movs	r1, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 802346e:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
      __HAL_LOCK(hdma);
 8023472:	f883 504c 	strb.w	r5, [r3, #76]	@ 0x4c
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8023476:	7310      	strb	r0, [r2, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8023478:	6599      	str	r1, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 802347a:	6111      	str	r1, [r2, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 802347c:	6961      	ldr	r1, [r4, #20]
 802347e:	f441 41ba 	orr.w	r1, r1, #23808	@ 0x5d00
 8023482:	6161      	str	r1, [r4, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 8023484:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8023486:	b119      	cbz	r1, 8023490 <HAL_DMAEx_List_Start_IT+0x64>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8023488:	6961      	ldr	r1, [r4, #20]
 802348a:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 802348e:	6161      	str	r1, [r4, #20]
      if (hdma->XferSuspendCallback != NULL)
 8023490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8023492:	b11b      	cbz	r3, 802349c <HAL_DMAEx_List_Start_IT+0x70>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8023494:	6963      	ldr	r3, [r4, #20]
 8023496:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 802349a:	6163      	str	r3, [r4, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 802349c:	6815      	ldr	r5, [r2, #0]
 802349e:	a901      	add	r1, sp, #4
 80234a0:	6a28      	ldr	r0, [r5, #32]
 80234a2:	2200      	movs	r2, #0
 80234a4:	f7ff ffae 	bl	8023404 <DMA_List_GetCLLRNodeInfo.isra.0>
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80234a8:	0c2b      	lsrs	r3, r5, #16
 80234aa:	041b      	lsls	r3, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80234ac:	f025 0503 	bic.w	r5, r5, #3
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80234b0:	6023      	str	r3, [r4, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80234b2:	042d      	lsls	r5, r5, #16
 80234b4:	9b01      	ldr	r3, [sp, #4]
 80234b6:	0c2d      	lsrs	r5, r5, #16
 80234b8:	431d      	orrs	r5, r3
 80234ba:	67e5      	str	r5, [r4, #124]	@ 0x7c
    __HAL_DMA_ENABLE(hdma);
 80234bc:	6963      	ldr	r3, [r4, #20]
  return HAL_OK;
 80234be:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80234c0:	f043 0301 	orr.w	r3, r3, #1
 80234c4:	6163      	str	r3, [r4, #20]
  return HAL_OK;
 80234c6:	e7b7      	b.n	8023438 <HAL_DMAEx_List_Start_IT+0xc>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80234c8:	2240      	movs	r2, #64	@ 0x40
 80234ca:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80234cc:	2200      	movs	r2, #0
 80234ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80234d2:	e7b0      	b.n	8023436 <HAL_DMAEx_List_Start_IT+0xa>

080234d4 <FLASH_Program_QuadWord>:
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80234d4:	4a08      	ldr	r2, [pc, #32]	@ (80234f8 <FLASH_Program_QuadWord+0x24>)
{
 80234d6:	b510      	push	{r4, lr}
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80234d8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80234da:	f043 0302 	orr.w	r3, r3, #2
 80234de:	6293      	str	r3, [r2, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80234e0:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80234e4:	b672      	cpsid	i
}
 80234e6:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 80234e8:	58cc      	ldr	r4, [r1, r3]
 80234ea:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    index--;
  } while (index != 0U);
 80234ec:	3304      	adds	r3, #4
 80234ee:	2b10      	cmp	r3, #16
 80234f0:	d1fa      	bne.n	80234e8 <FLASH_Program_QuadWord+0x14>
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80234f2:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80234f6:	bd10      	pop	{r4, pc}
 80234f8:	40022000 	.word	0x40022000

080234fc <FLASH_Program_QuadWord_OBK>:
  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80234fc:	4a0c      	ldr	r2, [pc, #48]	@ (8023530 <FLASH_Program_QuadWord_OBK+0x34>)
{
 80234fe:	b510      	push	{r4, lr}
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8023500:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023502:	f043 0302 	orr.w	r3, r3, #2
 8023506:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Set ALT_SECT bit */
  SET_BIT((*reg_obkcfgr), pFlash.ProcedureOnGoing & FLASH_OBKCFGR_ALT_SECT);
 8023508:	4b0a      	ldr	r3, [pc, #40]	@ (8023534 <FLASH_Program_QuadWord_OBK+0x38>)
 802350a:	6c14      	ldr	r4, [r2, #64]	@ 0x40
 802350c:	689b      	ldr	r3, [r3, #8]
 802350e:	f003 0304 	and.w	r3, r3, #4
 8023512:	4323      	orrs	r3, r4
 8023514:	6413      	str	r3, [r2, #64]	@ 0x40
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8023516:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 802351a:	b672      	cpsid	i
}
 802351c:	2300      	movs	r3, #0
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 802351e:	58cc      	ldr	r4, [r1, r3]
 8023520:	50c4      	str	r4, [r0, r3]
    dest_addr++;
    src_addr++;
    index--;
  } while (index != 0U);
 8023522:	3304      	adds	r3, #4
 8023524:	2b10      	cmp	r3, #16
 8023526:	d1fa      	bne.n	802351e <FLASH_Program_QuadWord_OBK+0x22>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8023528:	f382 8810 	msr	PRIMASK, r2

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 802352c:	bd10      	pop	{r4, pc}
 802352e:	bf00      	nop
 8023530:	40022000 	.word	0x40022000
 8023534:	2000000c 	.word	0x2000000c

08023538 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8023538:	4b06      	ldr	r3, [pc, #24]	@ (8023554 <HAL_FLASH_Unlock+0x1c>)
 802353a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 802353c:	f010 0001 	ands.w	r0, r0, #1
 8023540:	d007      	beq.n	8023552 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8023542:	4a05      	ldr	r2, [pc, #20]	@ (8023558 <HAL_FLASH_Unlock+0x20>)
 8023544:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8023546:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 802354a:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 802354c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 802354e:	f000 0001 	and.w	r0, r0, #1
}
 8023552:	4770      	bx	lr
 8023554:	40022000 	.word	0x40022000
 8023558:	45670123 	.word	0x45670123

0802355c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 802355c:	4b04      	ldr	r3, [pc, #16]	@ (8023570 <HAL_FLASH_Lock+0x14>)
 802355e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8023560:	f042 0201 	orr.w	r2, r2, #1
 8023564:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 8023566:	6a98      	ldr	r0, [r3, #40]	@ 0x28
  return status;
 8023568:	43c0      	mvns	r0, r0
}
 802356a:	f000 0001 	and.w	r0, r0, #1
 802356e:	4770      	bx	lr
 8023570:	40022000 	.word	0x40022000

08023574 <FLASH_WaitForLastOperation>:
{
 8023574:	b570      	push	{r4, r5, r6, lr}
 8023576:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8023578:	f7fe fcd4 	bl	8021f24 <HAL_GetTick>
 802357c:	4606      	mov	r6, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 802357e:	4c11      	ldr	r4, [pc, #68]	@ (80235c4 <FLASH_WaitForLastOperation+0x50>)
 8023580:	6a23      	ldr	r3, [r4, #32]
 8023582:	f013 0f0b 	tst.w	r3, #11
 8023586:	d10a      	bne.n	802359e <FLASH_WaitForLastOperation+0x2a>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 8023588:	6a23      	ldr	r3, [r4, #32]
  if (errorflag != 0U)
 802358a:	f413 037e 	ands.w	r3, r3, #16646144	@ 0xfe0000
 802358e:	d011      	beq.n	80235b4 <FLASH_WaitForLastOperation+0x40>
    return HAL_ERROR;
 8023590:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 8023592:	490d      	ldr	r1, [pc, #52]	@ (80235c8 <FLASH_WaitForLastOperation+0x54>)
 8023594:	684a      	ldr	r2, [r1, #4]
 8023596:	431a      	orrs	r2, r3
 8023598:	604a      	str	r2, [r1, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 802359a:	6323      	str	r3, [r4, #48]	@ 0x30
}
 802359c:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 802359e:	1c6a      	adds	r2, r5, #1
 80235a0:	d0ee      	beq.n	8023580 <FLASH_WaitForLastOperation+0xc>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80235a2:	f7fe fcbf 	bl	8021f24 <HAL_GetTick>
 80235a6:	1b80      	subs	r0, r0, r6
 80235a8:	42a8      	cmp	r0, r5
 80235aa:	d801      	bhi.n	80235b0 <FLASH_WaitForLastOperation+0x3c>
 80235ac:	2d00      	cmp	r5, #0
 80235ae:	d1e7      	bne.n	8023580 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 80235b0:	2003      	movs	r0, #3
 80235b2:	e7f3      	b.n	802359c <FLASH_WaitForLastOperation+0x28>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80235b4:	6a23      	ldr	r3, [r4, #32]
  return HAL_OK;
 80235b6:	2000      	movs	r0, #0
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80235b8:	03db      	lsls	r3, r3, #15
    (*reg_ccr) = FLASH_FLAG_EOP;
 80235ba:	bf44      	itt	mi
 80235bc:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
 80235c0:	6323      	strmi	r3, [r4, #48]	@ 0x30
 80235c2:	e7eb      	b.n	802359c <FLASH_WaitForLastOperation+0x28>
 80235c4:	40022000 	.word	0x40022000
 80235c8:	2000000c 	.word	0x2000000c

080235cc <HAL_FLASH_Program>:
{
 80235cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80235ce:	2300      	movs	r3, #0
 80235d0:	4f23      	ldr	r7, [pc, #140]	@ (8023660 <HAL_FLASH_Program+0x94>)
{
 80235d2:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80235d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
{
 80235d8:	460d      	mov	r5, r1
 80235da:	4616      	mov	r6, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80235dc:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80235de:	f7ff ffc9 	bl	8023574 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80235e2:	b9e0      	cbnz	r0, 802361e <HAL_FLASH_Program+0x52>
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80235e4:	f024 4200 	bic.w	r2, r4, #2147483648	@ 0x80000000
 80235e8:	2a02      	cmp	r2, #2
    pFlash.ProcedureOnGoing = TypeProgram;
 80235ea:	60bc      	str	r4, [r7, #8]
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80235ec:	d118      	bne.n	8023620 <HAL_FLASH_Program+0x54>
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 80235ee:	4631      	mov	r1, r6
 80235f0:	4628      	mov	r0, r5
 80235f2:	f7ff ff6f 	bl	80234d4 <FLASH_Program_QuadWord>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80235f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80235fa:	f7ff ffbb 	bl	8023574 <FLASH_WaitForLastOperation>
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK | FLASH_OBK | FLASH_OTP | FLASH_OBKCFGR_ALT_SECT)));
 80235fe:	4b19      	ldr	r3, [pc, #100]	@ (8023664 <HAL_FLASH_Program+0x98>)
 8023600:	f024 4130 	bic.w	r1, r4, #2952790016	@ 0xb0000000
 8023604:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8023606:	f021 0104 	bic.w	r1, r1, #4
 802360a:	ea22 0201 	bic.w	r2, r2, r1
 802360e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT)
 8023610:	4a15      	ldr	r2, [pc, #84]	@ (8023668 <HAL_FLASH_Program+0x9c>)
 8023612:	4294      	cmp	r4, r2
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
 8023614:	bf02      	ittt	eq
 8023616:	6c1a      	ldreq	r2, [r3, #64]	@ 0x40
 8023618:	f022 0204 	biceq.w	r2, r2, #4
 802361c:	641a      	streq	r2, [r3, #64]	@ 0x40
}
 802361e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ((TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK) || (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT))
 8023620:	4b12      	ldr	r3, [pc, #72]	@ (802366c <HAL_FLASH_Program+0xa0>)
 8023622:	f024 0104 	bic.w	r1, r4, #4
 8023626:	4299      	cmp	r1, r3
 8023628:	d104      	bne.n	8023634 <HAL_FLASH_Program+0x68>
      FLASH_Program_QuadWord_OBK(FlashAddress, DataAddress);
 802362a:	4631      	mov	r1, r6
 802362c:	4628      	mov	r0, r5
 802362e:	f7ff ff65 	bl	80234fc <FLASH_Program_QuadWord_OBK>
 8023632:	e7e0      	b.n	80235f6 <HAL_FLASH_Program+0x2a>
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_HALFWORD_EDATA)
 8023634:	4b0e      	ldr	r3, [pc, #56]	@ (8023670 <HAL_FLASH_Program+0xa4>)
 8023636:	429a      	cmp	r2, r3
 8023638:	4b0a      	ldr	r3, [pc, #40]	@ (8023664 <HAL_FLASH_Program+0x98>)
 802363a:	d107      	bne.n	802364c <HAL_FLASH_Program+0x80>
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 802363c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 802363e:	f042 0202 	orr.w	r2, r2, #2
 8023642:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8023644:	8833      	ldrh	r3, [r6, #0]
 8023646:	b29b      	uxth	r3, r3
 8023648:	802b      	strh	r3, [r5, #0]
}
 802364a:	e7d4      	b.n	80235f6 <HAL_FLASH_Program+0x2a>
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_WORD_EDATA)
 802364c:	4909      	ldr	r1, [pc, #36]	@ (8023674 <HAL_FLASH_Program+0xa8>)
 802364e:	428a      	cmp	r2, r1
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8023650:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8023652:	f042 0202 	orr.w	r2, r2, #2
 8023656:	629a      	str	r2, [r3, #40]	@ 0x28
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_WORD_EDATA)
 8023658:	d1f4      	bne.n	8023644 <HAL_FLASH_Program+0x78>

    *(__IO uint32_t *)FlashAddress = *(__IO uint32_t *)DataAddress;
 802365a:	6833      	ldr	r3, [r6, #0]
 802365c:	602b      	str	r3, [r5, #0]
}
 802365e:	e7ca      	b.n	80235f6 <HAL_FLASH_Program+0x2a>
 8023660:	2000000c 	.word	0x2000000c
 8023664:	40022000 	.word	0x40022000
 8023668:	10000006 	.word	0x10000006
 802366c:	10000002 	.word	0x10000002
 8023670:	40000002 	.word	0x40000002
 8023674:	60000002 	.word	0x60000002

08023678 <FLASH_MassErase>:
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8023678:	f000 0303 	and.w	r3, r0, #3
 802367c:	2b03      	cmp	r3, #3
 802367e:	d107      	bne.n	8023690 <FLASH_MassErase+0x18>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8023680:	4a0d      	ldr	r2, [pc, #52]	@ (80236b8 <FLASH_MassErase+0x40>)
 8023682:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8023688:	f043 0320 	orr.w	r3, r3, #32
    }

    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 802368c:	6293      	str	r3, [r2, #40]	@ 0x28
    }
  }
}
 802368e:	4770      	bx	lr
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8023690:	07c2      	lsls	r2, r0, #31
 8023692:	d508      	bpl.n	80236a6 <FLASH_MassErase+0x2e>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 8023694:	4a08      	ldr	r2, [pc, #32]	@ (80236b8 <FLASH_MassErase+0x40>)
 8023696:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8023698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802369c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80236a0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80236a4:	6293      	str	r3, [r2, #40]	@ 0x28
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80236a6:	0783      	lsls	r3, r0, #30
 80236a8:	d5f1      	bpl.n	802368e <FLASH_MassErase+0x16>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80236aa:	4a03      	ldr	r2, [pc, #12]	@ (80236b8 <FLASH_MassErase+0x40>)
 80236ac:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80236ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80236b2:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80236b6:	e7e9      	b.n	802368c <FLASH_MassErase+0x14>
 80236b8:	40022000 	.word	0x40022000

080236bc <FLASH_Erase_Sector>:
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80236bc:	4b0c      	ldr	r3, [pc, #48]	@ (80236f0 <FLASH_Erase_Sector+0x34>)
 80236be:	f011 0f01 	tst.w	r1, #1
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80236c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80236c4:	ea4f 1080 	mov.w	r0, r0, lsl #6
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80236c8:	d00a      	beq.n	80236e0 <FLASH_Erase_Sector+0x24>
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80236ca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80236ce:	f422 52fe 	bic.w	r2, r2, #8128	@ 0x1fc0
 80236d2:	629a      	str	r2, [r3, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80236d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80236d6:	4302      	orrs	r2, r0
  else
  {
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80236d8:	f042 0224 	orr.w	r2, r2, #36	@ 0x24
 80236dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 80236de:	4770      	bx	lr
    (*reg_cr) &= ~(FLASH_CR_SNB);
 80236e0:	f422 52fe 	bic.w	r2, r2, #8128	@ 0x1fc0
 80236e4:	629a      	str	r2, [r3, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80236e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80236e8:	4302      	orrs	r2, r0
 80236ea:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80236ee:	e7f3      	b.n	80236d8 <FLASH_Erase_Sector+0x1c>
 80236f0:	40022000 	.word	0x40022000

080236f4 <HAL_FLASHEx_Erase>:
{
 80236f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80236f8:	4e27      	ldr	r6, [pc, #156]	@ (8023798 <HAL_FLASHEx_Erase+0xa4>)
{
 80236fa:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 80236fc:	7833      	ldrb	r3, [r6, #0]
{
 80236fe:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8023700:	2b01      	cmp	r3, #1
 8023702:	d047      	beq.n	8023794 <HAL_FLASHEx_Erase+0xa0>
 8023704:	2301      	movs	r3, #1
 8023706:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8023708:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 802370a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 802370e:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8023710:	f7ff ff30 	bl	8023574 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8023714:	4604      	mov	r4, r0
 8023716:	b9b8      	cbnz	r0, 8023748 <HAL_FLASHEx_Erase+0x54>
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8023718:	f248 0208 	movw	r2, #32776	@ 0x8008
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 802371c:	682b      	ldr	r3, [r5, #0]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 802371e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8023722:	4291      	cmp	r1, r2
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8023724:	60b3      	str	r3, [r6, #8]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8023726:	d114      	bne.n	8023752 <HAL_FLASHEx_Erase+0x5e>
      FLASH_MassErase(pEraseInit->Banks);
 8023728:	6868      	ldr	r0, [r5, #4]
 802372a:	f7ff ffa5 	bl	8023678 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 802372e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8023732:	f7ff ff1f 	bl	8023574 <FLASH_WaitForLastOperation>
 8023736:	4604      	mov	r4, r0
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8023738:	4918      	ldr	r1, [pc, #96]	@ (802379c <HAL_FLASHEx_Erase+0xa8>)
 802373a:	682a      	ldr	r2, [r5, #0]
 802373c:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 802373e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8023742:	ea23 0302 	bic.w	r3, r3, r2
 8023746:	628b      	str	r3, [r1, #40]	@ 0x28
  __HAL_UNLOCK(&pFlash);
 8023748:	2300      	movs	r3, #0
 802374a:	7033      	strb	r3, [r6, #0]
}
 802374c:	4620      	mov	r0, r4
 802374e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (pEraseInit->TypeErase == FLASH_TYPEERASE_OBK_ALT)
 8023752:	4a13      	ldr	r2, [pc, #76]	@ (80237a0 <HAL_FLASHEx_Erase+0xac>)
 8023754:	4293      	cmp	r3, r2
 8023756:	d105      	bne.n	8023764 <HAL_FLASHEx_Erase+0x70>

  /* Access to SECOBKCFGR or NSOBKCFGR registers depends on operation type */
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);

  /* Set OBK Erase Bit */
  SET_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT_ERASE);
 8023758:	4a10      	ldr	r2, [pc, #64]	@ (802379c <HAL_FLASHEx_Erase+0xa8>)
 802375a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 802375c:	f043 0308 	orr.w	r3, r3, #8
 8023760:	6413      	str	r3, [r2, #64]	@ 0x40
 8023762:	e7e4      	b.n	802372e <HAL_FLASHEx_Erase+0x3a>
      *SectorError = 0xFFFFFFFFU;
 8023764:	f04f 33ff 	mov.w	r3, #4294967295
 8023768:	f8c8 3000 	str.w	r3, [r8]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 802376c:	68af      	ldr	r7, [r5, #8]
 802376e:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8023772:	4413      	add	r3, r2
 8023774:	42bb      	cmp	r3, r7
 8023776:	d9df      	bls.n	8023738 <HAL_FLASHEx_Erase+0x44>
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8023778:	4638      	mov	r0, r7
 802377a:	6869      	ldr	r1, [r5, #4]
 802377c:	f7ff ff9e 	bl	80236bc <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8023780:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8023784:	f7ff fef6 	bl	8023574 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8023788:	b110      	cbz	r0, 8023790 <HAL_FLASHEx_Erase+0x9c>
          *SectorError = sector_index;
 802378a:	f8c8 7000 	str.w	r7, [r8]
          break;
 802378e:	e7d2      	b.n	8023736 <HAL_FLASHEx_Erase+0x42>
           sector_index++)
 8023790:	3701      	adds	r7, #1
 8023792:	e7ec      	b.n	802376e <HAL_FLASHEx_Erase+0x7a>
  __HAL_LOCK(&pFlash);
 8023794:	2402      	movs	r4, #2
 8023796:	e7d9      	b.n	802374c <HAL_FLASHEx_Erase+0x58>
 8023798:	2000000c 	.word	0x2000000c
 802379c:	40022000 	.word	0x40022000
 80237a0:	80000008 	.word	0x80000008

080237a4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80237a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237a8:	4b50      	ldr	r3, [pc, #320]	@ (80238ec <HAL_GPIO_Init+0x148>)
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237aa:	f04f 090f 	mov.w	r9, #15
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80237ae:	ea03 2390 	and.w	r3, r3, r0, lsr #10
 80237b2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0U;
 80237b4:	2300      	movs	r3, #0
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80237b6:	4c4e      	ldr	r4, [pc, #312]	@ (80238f0 <HAL_GPIO_Init+0x14c>)
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80237b8:	680a      	ldr	r2, [r1, #0]
 80237ba:	fa32 f503 	lsrs.w	r5, r2, r3
 80237be:	d102      	bne.n	80237c6 <HAL_GPIO_Init+0x22>
      }
    }

    position++;
  }
}
 80237c0:	b003      	add	sp, #12
 80237c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80237c6:	2501      	movs	r5, #1
 80237c8:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0U)
 80237cc:	ea18 0202 	ands.w	r2, r8, r2
 80237d0:	f000 808a 	beq.w	80238e8 <HAL_GPIO_Init+0x144>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80237d4:	684d      	ldr	r5, [r1, #4]
 80237d6:	f025 0710 	bic.w	r7, r5, #16
 80237da:	2f02      	cmp	r7, #2
 80237dc:	d116      	bne.n	802380c <HAL_GPIO_Init+0x68>
        tmp = GPIOx->AFR[position >> 3U];
 80237de:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80237e2:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80237e6:	f003 0e07 	and.w	lr, r3, #7
        tmp = GPIOx->AFR[position >> 3U];
 80237ea:	f8dc 6020 	ldr.w	r6, [ip, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80237ee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80237f2:	fa09 fa0e 	lsl.w	sl, r9, lr
 80237f6:	ea26 0a0a 	bic.w	sl, r6, sl
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80237fa:	690e      	ldr	r6, [r1, #16]
 80237fc:	f006 060f 	and.w	r6, r6, #15
 8023800:	fa06 f60e 	lsl.w	r6, r6, lr
 8023804:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = tmp;
 8023808:	f8cc 6020 	str.w	r6, [ip, #32]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 802380c:	2603      	movs	r6, #3
      tmp = GPIOx->MODER;
 802380e:	f8d0 b000 	ldr.w	fp, [r0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023812:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8023816:	fa06 f60e 	lsl.w	r6, r6, lr
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 802381a:	f005 0a03 	and.w	sl, r5, #3
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 802381e:	ea2b 0b06 	bic.w	fp, fp, r6
 8023822:	ea6f 0c06 	mvn.w	ip, r6
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8023826:	3f01      	subs	r7, #1
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8023828:	fa0a f60e 	lsl.w	r6, sl, lr
 802382c:	ea46 060b 	orr.w	r6, r6, fp
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8023830:	2f01      	cmp	r7, #1
      GPIOx->MODER = tmp;
 8023832:	6006      	str	r6, [r0, #0]
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8023834:	688e      	ldr	r6, [r1, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8023836:	d90b      	bls.n	8023850 <HAL_GPIO_Init+0xac>
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8023838:	f1ba 0f03 	cmp.w	sl, #3
 802383c:	d01a      	beq.n	8023874 <HAL_GPIO_Init+0xd0>
        tmp = GPIOx->PUPDR;
 802383e:	68c7      	ldr	r7, [r0, #12]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8023840:	fa06 f60e 	lsl.w	r6, r6, lr
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8023844:	ea0c 0c07 	and.w	ip, ip, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8023848:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->PUPDR = tmp;
 802384c:	60c6      	str	r6, [r0, #12]
 802384e:	e013      	b.n	8023878 <HAL_GPIO_Init+0xd4>
        tmp = GPIOx->OSPEEDR;
 8023850:	6887      	ldr	r7, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8023852:	ea0c 0a07 	and.w	sl, ip, r7
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8023856:	68cf      	ldr	r7, [r1, #12]
 8023858:	fa07 f70e 	lsl.w	r7, r7, lr
 802385c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = tmp;
 8023860:	6087      	str	r7, [r0, #8]
        tmp = GPIOx->OTYPER;
 8023862:	6847      	ldr	r7, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8023864:	ea27 0808 	bic.w	r8, r7, r8
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8023868:	092f      	lsrs	r7, r5, #4
 802386a:	409f      	lsls	r7, r3
 802386c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = tmp;
 8023870:	6047      	str	r7, [r0, #4]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8023872:	e7e4      	b.n	802383e <HAL_GPIO_Init+0x9a>
 8023874:	2e01      	cmp	r6, #1
 8023876:	d1e2      	bne.n	802383e <HAL_GPIO_Init+0x9a>
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8023878:	00ee      	lsls	r6, r5, #3
 802387a:	d535      	bpl.n	80238e8 <HAL_GPIO_Init+0x144>
        tmp = EXTI->EXTICR[position >> 2U];
 802387c:	f023 0703 	bic.w	r7, r3, #3
 8023880:	f107 4888 	add.w	r8, r7, #1140850688	@ 0x44000000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023884:	f003 0603 	and.w	r6, r3, #3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023888:	9f01      	ldr	r7, [sp, #4]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802388a:	00f6      	lsls	r6, r6, #3
 802388c:	fa09 fe06 	lsl.w	lr, r9, r6
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023890:	fa07 f606 	lsl.w	r6, r7, r6
        tmp &= ~((uint32_t)iocurrent);
 8023894:	43d7      	mvns	r7, r2
 8023896:	f508 3808 	add.w	r8, r8, #139264	@ 0x22000
        tmp = EXTI->EXTICR[position >> 2U];
 802389a:	f8d8 c060 	ldr.w	ip, [r8, #96]	@ 0x60
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 802389e:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80238a2:	ea2c 0c0e 	bic.w	ip, ip, lr
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80238a6:	ea46 060c 	orr.w	r6, r6, ip
        EXTI->EXTICR[position >> 2U] = tmp;
 80238aa:	f8c8 6060 	str.w	r6, [r8, #96]	@ 0x60
        tmp = EXTI->RTSR1;
 80238ae:	6826      	ldr	r6, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 80238b0:	bf0c      	ite	eq
 80238b2:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 80238b4:	4316      	orrne	r6, r2
        EXTI->RTSR1 = tmp;
 80238b6:	6026      	str	r6, [r4, #0]
        tmp = EXTI->FTSR1;
 80238b8:	6866      	ldr	r6, [r4, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80238ba:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        tmp &= ~((uint32_t)iocurrent);
 80238be:	bf0c      	ite	eq
 80238c0:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 80238c2:	4316      	orrne	r6, r2
        EXTI->FTSR1 = tmp;
 80238c4:	6066      	str	r6, [r4, #4]
        tmp = EXTI->EMR1;
 80238c6:	f8d4 6084 	ldr.w	r6, [r4, #132]	@ 0x84
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80238ca:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        tmp &= ~((uint32_t)iocurrent);
 80238ce:	bf0c      	ite	eq
 80238d0:	403e      	andeq	r6, r7
          tmp |= iocurrent;
 80238d2:	4316      	orrne	r6, r2
        EXTI->EMR1 = tmp;
 80238d4:	f8c4 6084 	str.w	r6, [r4, #132]	@ 0x84
        tmp = EXTI->IMR1;
 80238d8:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80238dc:	03ed      	lsls	r5, r5, #15
        tmp &= ~((uint32_t)iocurrent);
 80238de:	bf54      	ite	pl
 80238e0:	403e      	andpl	r6, r7
          tmp |= iocurrent;
 80238e2:	4316      	orrmi	r6, r2
        EXTI->IMR1 = tmp;
 80238e4:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    position++;
 80238e8:	3301      	adds	r3, #1
 80238ea:	e765      	b.n	80237b8 <HAL_GPIO_Init+0x14>
 80238ec:	002f7f7f 	.word	0x002f7f7f
 80238f0:	44022000 	.word	0x44022000

080238f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80238f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80238f8:	2300      	movs	r3, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80238fa:	f04f 0801 	mov.w	r8, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80238fe:	f04f 0e0f 	mov.w	lr, #15
        EXTI->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023902:	f04f 0903 	mov.w	r9, #3
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8023906:	4f2d      	ldr	r7, [pc, #180]	@ (80239bc <HAL_GPIO_DeInit+0xc8>)
        EXTI->IMR1 &= ~(iocurrent);
 8023908:	4a2d      	ldr	r2, [pc, #180]	@ (80239c0 <HAL_GPIO_DeInit+0xcc>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 802390a:	ea07 2790 	and.w	r7, r7, r0, lsr #10
  while ((GPIO_Pin >> position) != 0U)
 802390e:	fa31 f403 	lsrs.w	r4, r1, r3
 8023912:	d101      	bne.n	8023918 <HAL_GPIO_DeInit+0x24>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
  }
}
 8023914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1UL << position);
 8023918:	fa08 fc03 	lsl.w	ip, r8, r3
    if (iocurrent != 0U)
 802391c:	ea1c 0601 	ands.w	r6, ip, r1
 8023920:	d049      	beq.n	80239b6 <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 8023922:	f023 0403 	bic.w	r4, r3, #3
 8023926:	f104 4488 	add.w	r4, r4, #1140850688	@ 0x44000000
 802392a:	f504 3408 	add.w	r4, r4, #139264	@ 0x22000
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802392e:	f003 0503 	and.w	r5, r3, #3
 8023932:	00ed      	lsls	r5, r5, #3
      tmp = EXTI->EXTICR[position >> 2U];
 8023934:	f8d4 a060 	ldr.w	sl, [r4, #96]	@ 0x60
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023938:	fa0e fb05 	lsl.w	fp, lr, r5
 802393c:	ea0b 0a0a 	and.w	sl, fp, sl
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8023940:	fa07 f505 	lsl.w	r5, r7, r5
 8023944:	4555      	cmp	r5, sl
 8023946:	d117      	bne.n	8023978 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 8023948:	f8d2 5080 	ldr.w	r5, [r2, #128]	@ 0x80
 802394c:	ea25 0506 	bic.w	r5, r5, r6
 8023950:	f8c2 5080 	str.w	r5, [r2, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8023954:	f8d2 5084 	ldr.w	r5, [r2, #132]	@ 0x84
 8023958:	ea25 0506 	bic.w	r5, r5, r6
 802395c:	f8c2 5084 	str.w	r5, [r2, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8023960:	6815      	ldr	r5, [r2, #0]
 8023962:	ea25 0506 	bic.w	r5, r5, r6
 8023966:	6015      	str	r5, [r2, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8023968:	6855      	ldr	r5, [r2, #4]
 802396a:	ea25 0506 	bic.w	r5, r5, r6
 802396e:	6055      	str	r5, [r2, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8023970:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8023972:	ea25 050b 	bic.w	r5, r5, fp
 8023976:	6625      	str	r5, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023978:	6805      	ldr	r5, [r0, #0]
 802397a:	005c      	lsls	r4, r3, #1
 802397c:	fa09 f404 	lsl.w	r4, r9, r4
 8023980:	4325      	orrs	r5, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8023982:	08de      	lsrs	r6, r3, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023984:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8023986:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 802398a:	f003 0507 	and.w	r5, r3, #7
 802398e:	f8d6 a020 	ldr.w	sl, [r6, #32]
 8023992:	00ad      	lsls	r5, r5, #2
 8023994:	fa0e f505 	lsl.w	r5, lr, r5
 8023998:	ea2a 0505 	bic.w	r5, sl, r5
 802399c:	6235      	str	r5, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 802399e:	6885      	ldr	r5, [r0, #8]
 80239a0:	ea25 0504 	bic.w	r5, r5, r4
 80239a4:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80239a6:	6845      	ldr	r5, [r0, #4]
 80239a8:	ea25 050c 	bic.w	r5, r5, ip
 80239ac:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80239ae:	68c5      	ldr	r5, [r0, #12]
 80239b0:	ea25 0404 	bic.w	r4, r5, r4
 80239b4:	60c4      	str	r4, [r0, #12]
    position++;
 80239b6:	3301      	adds	r3, #1
 80239b8:	e7a9      	b.n	802390e <HAL_GPIO_DeInit+0x1a>
 80239ba:	bf00      	nop
 80239bc:	002f7f7f 	.word	0x002f7f7f
 80239c0:	44022000 	.word	0x44022000

080239c4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80239c4:	6903      	ldr	r3, [r0, #16]
 80239c6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80239c8:	bf14      	ite	ne
 80239ca:	2001      	movne	r0, #1
 80239cc:	2000      	moveq	r0, #0
 80239ce:	4770      	bx	lr

080239d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80239d0:	b10a      	cbz	r2, 80239d6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80239d2:	6181      	str	r1, [r0, #24]
 80239d4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80239d6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80239d8:	4770      	bx	lr

080239da <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80239da:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80239dc:	ea01 0203 	and.w	r2, r1, r3
 80239e0:	ea21 0103 	bic.w	r1, r1, r3
 80239e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80239e8:	6181      	str	r1, [r0, #24]
}
 80239ea:	4770      	bx	lr

080239ec <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80239ec:	6803      	ldr	r3, [r0, #0]
 80239ee:	699a      	ldr	r2, [r3, #24]
 80239f0:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 80239f2:	bf44      	itt	mi
 80239f4:	2200      	movmi	r2, #0
 80239f6:	629a      	strmi	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80239f8:	699a      	ldr	r2, [r3, #24]
 80239fa:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80239fc:	bf5e      	ittt	pl
 80239fe:	699a      	ldrpl	r2, [r3, #24]
 8023a00:	f042 0201 	orrpl.w	r2, r2, #1
 8023a04:	619a      	strpl	r2, [r3, #24]
  }
}
 8023a06:	4770      	bx	lr

08023a08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8023a08:	b530      	push	{r4, r5, lr}
 8023a0a:	9d03      	ldr	r5, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8023a0c:	6804      	ldr	r4, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8023a0e:	432b      	orrs	r3, r5
 8023a10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8023a14:	4a06      	ldr	r2, [pc, #24]	@ (8023a30 <I2C_TransferConfig+0x28>)
 8023a16:	6860      	ldr	r0, [r4, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8023a18:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8023a1c:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8023a1e:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8023a22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8023a26:	ea20 0002 	bic.w	r0, r0, r2
 8023a2a:	4303      	orrs	r3, r0
 8023a2c:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8023a2e:	bd30      	pop	{r4, r5, pc}
 8023a30:	03ff63ff 	.word	0x03ff63ff

08023a34 <I2C_IsErrorOccurred>:
  uint32_t itflag   = hi2c->Instance->ISR;
 8023a34:	6803      	ldr	r3, [r0, #0]
{
 8023a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 8023a3a:	699c      	ldr	r4, [r3, #24]
{
 8023a3c:	4605      	mov	r5, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8023a3e:	f014 0410 	ands.w	r4, r4, #16
{
 8023a42:	460f      	mov	r7, r1
 8023a44:	4616      	mov	r6, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8023a46:	d06f      	beq.n	8023b28 <I2C_IsErrorOccurred+0xf4>
  uint32_t error_code = 0;
 8023a48:	2400      	movs	r4, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8023a4a:	2210      	movs	r2, #16
  HAL_StatusTypeDef status = HAL_OK;
 8023a4c:	46a0      	mov	r8, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8023a4e:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8023a50:	682b      	ldr	r3, [r5, #0]
 8023a52:	699a      	ldr	r2, [r3, #24]
 8023a54:	0690      	lsls	r0, r2, #26
 8023a56:	d461      	bmi.n	8023b1c <I2C_IsErrorOccurred+0xe8>
 8023a58:	f1b8 0f00 	cmp.w	r8, #0
 8023a5c:	d035      	beq.n	8023aca <I2C_IsErrorOccurred+0x96>
    status = HAL_ERROR;
 8023a5e:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8023a60:	f044 0404 	orr.w	r4, r4, #4
  itflag = hi2c->Instance->ISR;
 8023a64:	682e      	ldr	r6, [r5, #0]
 8023a66:	69b3      	ldr	r3, [r6, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8023a68:	05d9      	lsls	r1, r3, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8023a6a:	bf41      	itttt	mi
 8023a6c:	f44f 7280 	movmi.w	r2, #256	@ 0x100
    status = HAL_ERROR;
 8023a70:	2001      	movmi	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8023a72:	61f2      	strmi	r2, [r6, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8023a74:	f044 0401 	orrmi.w	r4, r4, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8023a78:	055a      	lsls	r2, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8023a7a:	bf41      	itttt	mi
 8023a7c:	f44f 6280 	movmi.w	r2, #1024	@ 0x400
    status = HAL_ERROR;
 8023a80:	2001      	movmi	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8023a82:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8023a86:	61f2      	strmi	r2, [r6, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8023a88:	059b      	lsls	r3, r3, #22
 8023a8a:	d54f      	bpl.n	8023b2c <I2C_IsErrorOccurred+0xf8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8023a8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8023a90:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8023a94:	61f3      	str	r3, [r6, #28]
    I2C_Flush_TXDR(hi2c);
 8023a96:	4628      	mov	r0, r5
 8023a98:	f7ff ffa8 	bl	80239ec <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8023a9c:	6873      	ldr	r3, [r6, #4]
    __HAL_UNLOCK(hi2c);
 8023a9e:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8023aa0:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8023aa4:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8023aa8:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8023aac:	f023 0301 	bic.w	r3, r3, #1
 8023ab0:	6073      	str	r3, [r6, #4]
    hi2c->ErrorCode |= error_code;
 8023ab2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8023ab4:	4323      	orrs	r3, r4
 8023ab6:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8023ab8:	2320      	movs	r3, #32
 8023aba:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8023abe:	2300      	movs	r3, #0
 8023ac0:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8023ac4:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8023ac8:	e032      	b.n	8023b30 <I2C_IsErrorOccurred+0xfc>
      if (Timeout != HAL_MAX_DELAY)
 8023aca:	1c7a      	adds	r2, r7, #1
 8023acc:	d0c1      	beq.n	8023a52 <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023ace:	f7fe fa29 	bl	8021f24 <HAL_GetTick>
 8023ad2:	1b80      	subs	r0, r0, r6
 8023ad4:	42b8      	cmp	r0, r7
 8023ad6:	d801      	bhi.n	8023adc <I2C_IsErrorOccurred+0xa8>
 8023ad8:	2f00      	cmp	r7, #0
 8023ada:	d1b9      	bne.n	8023a50 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8023adc:	682b      	ldr	r3, [r5, #0]
 8023ade:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 8023ae0:	f895 2042 	ldrb.w	r2, [r5, #66]	@ 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8023ae4:	6998      	ldr	r0, [r3, #24]
          tmp2 = hi2c->Mode;
 8023ae6:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8023ae8:	0400      	lsls	r0, r0, #16
 8023aea:	d50a      	bpl.n	8023b02 <I2C_IsErrorOccurred+0xce>
 8023aec:	0449      	lsls	r1, r1, #17
 8023aee:	d408      	bmi.n	8023b02 <I2C_IsErrorOccurred+0xce>
              (tmp1 != I2C_CR2_STOP) && \
 8023af0:	2a20      	cmp	r2, #32
 8023af2:	d006      	beq.n	8023b02 <I2C_IsErrorOccurred+0xce>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8023af4:	685a      	ldr	r2, [r3, #4]
 8023af6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8023afa:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8023afc:	f7fe fa12 	bl	8021f24 <HAL_GetTick>
 8023b00:	4606      	mov	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8023b02:	682b      	ldr	r3, [r5, #0]
 8023b04:	699b      	ldr	r3, [r3, #24]
 8023b06:	069b      	lsls	r3, r3, #26
 8023b08:	d4a2      	bmi.n	8023a50 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8023b0a:	f7fe fa0b 	bl	8021f24 <HAL_GetTick>
 8023b0e:	1b80      	subs	r0, r0, r6
 8023b10:	2819      	cmp	r0, #25
 8023b12:	d9f6      	bls.n	8023b02 <I2C_IsErrorOccurred+0xce>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8023b14:	2420      	movs	r4, #32
              status = HAL_ERROR;
 8023b16:	f04f 0801 	mov.w	r8, #1
 8023b1a:	e799      	b.n	8023a50 <I2C_IsErrorOccurred+0x1c>
    if (status == HAL_OK)
 8023b1c:	f1b8 0f00 	cmp.w	r8, #0
 8023b20:	d19d      	bne.n	8023a5e <I2C_IsErrorOccurred+0x2a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023b22:	2220      	movs	r2, #32
 8023b24:	61da      	str	r2, [r3, #28]
 8023b26:	e79a      	b.n	8023a5e <I2C_IsErrorOccurred+0x2a>
  HAL_StatusTypeDef status = HAL_OK;
 8023b28:	4620      	mov	r0, r4
 8023b2a:	e79b      	b.n	8023a64 <I2C_IsErrorOccurred+0x30>
  if (status != HAL_OK)
 8023b2c:	2800      	cmp	r0, #0
 8023b2e:	d1b2      	bne.n	8023a96 <I2C_IsErrorOccurred+0x62>
}
 8023b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023b34 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8023b34:	b570      	push	{r4, r5, r6, lr}
 8023b36:	4604      	mov	r4, r0
 8023b38:	460d      	mov	r5, r1
 8023b3a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8023b3c:	6823      	ldr	r3, [r4, #0]
 8023b3e:	699b      	ldr	r3, [r3, #24]
 8023b40:	079b      	lsls	r3, r3, #30
 8023b42:	d501      	bpl.n	8023b48 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8023b44:	2000      	movs	r0, #0
 8023b46:	e01f      	b.n	8023b88 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023b48:	4632      	mov	r2, r6
 8023b4a:	4629      	mov	r1, r5
 8023b4c:	4620      	mov	r0, r4
 8023b4e:	f7ff ff71 	bl	8023a34 <I2C_IsErrorOccurred>
 8023b52:	b9c0      	cbnz	r0, 8023b86 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8023b54:	1c6a      	adds	r2, r5, #1
 8023b56:	d0f1      	beq.n	8023b3c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023b58:	f7fe f9e4 	bl	8021f24 <HAL_GetTick>
 8023b5c:	1b80      	subs	r0, r0, r6
 8023b5e:	42a8      	cmp	r0, r5
 8023b60:	d801      	bhi.n	8023b66 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8023b62:	2d00      	cmp	r5, #0
 8023b64:	d1ea      	bne.n	8023b3c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8023b66:	6823      	ldr	r3, [r4, #0]
 8023b68:	699b      	ldr	r3, [r3, #24]
 8023b6a:	f013 0302 	ands.w	r3, r3, #2
 8023b6e:	d1e5      	bne.n	8023b3c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023b70:	6c62      	ldr	r2, [r4, #68]	@ 0x44
          __HAL_UNLOCK(hi2c);
 8023b72:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023b76:	f042 0220 	orr.w	r2, r2, #32
 8023b7a:	6462      	str	r2, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8023b7c:	2220      	movs	r2, #32
 8023b7e:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8023b82:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8023b86:	2001      	movs	r0, #1
}
 8023b88:	bd70      	pop	{r4, r5, r6, pc}

08023b8a <I2C_WaitOnFlagUntilTimeout>:
{
 8023b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023b8e:	4604      	mov	r4, r0
 8023b90:	460f      	mov	r7, r1
 8023b92:	4616      	mov	r6, r2
 8023b94:	461d      	mov	r5, r3
 8023b96:	f8dd 8018 	ldr.w	r8, [sp, #24]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8023b9a:	6823      	ldr	r3, [r4, #0]
 8023b9c:	699b      	ldr	r3, [r3, #24]
 8023b9e:	ea37 0303 	bics.w	r3, r7, r3
 8023ba2:	bf0c      	ite	eq
 8023ba4:	2301      	moveq	r3, #1
 8023ba6:	2300      	movne	r3, #0
 8023ba8:	42b3      	cmp	r3, r6
 8023baa:	d001      	beq.n	8023bb0 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8023bac:	2000      	movs	r0, #0
 8023bae:	e025      	b.n	8023bfc <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023bb0:	4642      	mov	r2, r8
 8023bb2:	4629      	mov	r1, r5
 8023bb4:	4620      	mov	r0, r4
 8023bb6:	f7ff ff3d 	bl	8023a34 <I2C_IsErrorOccurred>
 8023bba:	b9f0      	cbnz	r0, 8023bfa <I2C_WaitOnFlagUntilTimeout+0x70>
    if (Timeout != HAL_MAX_DELAY)
 8023bbc:	1c6b      	adds	r3, r5, #1
 8023bbe:	d0ec      	beq.n	8023b9a <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023bc0:	f7fe f9b0 	bl	8021f24 <HAL_GetTick>
 8023bc4:	eba0 0008 	sub.w	r0, r0, r8
 8023bc8:	42a8      	cmp	r0, r5
 8023bca:	d801      	bhi.n	8023bd0 <I2C_WaitOnFlagUntilTimeout+0x46>
 8023bcc:	2d00      	cmp	r5, #0
 8023bce:	d1e4      	bne.n	8023b9a <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8023bd0:	6823      	ldr	r3, [r4, #0]
 8023bd2:	699b      	ldr	r3, [r3, #24]
 8023bd4:	ea37 0303 	bics.w	r3, r7, r3
 8023bd8:	bf0c      	ite	eq
 8023bda:	2301      	moveq	r3, #1
 8023bdc:	2300      	movne	r3, #0
 8023bde:	42b3      	cmp	r3, r6
 8023be0:	d1db      	bne.n	8023b9a <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023be2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8023be4:	f043 0320 	orr.w	r3, r3, #32
 8023be8:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8023bea:	2320      	movs	r3, #32
 8023bec:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8023bf0:	2300      	movs	r3, #0
 8023bf2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8023bf6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023bfa:	2001      	movs	r0, #1
}
 8023bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023c00 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8023c00:	b570      	push	{r4, r5, r6, lr}
 8023c02:	4604      	mov	r4, r0
 8023c04:	460d      	mov	r5, r1
 8023c06:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8023c08:	6823      	ldr	r3, [r4, #0]
 8023c0a:	699b      	ldr	r3, [r3, #24]
 8023c0c:	069b      	lsls	r3, r3, #26
 8023c0e:	d501      	bpl.n	8023c14 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8023c10:	2000      	movs	r0, #0
 8023c12:	e01d      	b.n	8023c50 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8023c14:	4632      	mov	r2, r6
 8023c16:	4629      	mov	r1, r5
 8023c18:	4620      	mov	r0, r4
 8023c1a:	f7ff ff0b 	bl	8023a34 <I2C_IsErrorOccurred>
 8023c1e:	b9b0      	cbnz	r0, 8023c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8023c20:	f7fe f980 	bl	8021f24 <HAL_GetTick>
 8023c24:	1b80      	subs	r0, r0, r6
 8023c26:	42a8      	cmp	r0, r5
 8023c28:	d801      	bhi.n	8023c2e <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8023c2a:	2d00      	cmp	r5, #0
 8023c2c:	d1ec      	bne.n	8023c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8023c2e:	6823      	ldr	r3, [r4, #0]
 8023c30:	699b      	ldr	r3, [r3, #24]
 8023c32:	f013 0320 	ands.w	r3, r3, #32
 8023c36:	d1e7      	bne.n	8023c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023c38:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8023c3a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8023c3e:	f042 0220 	orr.w	r2, r2, #32
 8023c42:	6462      	str	r2, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8023c44:	2220      	movs	r2, #32
 8023c46:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8023c4a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8023c4e:	2001      	movs	r0, #1
}
 8023c50:	bd70      	pop	{r4, r5, r6, pc}

08023c52 <HAL_I2C_Init>:
{
 8023c52:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8023c54:	4604      	mov	r4, r0
 8023c56:	2800      	cmp	r0, #0
 8023c58:	d04e      	beq.n	8023cf8 <HAL_I2C_Init+0xa6>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8023c5a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8023c5e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8023c62:	b91b      	cbnz	r3, 8023c6c <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8023c64:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8023c68:	f7fd fd60 	bl	802172c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8023c6c:	2324      	movs	r3, #36	@ 0x24
 8023c6e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8023c72:	6823      	ldr	r3, [r4, #0]
 8023c74:	681a      	ldr	r2, [r3, #0]
 8023c76:	f022 0201 	bic.w	r2, r2, #1
 8023c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8023c7c:	6862      	ldr	r2, [r4, #4]
 8023c7e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8023c82:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8023c84:	689a      	ldr	r2, [r3, #8]
 8023c86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023c8a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8023c8c:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8023c90:	2901      	cmp	r1, #1
 8023c92:	d106      	bne.n	8023ca2 <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8023c94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8023c98:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023c9a:	685a      	ldr	r2, [r3, #4]
 8023c9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8023ca0:	e007      	b.n	8023cb2 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8023ca2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8023ca6:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8023ca8:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8023caa:	d1f6      	bne.n	8023c9a <HAL_I2C_Init+0x48>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023cac:	685a      	ldr	r2, [r3, #4]
 8023cae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8023cb2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8023cb4:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023cb6:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8023cb8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8023cbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8023cc0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8023cc2:	68da      	ldr	r2, [r3, #12]
 8023cc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023cc8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023cca:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8023cce:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8023cd0:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023cd2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8023cd6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8023cd8:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8023cdc:	430a      	orrs	r2, r1
 8023cde:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8023ce0:	681a      	ldr	r2, [r3, #0]
 8023ce2:	f042 0201 	orr.w	r2, r2, #1
 8023ce6:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8023ce8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023cea:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8023cec:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8023cf0:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8023cf2:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8023cf6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8023cf8:	2001      	movs	r0, #1
 8023cfa:	e7fc      	b.n	8023cf6 <HAL_I2C_Init+0xa4>

08023cfc <HAL_I2C_Mem_Write>:
{
 8023cfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d00:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023d02:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8023d06:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023d08:	2b20      	cmp	r3, #32
{
 8023d0a:	460f      	mov	r7, r1
 8023d0c:	4616      	mov	r6, r2
 8023d0e:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8023d12:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023d16:	f040 80c6 	bne.w	8023ea6 <HAL_I2C_Mem_Write+0x1aa>
    if ((pData == NULL) || (Size == 0U))
 8023d1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023d1c:	b113      	cbz	r3, 8023d24 <HAL_I2C_Mem_Write+0x28>
 8023d1e:	f1ba 0f00 	cmp.w	sl, #0
 8023d22:	d106      	bne.n	8023d32 <HAL_I2C_Mem_Write+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023d24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8023d28:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8023d2a:	2001      	movs	r0, #1
}
 8023d2c:	b003      	add	sp, #12
 8023d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8023d32:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8023d36:	2b01      	cmp	r3, #1
 8023d38:	f000 80b5 	beq.w	8023ea6 <HAL_I2C_Mem_Write+0x1aa>
 8023d3c:	f04f 0b01 	mov.w	fp, #1
 8023d40:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8023d44:	f7fe f8ee 	bl	8021f24 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023d48:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8023d4a:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023d4c:	9000      	str	r0, [sp, #0]
 8023d4e:	465a      	mov	r2, fp
 8023d50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023d54:	4620      	mov	r0, r4
 8023d56:	f7ff ff18 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023d5a:	2800      	cmp	r0, #0
 8023d5c:	d1e5      	bne.n	8023d2a <HAL_I2C_Mem_Write+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8023d5e:	2321      	movs	r3, #33	@ 0x21
 8023d60:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023d64:	2340      	movs	r3, #64	@ 0x40
 8023d66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 8023d6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023d6c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8023d6e:	6263      	str	r3, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023d70:	4b4e      	ldr	r3, [pc, #312]	@ (8023eac <HAL_I2C_Mem_Write+0x1b0>)
    hi2c->XferISR   = NULL;
 8023d72:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023d74:	4639      	mov	r1, r7
 8023d76:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8023d78:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8023d7c:	fa5f f289 	uxtb.w	r2, r9
 8023d80:	9300      	str	r3, [sp, #0]
 8023d82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023d86:	f7ff fe3f 	bl	8023a08 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023d8a:	462a      	mov	r2, r5
 8023d8c:	4641      	mov	r1, r8
 8023d8e:	4620      	mov	r0, r4
 8023d90:	f7ff fed0 	bl	8023b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8023d94:	bb18      	cbnz	r0, 8023dde <HAL_I2C_Mem_Write+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023d96:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023d9a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023d9c:	d115      	bne.n	8023dca <HAL_I2C_Mem_Write+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023d9e:	b2f6      	uxtb	r6, r6
 8023da0:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8023da2:	2200      	movs	r2, #0
 8023da4:	4643      	mov	r3, r8
 8023da6:	2180      	movs	r1, #128	@ 0x80
 8023da8:	4620      	mov	r0, r4
 8023daa:	9500      	str	r5, [sp, #0]
 8023dac:	f7ff feed 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023db0:	b9a8      	cbnz	r0, 8023dde <HAL_I2C_Mem_Write+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023db2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023db4:	b29b      	uxth	r3, r3
 8023db6:	2bff      	cmp	r3, #255	@ 0xff
 8023db8:	d815      	bhi.n	8023de6 <HAL_I2C_Mem_Write+0xea>
      hi2c->XferSize = hi2c->XferCount;
 8023dba:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023dbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 8023dc0:	b292      	uxth	r2, r2
 8023dc2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023dc4:	9000      	str	r0, [sp, #0]
 8023dc6:	b2d2      	uxtb	r2, r2
 8023dc8:	e012      	b.n	8023df0 <HAL_I2C_Mem_Write+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8023dca:	0a32      	lsrs	r2, r6, #8
 8023dcc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023dce:	4641      	mov	r1, r8
 8023dd0:	462a      	mov	r2, r5
 8023dd2:	4620      	mov	r0, r4
 8023dd4:	f7ff feae 	bl	8023b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8023dd8:	b908      	cbnz	r0, 8023dde <HAL_I2C_Mem_Write+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023dda:	6823      	ldr	r3, [r4, #0]
 8023ddc:	e7df      	b.n	8023d9e <HAL_I2C_Mem_Write+0xa2>
      __HAL_UNLOCK(hi2c);
 8023dde:	2300      	movs	r3, #0
 8023de0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023de4:	e7a1      	b.n	8023d2a <HAL_I2C_Mem_Write+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023de6:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8023de8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023dec:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8023dee:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023df0:	4639      	mov	r1, r7
 8023df2:	4620      	mov	r0, r4
 8023df4:	f7ff fe08 	bl	8023a08 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023df8:	462a      	mov	r2, r5
 8023dfa:	4641      	mov	r1, r8
 8023dfc:	4620      	mov	r0, r4
 8023dfe:	f7ff fe99 	bl	8023b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8023e02:	2800      	cmp	r0, #0
 8023e04:	d191      	bne.n	8023d2a <HAL_I2C_Mem_Write+0x2e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8023e06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8023e08:	6822      	ldr	r2, [r4, #0]
 8023e0a:	f813 1b01 	ldrb.w	r1, [r3], #1
 8023e0e:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8023e10:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8023e12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023e14:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8023e16:	3b01      	subs	r3, #1
 8023e18:	b29b      	uxth	r3, r3
 8023e1a:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023e1c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023e1e:	3a01      	subs	r2, #1
 8023e20:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023e22:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8023e24:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023e26:	b1b3      	cbz	r3, 8023e56 <HAL_I2C_Mem_Write+0x15a>
 8023e28:	b9aa      	cbnz	r2, 8023e56 <HAL_I2C_Mem_Write+0x15a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023e2a:	4643      	mov	r3, r8
 8023e2c:	2180      	movs	r1, #128	@ 0x80
 8023e2e:	4620      	mov	r0, r4
 8023e30:	9500      	str	r5, [sp, #0]
 8023e32:	f7ff feaa 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023e36:	2800      	cmp	r0, #0
 8023e38:	f47f af77 	bne.w	8023d2a <HAL_I2C_Mem_Write+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023e3c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023e3e:	b29b      	uxth	r3, r3
 8023e40:	2bff      	cmp	r3, #255	@ 0xff
 8023e42:	d928      	bls.n	8023e96 <HAL_I2C_Mem_Write+0x19a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023e44:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023e46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023e4a:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023e4c:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023e4e:	4639      	mov	r1, r7
 8023e50:	4620      	mov	r0, r4
 8023e52:	f7ff fdd9 	bl	8023a08 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8023e56:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023e58:	b29b      	uxth	r3, r3
 8023e5a:	2b00      	cmp	r3, #0
 8023e5c:	d1cc      	bne.n	8023df8 <HAL_I2C_Mem_Write+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023e5e:	462a      	mov	r2, r5
 8023e60:	4641      	mov	r1, r8
 8023e62:	4620      	mov	r0, r4
 8023e64:	f7ff fecc 	bl	8023c00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023e68:	2800      	cmp	r0, #0
 8023e6a:	f47f af5e 	bne.w	8023d2a <HAL_I2C_Mem_Write+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023e6e:	2120      	movs	r1, #32
 8023e70:	6823      	ldr	r3, [r4, #0]
 8023e72:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8023e74:	685a      	ldr	r2, [r3, #4]
 8023e76:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8023e7a:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8023e7e:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 8023e82:	f022 0201 	bic.w	r2, r2, #1
 8023e86:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8023e88:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8023e8c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023e90:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8023e94:	e74a      	b.n	8023d2c <HAL_I2C_Mem_Write+0x30>
          hi2c->XferSize = hi2c->XferCount;
 8023e96:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023e98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8023e9c:	b292      	uxth	r2, r2
 8023e9e:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023ea0:	9000      	str	r0, [sp, #0]
 8023ea2:	b2d2      	uxtb	r2, r2
 8023ea4:	e7d3      	b.n	8023e4e <HAL_I2C_Mem_Write+0x152>
    __HAL_LOCK(hi2c);
 8023ea6:	2002      	movs	r0, #2
 8023ea8:	e740      	b.n	8023d2c <HAL_I2C_Mem_Write+0x30>
 8023eaa:	bf00      	nop
 8023eac:	80002000 	.word	0x80002000

08023eb0 <HAL_I2C_Mem_Read>:
{
 8023eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023eb4:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023eb6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8023eba:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023ebc:	2b20      	cmp	r3, #32
{
 8023ebe:	460f      	mov	r7, r1
 8023ec0:	4616      	mov	r6, r2
 8023ec2:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8023ec6:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8023eca:	f040 80c9 	bne.w	8024060 <HAL_I2C_Mem_Read+0x1b0>
    if ((pData == NULL) || (Size == 0U))
 8023ece:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8023ed0:	b113      	cbz	r3, 8023ed8 <HAL_I2C_Mem_Read+0x28>
 8023ed2:	f1ba 0f00 	cmp.w	sl, #0
 8023ed6:	d106      	bne.n	8023ee6 <HAL_I2C_Mem_Read+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023ed8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8023edc:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8023ede:	2001      	movs	r0, #1
}
 8023ee0:	b003      	add	sp, #12
 8023ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8023ee6:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8023eea:	2b01      	cmp	r3, #1
 8023eec:	f000 80b8 	beq.w	8024060 <HAL_I2C_Mem_Read+0x1b0>
 8023ef0:	f04f 0b01 	mov.w	fp, #1
 8023ef4:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8023ef8:	f7fe f814 	bl	8021f24 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023efc:	2319      	movs	r3, #25
 8023efe:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8023f00:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023f02:	465a      	mov	r2, fp
 8023f04:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023f08:	4620      	mov	r0, r4
 8023f0a:	f7ff fe3e 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023f0e:	4603      	mov	r3, r0
 8023f10:	2800      	cmp	r0, #0
 8023f12:	d1e4      	bne.n	8023ede <HAL_I2C_Mem_Read+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8023f14:	2222      	movs	r2, #34	@ 0x22
 8023f16:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023f1a:	2240      	movs	r2, #64	@ 0x40
 8023f1c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 8023f20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023f22:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8023f24:	6262      	str	r2, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023f26:	4a4f      	ldr	r2, [pc, #316]	@ (8024064 <HAL_I2C_Mem_Read+0x1b4>)
    hi2c->XferISR   = NULL;
 8023f28:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023f2a:	4639      	mov	r1, r7
 8023f2c:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8023f2e:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8023f32:	9200      	str	r2, [sp, #0]
 8023f34:	fa5f f289 	uxtb.w	r2, r9
 8023f38:	f7ff fd66 	bl	8023a08 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023f3c:	462a      	mov	r2, r5
 8023f3e:	4641      	mov	r1, r8
 8023f40:	4620      	mov	r0, r4
 8023f42:	f7ff fdf7 	bl	8023b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8023f46:	bb20      	cbnz	r0, 8023f92 <HAL_I2C_Mem_Read+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023f48:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023f4c:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8023f4e:	d116      	bne.n	8023f7e <HAL_I2C_Mem_Read+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023f50:	b2f6      	uxtb	r6, r6
 8023f52:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8023f54:	2200      	movs	r2, #0
 8023f56:	4643      	mov	r3, r8
 8023f58:	2140      	movs	r1, #64	@ 0x40
 8023f5a:	4620      	mov	r0, r4
 8023f5c:	9500      	str	r5, [sp, #0]
 8023f5e:	f7ff fe14 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023f62:	b9b0      	cbnz	r0, 8023f92 <HAL_I2C_Mem_Read+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023f64:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023f66:	b29b      	uxth	r3, r3
 8023f68:	2bff      	cmp	r3, #255	@ 0xff
 8023f6a:	4b3f      	ldr	r3, [pc, #252]	@ (8024068 <HAL_I2C_Mem_Read+0x1b8>)
 8023f6c:	d815      	bhi.n	8023f9a <HAL_I2C_Mem_Read+0xea>
      hi2c->XferSize = hi2c->XferCount;
 8023f6e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8023f70:	b292      	uxth	r2, r2
 8023f72:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023f74:	9300      	str	r3, [sp, #0]
 8023f76:	b2d2      	uxtb	r2, r2
 8023f78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023f7c:	e012      	b.n	8023fa4 <HAL_I2C_Mem_Read+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8023f7e:	0a32      	lsrs	r2, r6, #8
 8023f80:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8023f82:	4641      	mov	r1, r8
 8023f84:	462a      	mov	r2, r5
 8023f86:	4620      	mov	r0, r4
 8023f88:	f7ff fdd4 	bl	8023b34 <I2C_WaitOnTXISFlagUntilTimeout>
 8023f8c:	b908      	cbnz	r0, 8023f92 <HAL_I2C_Mem_Read+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8023f8e:	6823      	ldr	r3, [r4, #0]
 8023f90:	e7de      	b.n	8023f50 <HAL_I2C_Mem_Read+0xa0>
      __HAL_UNLOCK(hi2c);
 8023f92:	2300      	movs	r3, #0
 8023f94:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8023f98:	e7a1      	b.n	8023ede <HAL_I2C_Mem_Read+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023f9a:	22ff      	movs	r2, #255	@ 0xff
 8023f9c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023f9e:	9300      	str	r3, [sp, #0]
 8023fa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023fa4:	4639      	mov	r1, r7
 8023fa6:	4620      	mov	r0, r4
 8023fa8:	f7ff fd2e 	bl	8023a08 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8023fac:	4643      	mov	r3, r8
 8023fae:	2200      	movs	r2, #0
 8023fb0:	2104      	movs	r1, #4
 8023fb2:	4620      	mov	r0, r4
 8023fb4:	9500      	str	r5, [sp, #0]
 8023fb6:	f7ff fde8 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023fba:	2800      	cmp	r0, #0
 8023fbc:	d18f      	bne.n	8023ede <HAL_I2C_Mem_Read+0x2e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8023fbe:	6823      	ldr	r3, [r4, #0]
 8023fc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8023fc2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8023fc4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8023fc6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8023fc8:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8023fca:	3301      	adds	r3, #1
 8023fcc:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8023fce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023fd0:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8023fd2:	3b01      	subs	r3, #1
 8023fd4:	b29b      	uxth	r3, r3
 8023fd6:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023fd8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8023fda:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023fdc:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8023fde:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023fe0:	b1b3      	cbz	r3, 8024010 <HAL_I2C_Mem_Read+0x160>
 8023fe2:	b9aa      	cbnz	r2, 8024010 <HAL_I2C_Mem_Read+0x160>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023fe4:	4643      	mov	r3, r8
 8023fe6:	2180      	movs	r1, #128	@ 0x80
 8023fe8:	4620      	mov	r0, r4
 8023fea:	9500      	str	r5, [sp, #0]
 8023fec:	f7ff fdcd 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 8023ff0:	2800      	cmp	r0, #0
 8023ff2:	f47f af74 	bne.w	8023ede <HAL_I2C_Mem_Read+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023ff6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8023ff8:	b29b      	uxth	r3, r3
 8023ffa:	2bff      	cmp	r3, #255	@ 0xff
 8023ffc:	d928      	bls.n	8024050 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023ffe:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8024000:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8024004:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8024006:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8024008:	4639      	mov	r1, r7
 802400a:	4620      	mov	r0, r4
 802400c:	f7ff fcfc 	bl	8023a08 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8024010:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8024012:	b29b      	uxth	r3, r3
 8024014:	2b00      	cmp	r3, #0
 8024016:	d1c9      	bne.n	8023fac <HAL_I2C_Mem_Read+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8024018:	462a      	mov	r2, r5
 802401a:	4641      	mov	r1, r8
 802401c:	4620      	mov	r0, r4
 802401e:	f7ff fdef 	bl	8023c00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8024022:	2800      	cmp	r0, #0
 8024024:	f47f af5b 	bne.w	8023ede <HAL_I2C_Mem_Read+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8024028:	2120      	movs	r1, #32
 802402a:	6823      	ldr	r3, [r4, #0]
 802402c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 802402e:	685a      	ldr	r2, [r3, #4]
 8024030:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8024034:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8024038:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 802403c:	f022 0201 	bic.w	r2, r2, #1
 8024040:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8024042:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8024046:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 802404a:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 802404e:	e747      	b.n	8023ee0 <HAL_I2C_Mem_Read+0x30>
          hi2c->XferSize = hi2c->XferCount;
 8024050:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8024052:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8024056:	b292      	uxth	r2, r2
 8024058:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 802405a:	9000      	str	r0, [sp, #0]
 802405c:	b2d2      	uxtb	r2, r2
 802405e:	e7d3      	b.n	8024008 <HAL_I2C_Mem_Read+0x158>
    __HAL_LOCK(hi2c);
 8024060:	2002      	movs	r0, #2
 8024062:	e73d      	b.n	8023ee0 <HAL_I2C_Mem_Read+0x30>
 8024064:	80002000 	.word	0x80002000
 8024068:	80002400 	.word	0x80002400

0802406c <HAL_I2C_IsDeviceReady>:
{
 802406c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8024070:	461d      	mov	r5, r3
  __IO uint32_t I2C_Trials = 0UL;
 8024072:	2300      	movs	r3, #0
 8024074:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8024076:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 802407a:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 802407c:	2b20      	cmp	r3, #32
{
 802407e:	4617      	mov	r7, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8024080:	d179      	bne.n	8024176 <HAL_I2C_IsDeviceReady+0x10a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8024082:	6803      	ldr	r3, [r0, #0]
 8024084:	699b      	ldr	r3, [r3, #24]
 8024086:	f413 4300 	ands.w	r3, r3, #32768	@ 0x8000
 802408a:	d174      	bne.n	8024176 <HAL_I2C_IsDeviceReady+0x10a>
    __HAL_LOCK(hi2c);
 802408c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8024090:	2a01      	cmp	r2, #1
 8024092:	d070      	beq.n	8024176 <HAL_I2C_IsDeviceReady+0x10a>
 8024094:	2201      	movs	r2, #1
 8024096:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 802409a:	2224      	movs	r2, #36	@ 0x24
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 802409c:	f3c1 0609 	ubfx	r6, r1, #0, #10
 80240a0:	f046 7800 	orr.w	r8, r6, #33554432	@ 0x2000000
    hi2c->State = HAL_I2C_STATE_BUSY;
 80240a4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80240a8:	f448 5820 	orr.w	r8, r8, #10240	@ 0x2800
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80240ac:	6443      	str	r3, [r0, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80240ae:	68e3      	ldr	r3, [r4, #12]
 80240b0:	6822      	ldr	r2, [r4, #0]
 80240b2:	2b01      	cmp	r3, #1
 80240b4:	bf12      	itee	ne
 80240b6:	4643      	movne	r3, r8
 80240b8:	f046 7300 	orreq.w	r3, r6, #33554432	@ 0x2000000
 80240bc:	f443 5300 	orreq.w	r3, r3, #8192	@ 0x2000
 80240c0:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 80240c2:	f7fd ff2f 	bl	8021f24 <HAL_GetTick>
 80240c6:	4681      	mov	r9, r0
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80240c8:	6822      	ldr	r2, [r4, #0]
 80240ca:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80240cc:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80240ce:	f3c3 1340 	ubfx	r3, r3, #5, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80240d2:	f3c2 1200 	ubfx	r2, r2, #4, #1
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80240d6:	4313      	orrs	r3, r2
 80240d8:	d01d      	beq.n	8024116 <HAL_I2C_IsDeviceReady+0xaa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80240da:	6823      	ldr	r3, [r4, #0]
 80240dc:	699a      	ldr	r2, [r3, #24]
 80240de:	f012 0a10 	ands.w	sl, r2, #16
 80240e2:	d138      	bne.n	8024156 <HAL_I2C_IsDeviceReady+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80240e4:	462b      	mov	r3, r5
 80240e6:	4652      	mov	r2, sl
 80240e8:	2120      	movs	r1, #32
 80240ea:	4620      	mov	r0, r4
 80240ec:	f8cd 9000 	str.w	r9, [sp]
 80240f0:	f7ff fd4b 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 80240f4:	b328      	cbz	r0, 8024142 <HAL_I2C_IsDeviceReady+0xd6>
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80240f6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80240f8:	2b04      	cmp	r3, #4
 80240fa:	d104      	bne.n	8024106 <HAL_I2C_IsDeviceReady+0x9a>
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80240fc:	2220      	movs	r2, #32
 80240fe:	6823      	ldr	r3, [r4, #0]
 8024100:	61da      	str	r2, [r3, #28]
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8024102:	f8c4 a044 	str.w	sl, [r4, #68]	@ 0x44
      I2C_Trials++;
 8024106:	9b03      	ldr	r3, [sp, #12]
 8024108:	3301      	adds	r3, #1
 802410a:	9303      	str	r3, [sp, #12]
      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 802410c:	9b03      	ldr	r3, [sp, #12]
    } while (I2C_Trials < Trials);
 802410e:	9b03      	ldr	r3, [sp, #12]
 8024110:	42bb      	cmp	r3, r7
 8024112:	d3cc      	bcc.n	80240ae <HAL_I2C_IsDeviceReady+0x42>
 8024114:	e009      	b.n	802412a <HAL_I2C_IsDeviceReady+0xbe>
        if (Timeout != HAL_MAX_DELAY)
 8024116:	1c6b      	adds	r3, r5, #1
 8024118:	d0d6      	beq.n	80240c8 <HAL_I2C_IsDeviceReady+0x5c>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 802411a:	f7fd ff03 	bl	8021f24 <HAL_GetTick>
 802411e:	eba0 0009 	sub.w	r0, r0, r9
 8024122:	42a8      	cmp	r0, r5
 8024124:	d801      	bhi.n	802412a <HAL_I2C_IsDeviceReady+0xbe>
 8024126:	2d00      	cmp	r5, #0
 8024128:	d1ce      	bne.n	80240c8 <HAL_I2C_IsDeviceReady+0x5c>
    hi2c->State = HAL_I2C_STATE_READY;
 802412a:	2320      	movs	r3, #32
 802412c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8024130:	6c63      	ldr	r3, [r4, #68]	@ 0x44
            return HAL_ERROR;
 8024132:	2001      	movs	r0, #1
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8024134:	f043 0320 	orr.w	r3, r3, #32
 8024138:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 802413a:	2300      	movs	r3, #0
 802413c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8024140:	e006      	b.n	8024150 <HAL_I2C_IsDeviceReady+0xe4>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8024142:	2320      	movs	r3, #32
 8024144:	6822      	ldr	r2, [r4, #0]
 8024146:	61d3      	str	r3, [r2, #28]
          hi2c->State = HAL_I2C_STATE_READY;
 8024148:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          __HAL_UNLOCK(hi2c);
 802414c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 8024150:	b004      	add	sp, #16
 8024152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8024156:	2210      	movs	r2, #16
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8024158:	2120      	movs	r1, #32
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 802415a:	61da      	str	r2, [r3, #28]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 802415c:	4620      	mov	r0, r4
 802415e:	462b      	mov	r3, r5
 8024160:	2200      	movs	r2, #0
 8024162:	f8cd 9000 	str.w	r9, [sp]
 8024166:	f7ff fd10 	bl	8023b8a <I2C_WaitOnFlagUntilTimeout>
 802416a:	2800      	cmp	r0, #0
 802416c:	d1cb      	bne.n	8024106 <HAL_I2C_IsDeviceReady+0x9a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 802416e:	2220      	movs	r2, #32
 8024170:	6823      	ldr	r3, [r4, #0]
 8024172:	61da      	str	r2, [r3, #28]
 8024174:	e7c7      	b.n	8024106 <HAL_I2C_IsDeviceReady+0x9a>
      return HAL_BUSY;
 8024176:	2002      	movs	r0, #2
 8024178:	e7ea      	b.n	8024150 <HAL_I2C_IsDeviceReady+0xe4>

0802417a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 802417a:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 802417c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 8024180:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8024182:	2a20      	cmp	r2, #32
 8024184:	b2d4      	uxtb	r4, r2
 8024186:	d11c      	bne.n	80241c2 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8024188:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 802418c:	2a01      	cmp	r2, #1
 802418e:	d018      	beq.n	80241c2 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8024190:	2224      	movs	r2, #36	@ 0x24
 8024192:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8024196:	6802      	ldr	r2, [r0, #0]
 8024198:	6810      	ldr	r0, [r2, #0]
 802419a:	f020 0001 	bic.w	r0, r0, #1
 802419e:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80241a0:	6810      	ldr	r0, [r2, #0]
 80241a2:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80241a6:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80241a8:	6810      	ldr	r0, [r2, #0]
 80241aa:	4301      	orrs	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80241ac:	2000      	movs	r0, #0
    hi2c->Instance->CR1 |= AnalogFilter;
 80241ae:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80241b0:	6811      	ldr	r1, [r2, #0]
 80241b2:	f041 0101 	orr.w	r1, r1, #1
 80241b6:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80241b8:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80241bc:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80241c0:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 80241c2:	2002      	movs	r0, #2
 80241c4:	e7fc      	b.n	80241c0 <HAL_I2CEx_ConfigAnalogFilter+0x46>

080241c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80241c6:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80241c8:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 80241cc:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80241ce:	2a20      	cmp	r2, #32
 80241d0:	b2d4      	uxtb	r4, r2
 80241d2:	d11b      	bne.n	802420c <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80241d4:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80241d8:	2a01      	cmp	r2, #1
 80241da:	d017      	beq.n	802420c <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80241dc:	2224      	movs	r2, #36	@ 0x24
 80241de:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80241e2:	6802      	ldr	r2, [r0, #0]
 80241e4:	6810      	ldr	r0, [r2, #0]
 80241e6:	f020 0001 	bic.w	r0, r0, #1
 80241ea:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80241ec:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80241ee:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80241f2:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80241f6:	2000      	movs	r0, #0
    hi2c->Instance->CR1 = tmpreg;
 80241f8:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80241fa:	6811      	ldr	r1, [r2, #0]
 80241fc:	f041 0101 	orr.w	r1, r1, #1
 8024200:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8024202:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8024206:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 802420a:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 802420c:	2002      	movs	r0, #2
 802420e:	e7fc      	b.n	802420a <HAL_I2CEx_ConfigDigitalFilter+0x44>

08024210 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024210:	4a03      	ldr	r2, [pc, #12]	@ (8024220 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 8024212:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024214:	6813      	ldr	r3, [r2, #0]
 8024216:	f043 0301 	orr.w	r3, r3, #1
 802421a:	6013      	str	r3, [r2, #0]
}
 802421c:	4770      	bx	lr
 802421e:	bf00      	nop
 8024220:	40030400 	.word	0x40030400

08024224 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 8024224:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 8024226:	2302      	movs	r3, #2
 8024228:	4c0b      	ldr	r4, [pc, #44]	@ (8024258 <HAL_ICACHE_Disable+0x34>)
 802422a:	60e3      	str	r3, [r4, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 802422c:	6823      	ldr	r3, [r4, #0]
 802422e:	f023 0301 	bic.w	r3, r3, #1
 8024232:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8024234:	f7fd fe76 	bl	8021f24 <HAL_GetTick>
 8024238:	4605      	mov	r5, r0

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 802423a:	6820      	ldr	r0, [r4, #0]
 802423c:	f010 0001 	ands.w	r0, r0, #1
 8024240:	d100      	bne.n	8024244 <HAL_ICACHE_Disable+0x20>
      }
    }
  }

  return status;
}
 8024242:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 8024244:	f7fd fe6e 	bl	8021f24 <HAL_GetTick>
 8024248:	1b40      	subs	r0, r0, r5
 802424a:	2801      	cmp	r0, #1
 802424c:	d9f5      	bls.n	802423a <HAL_ICACHE_Disable+0x16>
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 802424e:	6823      	ldr	r3, [r4, #0]
 8024250:	07db      	lsls	r3, r3, #31
 8024252:	d5f2      	bpl.n	802423a <HAL_ICACHE_Disable+0x16>
        status = HAL_TIMEOUT;
 8024254:	2003      	movs	r0, #3
 8024256:	e7f4      	b.n	8024242 <HAL_ICACHE_Disable+0x1e>
 8024258:	40030400 	.word	0x40030400

0802425c <HAL_IWDG_MspInit>:
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 802425c:	4770      	bx	lr

0802425e <HAL_IWDG_Init>:
{
 802425e:	b538      	push	{r3, r4, r5, lr}
  if (hiwdg == NULL)
 8024260:	4604      	mov	r4, r0
 8024262:	2800      	cmp	r0, #0
 8024264:	d042      	beq.n	80242ec <HAL_IWDG_Init+0x8e>
  HAL_IWDG_MspInit(hiwdg);
 8024266:	f7ff fff9 	bl	802425c <HAL_IWDG_MspInit>
  __HAL_IWDG_START(hiwdg);
 802426a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 802426e:	6823      	ldr	r3, [r4, #0]
 8024270:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8024272:	f245 5255 	movw	r2, #21845	@ 0x5555
 8024276:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8024278:	6862      	ldr	r2, [r4, #4]
 802427a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 802427c:	68a2      	ldr	r2, [r4, #8]
 802427e:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 8024280:	f7fd fe50 	bl	8021f24 <HAL_GetTick>
 8024284:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 8024286:	6822      	ldr	r2, [r4, #0]
 8024288:	68d3      	ldr	r3, [r2, #12]
 802428a:	0798      	lsls	r0, r3, #30
 802428c:	d412      	bmi.n	80242b4 <HAL_IWDG_Init+0x56>
  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 802428e:	6923      	ldr	r3, [r4, #16]
 8024290:	b9db      	cbnz	r3, 80242ca <HAL_IWDG_Init+0x6c>
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 8024292:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8024296:	6153      	str	r3, [r2, #20]
  tickstart = HAL_GetTick();
 8024298:	f7fd fe44 	bl	8021f24 <HAL_GetTick>
 802429c:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 802429e:	6823      	ldr	r3, [r4, #0]
 80242a0:	68da      	ldr	r2, [r3, #12]
 80242a2:	0712      	lsls	r2, r2, #28
 80242a4:	d114      	bne.n	80242d0 <HAL_IWDG_Init+0x72>
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80242a6:	6919      	ldr	r1, [r3, #16]
 80242a8:	68e2      	ldr	r2, [r4, #12]
 80242aa:	4291      	cmp	r1, r2
 80242ac:	d01a      	beq.n	80242e4 <HAL_IWDG_Init+0x86>
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80242ae:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 80242b0:	2000      	movs	r0, #0
 80242b2:	e009      	b.n	80242c8 <HAL_IWDG_Init+0x6a>
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80242b4:	f7fd fe36 	bl	8021f24 <HAL_GetTick>
 80242b8:	1b40      	subs	r0, r0, r5
 80242ba:	2821      	cmp	r0, #33	@ 0x21
 80242bc:	d9e3      	bls.n	8024286 <HAL_IWDG_Init+0x28>
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80242be:	6823      	ldr	r3, [r4, #0]
 80242c0:	68db      	ldr	r3, [r3, #12]
 80242c2:	079b      	lsls	r3, r3, #30
 80242c4:	d5df      	bpl.n	8024286 <HAL_IWDG_Init+0x28>
        return HAL_TIMEOUT;
 80242c6:	2003      	movs	r0, #3
}
 80242c8:	bd38      	pop	{r3, r4, r5, pc}
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 80242ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80242ce:	e7e2      	b.n	8024296 <HAL_IWDG_Init+0x38>
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80242d0:	f7fd fe28 	bl	8021f24 <HAL_GetTick>
 80242d4:	1b40      	subs	r0, r0, r5
 80242d6:	2821      	cmp	r0, #33	@ 0x21
 80242d8:	d9e1      	bls.n	802429e <HAL_IWDG_Init+0x40>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80242da:	6823      	ldr	r3, [r4, #0]
 80242dc:	68db      	ldr	r3, [r3, #12]
 80242de:	0719      	lsls	r1, r3, #28
 80242e0:	d1f1      	bne.n	80242c6 <HAL_IWDG_Init+0x68>
 80242e2:	e7dc      	b.n	802429e <HAL_IWDG_Init+0x40>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80242e4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80242e8:	601a      	str	r2, [r3, #0]
 80242ea:	e7e1      	b.n	80242b0 <HAL_IWDG_Init+0x52>
    return HAL_ERROR;
 80242ec:	2001      	movs	r0, #1
 80242ee:	e7eb      	b.n	80242c8 <HAL_IWDG_Init+0x6a>

080242f0 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80242f0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80242f4:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 80242f6:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80242f8:	601a      	str	r2, [r3, #0]
}
 80242fa:	4770      	bx	lr

080242fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80242fc:	4a02      	ldr	r2, [pc, #8]	@ (8024308 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80242fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8024300:	f043 0301 	orr.w	r3, r3, #1
 8024304:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8024306:	4770      	bx	lr
 8024308:	44020800 	.word	0x44020800

0802430c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 802430c:	4b4e      	ldr	r3, [pc, #312]	@ (8024448 <HAL_RCC_GetSysClockFreq+0x13c>)
{
 802430e:	b530      	push	{r4, r5, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8024310:	69da      	ldr	r2, [r3, #28]
 8024312:	f002 0218 	and.w	r2, r2, #24
 8024316:	2a08      	cmp	r2, #8
 8024318:	f000 808f 	beq.w	802443a <HAL_RCC_GetSysClockFreq+0x12e>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 802431c:	69da      	ldr	r2, [r3, #28]
 802431e:	f012 0f18 	tst.w	r2, #24
 8024322:	d109      	bne.n	8024338 <HAL_RCC_GetSysClockFreq+0x2c>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8024324:	681a      	ldr	r2, [r3, #0]
 8024326:	4849      	ldr	r0, [pc, #292]	@ (802444c <HAL_RCC_GetSysClockFreq+0x140>)
 8024328:	f012 0f20 	tst.w	r2, #32
 802432c:	d003      	beq.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802432e:	681b      	ldr	r3, [r3, #0]
 8024330:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8024334:	40d8      	lsrs	r0, r3
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
  }

  return sysclockfreq;
}
 8024336:	bd30      	pop	{r4, r5, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8024338:	69da      	ldr	r2, [r3, #28]
 802433a:	f002 0218 	and.w	r2, r2, #24
 802433e:	2a10      	cmp	r2, #16
 8024340:	d07d      	beq.n	802443e <HAL_RCC_GetSysClockFreq+0x132>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8024342:	69da      	ldr	r2, [r3, #28]
 8024344:	f002 0218 	and.w	r2, r2, #24
 8024348:	2a18      	cmp	r2, #24
 802434a:	d17a      	bne.n	8024442 <HAL_RCC_GetSysClockFreq+0x136>
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 802434c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 802434e:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8024350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    if (pllm != 0U)
 8024352:	f415 5f7c 	tst.w	r5, #16128	@ 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8024356:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8024358:	f3c5 2005 	ubfx	r0, r5, #8, #6
    if (pllm != 0U)
 802435c:	d0eb      	beq.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 802435e:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8024362:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8024366:	4362      	muls	r2, r4
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024368:	ee07 0a90 	vmov	s15, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 802436c:	ee06 2a90 	vmov	s13, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8024370:	f001 0203 	and.w	r2, r1, #3
      switch (pllsource)
 8024374:	2a01      	cmp	r2, #1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024376:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 802437a:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 802437e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
      switch (pllsource)
 8024382:	d00f      	beq.n	80243a4 <HAL_RCC_GetSysClockFreq+0x98>
 8024384:	2a03      	cmp	r2, #3
 8024386:	d04a      	beq.n	802441e <HAL_RCC_GetSysClockFreq+0x112>
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 802438a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8024450 <HAL_RCC_GetSysClockFreq+0x144>
 802438e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024392:	ee07 3a90 	vmov	s15, r3
 8024396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802439a:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 802439e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80243a2:	e037      	b.n	8024414 <HAL_RCC_GetSysClockFreq+0x108>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80243a4:	681a      	ldr	r2, [r3, #0]
 80243a6:	0692      	lsls	r2, r2, #26
 80243a8:	d527      	bpl.n	80243fa <HAL_RCC_GetSysClockFreq+0xee>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80243aa:	6819      	ldr	r1, [r3, #0]
 80243ac:	4a27      	ldr	r2, [pc, #156]	@ (802444c <HAL_RCC_GetSysClockFreq+0x140>)
 80243ae:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 80243b2:	40ca      	lsrs	r2, r1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80243b4:	ee07 2a90 	vmov	s15, r2
 80243b8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80243bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80243be:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80243c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80243c6:	ee07 3a10 	vmov	s14, r3
 80243ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80243ce:	ee37 7a26 	vadd.f32	s14, s14, s13
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80243d2:	ee37 7a25 	vadd.f32	s14, s14, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80243d6:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80243da:	4b1b      	ldr	r3, [pc, #108]	@ (8024448 <HAL_RCC_GetSysClockFreq+0x13c>)
 80243dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80243de:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80243e2:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80243e4:	ee07 3a10 	vmov	s14, r3
 80243e8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80243ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80243f0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80243f4:	ee17 0a90 	vmov	r0, s15
 80243f8:	e79d      	b.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80243fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80243fc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8024454 <HAL_RCC_GetSysClockFreq+0x148>
 8024400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024404:	ee07 3a90 	vmov	s15, r3
 8024408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802440c:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8024410:	ee77 7aa5 	vadd.f32	s15, s15, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8024414:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8024418:	ee67 7aa6 	vmul.f32	s15, s15, s13
          break;
 802441c:	e7dd      	b.n	80243da <HAL_RCC_GetSysClockFreq+0xce>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 802441e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8024420:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8024458 <HAL_RCC_GetSysClockFreq+0x14c>
 8024424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8024428:	ee07 3a90 	vmov	s15, r3
 802442c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024430:	ee77 7aa6 	vadd.f32	s15, s15, s13
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8024434:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8024438:	e7ec      	b.n	8024414 <HAL_RCC_GetSysClockFreq+0x108>
    sysclockfreq = CSI_VALUE;
 802443a:	4808      	ldr	r0, [pc, #32]	@ (802445c <HAL_RCC_GetSysClockFreq+0x150>)
 802443c:	e77b      	b.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
    sysclockfreq = HSE_VALUE;
 802443e:	4808      	ldr	r0, [pc, #32]	@ (8024460 <HAL_RCC_GetSysClockFreq+0x154>)
 8024440:	e779      	b.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8024442:	4802      	ldr	r0, [pc, #8]	@ (802444c <HAL_RCC_GetSysClockFreq+0x140>)
  return sysclockfreq;
 8024444:	e777      	b.n	8024336 <HAL_RCC_GetSysClockFreq+0x2a>
 8024446:	bf00      	nop
 8024448:	44020c00 	.word	0x44020c00
 802444c:	03d09000 	.word	0x03d09000
 8024450:	4a742400 	.word	0x4a742400
 8024454:	4c742400 	.word	0x4c742400
 8024458:	4b371b00 	.word	0x4b371b00
 802445c:	003d0900 	.word	0x003d0900
 8024460:	00b71b00 	.word	0x00b71b00

08024464 <HAL_RCC_ClockConfig>:
{
 8024464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024468:	460d      	mov	r5, r1
  if (pClkInitStruct == NULL)
 802446a:	4604      	mov	r4, r0
 802446c:	b910      	cbnz	r0, 8024474 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 802446e:	2001      	movs	r0, #1
}
 8024470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8024474:	4a86      	ldr	r2, [pc, #536]	@ (8024690 <HAL_RCC_ClockConfig+0x22c>)
 8024476:	6813      	ldr	r3, [r2, #0]
 8024478:	f003 030f 	and.w	r3, r3, #15
 802447c:	428b      	cmp	r3, r1
 802447e:	d36f      	bcc.n	8024560 <HAL_RCC_ClockConfig+0xfc>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8024480:	6823      	ldr	r3, [r4, #0]
 8024482:	06de      	lsls	r6, r3, #27
 8024484:	d478      	bmi.n	8024578 <HAL_RCC_ClockConfig+0x114>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8024486:	0718      	lsls	r0, r3, #28
 8024488:	d50d      	bpl.n	80244a6 <HAL_RCC_ClockConfig+0x42>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 802448a:	4982      	ldr	r1, [pc, #520]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 802448c:	6920      	ldr	r0, [r4, #16]
 802448e:	6a0a      	ldr	r2, [r1, #32]
 8024490:	0912      	lsrs	r2, r2, #4
 8024492:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8024496:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8024498:	bf81      	itttt	hi
 802449a:	6a0a      	ldrhi	r2, [r1, #32]
 802449c:	f422 62e0 	bichi.w	r2, r2, #1792	@ 0x700
 80244a0:	ea42 1200 	orrhi.w	r2, r2, r0, lsl #4
 80244a4:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80244a6:	0759      	lsls	r1, r3, #29
 80244a8:	d50b      	bpl.n	80244c2 <HAL_RCC_ClockConfig+0x5e>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80244aa:	497a      	ldr	r1, [pc, #488]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 80244ac:	68e0      	ldr	r0, [r4, #12]
 80244ae:	6a0a      	ldr	r2, [r1, #32]
 80244b0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80244b4:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80244b6:	bf81      	itttt	hi
 80244b8:	6a0a      	ldrhi	r2, [r1, #32]
 80244ba:	f022 0270 	bichi.w	r2, r2, #112	@ 0x70
 80244be:	4302      	orrhi	r2, r0
 80244c0:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80244c2:	079a      	lsls	r2, r3, #30
 80244c4:	d50b      	bpl.n	80244de <HAL_RCC_ClockConfig+0x7a>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80244c6:	4973      	ldr	r1, [pc, #460]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 80244c8:	68a0      	ldr	r0, [r4, #8]
 80244ca:	6a0a      	ldr	r2, [r1, #32]
 80244cc:	f002 020f 	and.w	r2, r2, #15
 80244d0:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80244d2:	bf81      	itttt	hi
 80244d4:	6a0a      	ldrhi	r2, [r1, #32]
 80244d6:	f022 020f 	bichi.w	r2, r2, #15
 80244da:	4302      	orrhi	r2, r0
 80244dc:	620a      	strhi	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80244de:	07df      	lsls	r7, r3, #31
 80244e0:	d459      	bmi.n	8024596 <HAL_RCC_ClockConfig+0x132>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80244e2:	6822      	ldr	r2, [r4, #0]
 80244e4:	0796      	lsls	r6, r2, #30
 80244e6:	f100 80ac 	bmi.w	8024642 <HAL_RCC_ClockConfig+0x1de>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80244ea:	4969      	ldr	r1, [pc, #420]	@ (8024690 <HAL_RCC_ClockConfig+0x22c>)
 80244ec:	680b      	ldr	r3, [r1, #0]
 80244ee:	f003 030f 	and.w	r3, r3, #15
 80244f2:	42ab      	cmp	r3, r5
 80244f4:	f200 80b2 	bhi.w	802465c <HAL_RCC_ClockConfig+0x1f8>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80244f8:	0750      	lsls	r0, r2, #29
 80244fa:	f100 80bb 	bmi.w	8024674 <HAL_RCC_ClockConfig+0x210>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80244fe:	0711      	lsls	r1, r2, #28
 8024500:	d50d      	bpl.n	802451e <HAL_RCC_ClockConfig+0xba>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8024502:	4964      	ldr	r1, [pc, #400]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 8024504:	6920      	ldr	r0, [r4, #16]
 8024506:	6a0b      	ldr	r3, [r1, #32]
 8024508:	091b      	lsrs	r3, r3, #4
 802450a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802450e:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8024510:	bf3f      	itttt	cc
 8024512:	6a0b      	ldrcc	r3, [r1, #32]
 8024514:	f423 63e0 	biccc.w	r3, r3, #1792	@ 0x700
 8024518:	ea43 1300 	orrcc.w	r3, r3, r0, lsl #4
 802451c:	620b      	strcc	r3, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 802451e:	06d3      	lsls	r3, r2, #27
 8024520:	d50d      	bpl.n	802453e <HAL_RCC_ClockConfig+0xda>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8024522:	4a5c      	ldr	r2, [pc, #368]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 8024524:	6961      	ldr	r1, [r4, #20]
 8024526:	6a13      	ldr	r3, [r2, #32]
 8024528:	0a1b      	lsrs	r3, r3, #8
 802452a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802452e:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8024530:	bf3f      	itttt	cc
 8024532:	6a13      	ldrcc	r3, [r2, #32]
 8024534:	f423 43e0 	biccc.w	r3, r3, #28672	@ 0x7000
 8024538:	ea43 2301 	orrcc.w	r3, r3, r1, lsl #8
 802453c:	6213      	strcc	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 802453e:	f7ff fee5 	bl	802430c <HAL_RCC_GetSysClockFreq>
}
 8024542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8024546:	4b53      	ldr	r3, [pc, #332]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 8024548:	4a53      	ldr	r2, [pc, #332]	@ (8024698 <HAL_RCC_ClockConfig+0x234>)
 802454a:	6a1b      	ldr	r3, [r3, #32]
 802454c:	f003 030f 	and.w	r3, r3, #15
 8024550:	5cd3      	ldrb	r3, [r2, r3]
 8024552:	40d8      	lsrs	r0, r3
 8024554:	4b51      	ldr	r3, [pc, #324]	@ (802469c <HAL_RCC_ClockConfig+0x238>)
 8024556:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8024558:	4b51      	ldr	r3, [pc, #324]	@ (80246a0 <HAL_RCC_ClockConfig+0x23c>)
 802455a:	6818      	ldr	r0, [r3, #0]
 802455c:	f7fd bc6a 	b.w	8021e34 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8024560:	6813      	ldr	r3, [r2, #0]
 8024562:	f023 030f 	bic.w	r3, r3, #15
 8024566:	430b      	orrs	r3, r1
 8024568:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802456a:	6813      	ldr	r3, [r2, #0]
 802456c:	f003 030f 	and.w	r3, r3, #15
 8024570:	428b      	cmp	r3, r1
 8024572:	f47f af7c 	bne.w	802446e <HAL_RCC_ClockConfig+0xa>
 8024576:	e783      	b.n	8024480 <HAL_RCC_ClockConfig+0x1c>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8024578:	4946      	ldr	r1, [pc, #280]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 802457a:	6960      	ldr	r0, [r4, #20]
 802457c:	6a0a      	ldr	r2, [r1, #32]
 802457e:	0a12      	lsrs	r2, r2, #8
 8024580:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8024584:	4290      	cmp	r0, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8024586:	bf81      	itttt	hi
 8024588:	6a0a      	ldrhi	r2, [r1, #32]
 802458a:	f422 42e0 	bichi.w	r2, r2, #28672	@ 0x7000
 802458e:	ea42 2200 	orrhi.w	r2, r2, r0, lsl #8
 8024592:	620a      	strhi	r2, [r1, #32]
 8024594:	e777      	b.n	8024486 <HAL_RCC_ClockConfig+0x22>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8024596:	6861      	ldr	r1, [r4, #4]
 8024598:	4b3e      	ldr	r3, [pc, #248]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 802459a:	2903      	cmp	r1, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 802459c:	681a      	ldr	r2, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 802459e:	d11d      	bne.n	80245dc <HAL_RCC_ClockConfig+0x178>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80245a0:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80245a4:	f43f af63 	beq.w	802446e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80245a8:	69da      	ldr	r2, [r3, #28]
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80245aa:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80245ae:	f022 0203 	bic.w	r2, r2, #3
 80245b2:	430a      	orrs	r2, r1
 80245b4:	61da      	str	r2, [r3, #28]
    tickstart = HAL_GetTick();
 80245b6:	f7fd fcb5 	bl	8021f24 <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80245ba:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80245bc:	4606      	mov	r6, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80245be:	2b03      	cmp	r3, #3
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80245c0:	4f34      	ldr	r7, [pc, #208]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80245c2:	d118      	bne.n	80245f6 <HAL_RCC_ClockConfig+0x192>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80245c4:	69fb      	ldr	r3, [r7, #28]
 80245c6:	f003 0318 	and.w	r3, r3, #24
 80245ca:	2b18      	cmp	r3, #24
 80245cc:	d089      	beq.n	80244e2 <HAL_RCC_ClockConfig+0x7e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80245ce:	f7fd fca9 	bl	8021f24 <HAL_GetTick>
 80245d2:	1b80      	subs	r0, r0, r6
 80245d4:	4540      	cmp	r0, r8
 80245d6:	d9f5      	bls.n	80245c4 <HAL_RCC_ClockConfig+0x160>
          return HAL_TIMEOUT;
 80245d8:	2003      	movs	r0, #3
 80245da:	e749      	b.n	8024470 <HAL_RCC_ClockConfig+0xc>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80245dc:	2902      	cmp	r1, #2
 80245de:	d102      	bne.n	80245e6 <HAL_RCC_ClockConfig+0x182>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80245e0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80245e4:	e7de      	b.n	80245a4 <HAL_RCC_ClockConfig+0x140>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80245e6:	2901      	cmp	r1, #1
 80245e8:	d102      	bne.n	80245f0 <HAL_RCC_ClockConfig+0x18c>
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80245ea:	f412 7f00 	tst.w	r2, #512	@ 0x200
 80245ee:	e7d9      	b.n	80245a4 <HAL_RCC_ClockConfig+0x140>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80245f0:	f012 0f02 	tst.w	r2, #2
 80245f4:	e7d6      	b.n	80245a4 <HAL_RCC_ClockConfig+0x140>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80245f6:	2b02      	cmp	r3, #2
 80245f8:	d10b      	bne.n	8024612 <HAL_RCC_ClockConfig+0x1ae>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80245fa:	69fb      	ldr	r3, [r7, #28]
 80245fc:	f003 0318 	and.w	r3, r3, #24
 8024600:	2b10      	cmp	r3, #16
 8024602:	f43f af6e 	beq.w	80244e2 <HAL_RCC_ClockConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8024606:	f7fd fc8d 	bl	8021f24 <HAL_GetTick>
 802460a:	1b80      	subs	r0, r0, r6
 802460c:	4540      	cmp	r0, r8
 802460e:	d9f4      	bls.n	80245fa <HAL_RCC_ClockConfig+0x196>
 8024610:	e7e2      	b.n	80245d8 <HAL_RCC_ClockConfig+0x174>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8024612:	2b01      	cmp	r3, #1
 8024614:	d110      	bne.n	8024638 <HAL_RCC_ClockConfig+0x1d4>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8024616:	69fb      	ldr	r3, [r7, #28]
 8024618:	f003 0318 	and.w	r3, r3, #24
 802461c:	2b08      	cmp	r3, #8
 802461e:	f43f af60 	beq.w	80244e2 <HAL_RCC_ClockConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8024622:	f7fd fc7f 	bl	8021f24 <HAL_GetTick>
 8024626:	1b80      	subs	r0, r0, r6
 8024628:	4540      	cmp	r0, r8
 802462a:	d9f4      	bls.n	8024616 <HAL_RCC_ClockConfig+0x1b2>
 802462c:	e7d4      	b.n	80245d8 <HAL_RCC_ClockConfig+0x174>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 802462e:	f7fd fc79 	bl	8021f24 <HAL_GetTick>
 8024632:	1b80      	subs	r0, r0, r6
 8024634:	4540      	cmp	r0, r8
 8024636:	d8cf      	bhi.n	80245d8 <HAL_RCC_ClockConfig+0x174>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8024638:	69fb      	ldr	r3, [r7, #28]
 802463a:	f013 0f18 	tst.w	r3, #24
 802463e:	d1f6      	bne.n	802462e <HAL_RCC_ClockConfig+0x1ca>
 8024640:	e74f      	b.n	80244e2 <HAL_RCC_ClockConfig+0x7e>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8024642:	4914      	ldr	r1, [pc, #80]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 8024644:	68a0      	ldr	r0, [r4, #8]
 8024646:	6a0b      	ldr	r3, [r1, #32]
 8024648:	f003 030f 	and.w	r3, r3, #15
 802464c:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 802464e:	bf3f      	itttt	cc
 8024650:	6a0b      	ldrcc	r3, [r1, #32]
 8024652:	f023 030f 	biccc.w	r3, r3, #15
 8024656:	4303      	orrcc	r3, r0
 8024658:	620b      	strcc	r3, [r1, #32]
 802465a:	e746      	b.n	80244ea <HAL_RCC_ClockConfig+0x86>
    __HAL_FLASH_SET_LATENCY(FLatency);
 802465c:	680b      	ldr	r3, [r1, #0]
 802465e:	f023 030f 	bic.w	r3, r3, #15
 8024662:	432b      	orrs	r3, r5
 8024664:	600b      	str	r3, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8024666:	680b      	ldr	r3, [r1, #0]
 8024668:	f003 030f 	and.w	r3, r3, #15
 802466c:	42ab      	cmp	r3, r5
 802466e:	f47f aefe 	bne.w	802446e <HAL_RCC_ClockConfig+0xa>
 8024672:	e741      	b.n	80244f8 <HAL_RCC_ClockConfig+0x94>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8024674:	4907      	ldr	r1, [pc, #28]	@ (8024694 <HAL_RCC_ClockConfig+0x230>)
 8024676:	68e0      	ldr	r0, [r4, #12]
 8024678:	6a0b      	ldr	r3, [r1, #32]
 802467a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802467e:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8024680:	bf3f      	itttt	cc
 8024682:	6a0b      	ldrcc	r3, [r1, #32]
 8024684:	f023 0370 	biccc.w	r3, r3, #112	@ 0x70
 8024688:	4303      	orrcc	r3, r0
 802468a:	620b      	strcc	r3, [r1, #32]
 802468c:	e737      	b.n	80244fe <HAL_RCC_ClockConfig+0x9a>
 802468e:	bf00      	nop
 8024690:	40022000 	.word	0x40022000
 8024694:	44020c00 	.word	0x44020c00
 8024698:	0802c388 	.word	0x0802c388
 802469c:	20000000 	.word	0x20000000
 80246a0:	20000008 	.word	0x20000008

080246a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80246a4:	b508      	push	{r3, lr}

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80246a6:	f7ff fe31 	bl	802430c <HAL_RCC_GetSysClockFreq>
 80246aa:	4b06      	ldr	r3, [pc, #24]	@ (80246c4 <HAL_RCC_GetHCLKFreq+0x20>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80246ac:	4a06      	ldr	r2, [pc, #24]	@ (80246c8 <HAL_RCC_GetHCLKFreq+0x24>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80246ae:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80246b0:	f003 030f 	and.w	r3, r3, #15
 80246b4:	5cd3      	ldrb	r3, [r2, r3]
 80246b6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80246ba:	40d8      	lsrs	r0, r3
 80246bc:	4b03      	ldr	r3, [pc, #12]	@ (80246cc <HAL_RCC_GetHCLKFreq+0x28>)
 80246be:	6018      	str	r0, [r3, #0]

  return SystemCoreClock;
}
 80246c0:	bd08      	pop	{r3, pc}
 80246c2:	bf00      	nop
 80246c4:	44020c00 	.word	0x44020c00
 80246c8:	0802c388 	.word	0x0802c388
 80246cc:	20000000 	.word	0x20000000

080246d0 <HAL_RCC_OscConfig>:
{
 80246d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (pOscInitStruct == NULL)
 80246d4:	4604      	mov	r4, r0
 80246d6:	2800      	cmp	r0, #0
 80246d8:	d06a      	beq.n	80247b0 <HAL_RCC_OscConfig+0xe0>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80246da:	4b99      	ldr	r3, [pc, #612]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 80246dc:	69de      	ldr	r6, [r3, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80246de:	6a9f      	ldr	r7, [r3, #40]	@ 0x28
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80246e0:	6803      	ldr	r3, [r0, #0]
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80246e2:	f006 0618 	and.w	r6, r6, #24
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80246e6:	06da      	lsls	r2, r3, #27
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80246e8:	f007 0703 	and.w	r7, r7, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80246ec:	d510      	bpl.n	8024710 <HAL_RCC_OscConfig+0x40>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80246ee:	2e08      	cmp	r6, #8
 80246f0:	69c3      	ldr	r3, [r0, #28]
 80246f2:	d003      	beq.n	80246fc <HAL_RCC_OscConfig+0x2c>
 80246f4:	2e18      	cmp	r6, #24
 80246f6:	d124      	bne.n	8024742 <HAL_RCC_OscConfig+0x72>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80246f8:	2f02      	cmp	r7, #2
 80246fa:	d122      	bne.n	8024742 <HAL_RCC_OscConfig+0x72>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80246fc:	2b00      	cmp	r3, #0
 80246fe:	d057      	beq.n	80247b0 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8024700:	4a8f      	ldr	r2, [pc, #572]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 8024702:	6a21      	ldr	r1, [r4, #32]
 8024704:	6993      	ldr	r3, [r2, #24]
 8024706:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 802470a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802470e:	6193      	str	r3, [r2, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8024710:	6823      	ldr	r3, [r4, #0]
 8024712:	07d9      	lsls	r1, r3, #31
 8024714:	d443      	bmi.n	802479e <HAL_RCC_OscConfig+0xce>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8024716:	6823      	ldr	r3, [r4, #0]
 8024718:	079a      	lsls	r2, r3, #30
 802471a:	f100 809e 	bmi.w	802485a <HAL_RCC_OscConfig+0x18a>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802471e:	6823      	ldr	r3, [r4, #0]
 8024720:	071d      	lsls	r5, r3, #28
 8024722:	f100 80f6 	bmi.w	8024912 <HAL_RCC_OscConfig+0x242>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8024726:	6823      	ldr	r3, [r4, #0]
 8024728:	0758      	lsls	r0, r3, #29
 802472a:	f100 8121 	bmi.w	8024970 <HAL_RCC_OscConfig+0x2a0>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 802472e:	6823      	ldr	r3, [r4, #0]
 8024730:	069b      	lsls	r3, r3, #26
 8024732:	f100 819a 	bmi.w	8024a6a <HAL_RCC_OscConfig+0x39a>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8024736:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8024738:	2900      	cmp	r1, #0
 802473a:	f040 81bb 	bne.w	8024ab4 <HAL_RCC_OscConfig+0x3e4>
  return HAL_OK;
 802473e:	2000      	movs	r0, #0
 8024740:	e01a      	b.n	8024778 <HAL_RCC_OscConfig+0xa8>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8024742:	4d7f      	ldr	r5, [pc, #508]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 8024744:	b1d3      	cbz	r3, 802477c <HAL_RCC_OscConfig+0xac>
        __HAL_RCC_CSI_ENABLE();
 8024746:	682b      	ldr	r3, [r5, #0]
 8024748:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802474c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 802474e:	f7fd fbe9 	bl	8021f24 <HAL_GetTick>
 8024752:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8024754:	682b      	ldr	r3, [r5, #0]
 8024756:	059b      	lsls	r3, r3, #22
 8024758:	d507      	bpl.n	802476a <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 802475a:	69ab      	ldr	r3, [r5, #24]
 802475c:	6a22      	ldr	r2, [r4, #32]
 802475e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8024762:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8024766:	61ab      	str	r3, [r5, #24]
 8024768:	e7d2      	b.n	8024710 <HAL_RCC_OscConfig+0x40>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 802476a:	f7fd fbdb 	bl	8021f24 <HAL_GetTick>
 802476e:	eba0 0008 	sub.w	r0, r0, r8
 8024772:	2802      	cmp	r0, #2
 8024774:	d9ee      	bls.n	8024754 <HAL_RCC_OscConfig+0x84>
            return HAL_TIMEOUT;
 8024776:	2003      	movs	r0, #3
}
 8024778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_CSI_DISABLE();
 802477c:	682b      	ldr	r3, [r5, #0]
 802477e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8024782:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024784:	f7fd fbce 	bl	8021f24 <HAL_GetTick>
 8024788:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 802478a:	682b      	ldr	r3, [r5, #0]
 802478c:	0598      	lsls	r0, r3, #22
 802478e:	d5bf      	bpl.n	8024710 <HAL_RCC_OscConfig+0x40>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8024790:	f7fd fbc8 	bl	8021f24 <HAL_GetTick>
 8024794:	eba0 0008 	sub.w	r0, r0, r8
 8024798:	2802      	cmp	r0, #2
 802479a:	d9f6      	bls.n	802478a <HAL_RCC_OscConfig+0xba>
 802479c:	e7eb      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 802479e:	2e10      	cmp	r6, #16
 80247a0:	6863      	ldr	r3, [r4, #4]
 80247a2:	d003      	beq.n	80247ac <HAL_RCC_OscConfig+0xdc>
 80247a4:	2e18      	cmp	r6, #24
 80247a6:	d105      	bne.n	80247b4 <HAL_RCC_OscConfig+0xe4>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80247a8:	2f03      	cmp	r7, #3
 80247aa:	d103      	bne.n	80247b4 <HAL_RCC_OscConfig+0xe4>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80247ac:	2b00      	cmp	r3, #0
 80247ae:	d1b2      	bne.n	8024716 <HAL_RCC_OscConfig+0x46>
    return HAL_ERROR;
 80247b0:	2001      	movs	r0, #1
 80247b2:	e7e1      	b.n	8024778 <HAL_RCC_OscConfig+0xa8>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80247b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80247b8:	4d61      	ldr	r5, [pc, #388]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 80247ba:	d112      	bne.n	80247e2 <HAL_RCC_OscConfig+0x112>
 80247bc:	682b      	ldr	r3, [r5, #0]
 80247be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80247c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80247c4:	f7fd fbae 	bl	8021f24 <HAL_GetTick>
 80247c8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80247ca:	f8df 8174 	ldr.w	r8, [pc, #372]	@ 8024940 <HAL_RCC_OscConfig+0x270>
 80247ce:	f8d8 3000 	ldr.w	r3, [r8]
 80247d2:	039b      	lsls	r3, r3, #14
 80247d4:	d49f      	bmi.n	8024716 <HAL_RCC_OscConfig+0x46>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80247d6:	f7fd fba5 	bl	8021f24 <HAL_GetTick>
 80247da:	1b40      	subs	r0, r0, r5
 80247dc:	2864      	cmp	r0, #100	@ 0x64
 80247de:	d9f6      	bls.n	80247ce <HAL_RCC_OscConfig+0xfe>
 80247e0:	e7c9      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80247e2:	b9c3      	cbnz	r3, 8024816 <HAL_RCC_OscConfig+0x146>
 80247e4:	682b      	ldr	r3, [r5, #0]
 80247e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80247ea:	602b      	str	r3, [r5, #0]
 80247ec:	682b      	ldr	r3, [r5, #0]
 80247ee:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80247f2:	602b      	str	r3, [r5, #0]
 80247f4:	682b      	ldr	r3, [r5, #0]
 80247f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80247fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80247fc:	f7fd fb92 	bl	8021f24 <HAL_GetTick>
 8024800:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8024802:	682b      	ldr	r3, [r5, #0]
 8024804:	0398      	lsls	r0, r3, #14
 8024806:	d586      	bpl.n	8024716 <HAL_RCC_OscConfig+0x46>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8024808:	f7fd fb8c 	bl	8021f24 <HAL_GetTick>
 802480c:	eba0 0008 	sub.w	r0, r0, r8
 8024810:	2864      	cmp	r0, #100	@ 0x64
 8024812:	d9f6      	bls.n	8024802 <HAL_RCC_OscConfig+0x132>
 8024814:	e7af      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8024816:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 802481a:	d108      	bne.n	802482e <HAL_RCC_OscConfig+0x15e>
 802481c:	682b      	ldr	r3, [r5, #0]
 802481e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8024822:	602b      	str	r3, [r5, #0]
 8024824:	682b      	ldr	r3, [r5, #0]
 8024826:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 802482a:	602b      	str	r3, [r5, #0]
 802482c:	e7c6      	b.n	80247bc <HAL_RCC_OscConfig+0xec>
 802482e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8024832:	682b      	ldr	r3, [r5, #0]
 8024834:	d106      	bne.n	8024844 <HAL_RCC_OscConfig+0x174>
 8024836:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 802483a:	602b      	str	r3, [r5, #0]
 802483c:	682b      	ldr	r3, [r5, #0]
 802483e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8024842:	e7f2      	b.n	802482a <HAL_RCC_OscConfig+0x15a>
 8024844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8024848:	602b      	str	r3, [r5, #0]
 802484a:	682b      	ldr	r3, [r5, #0]
 802484c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8024850:	602b      	str	r3, [r5, #0]
 8024852:	682b      	ldr	r3, [r5, #0]
 8024854:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8024858:	e7b3      	b.n	80247c2 <HAL_RCC_OscConfig+0xf2>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 802485a:	68e3      	ldr	r3, [r4, #12]
 802485c:	b11e      	cbz	r6, 8024866 <HAL_RCC_OscConfig+0x196>
 802485e:	2e18      	cmp	r6, #24
 8024860:	d12e      	bne.n	80248c0 <HAL_RCC_OscConfig+0x1f0>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8024862:	2f01      	cmp	r7, #1
 8024864:	d12c      	bne.n	80248c0 <HAL_RCC_OscConfig+0x1f0>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8024866:	2b00      	cmp	r3, #0
 8024868:	d0a2      	beq.n	80247b0 <HAL_RCC_OscConfig+0xe0>
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 802486a:	b176      	cbz	r6, 802488a <HAL_RCC_OscConfig+0x1ba>
        tickstart = HAL_GetTick();
 802486c:	f7fd fb5a 	bl	8021f24 <HAL_GetTick>
 8024870:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8024872:	4d33      	ldr	r5, [pc, #204]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 8024874:	682b      	ldr	r3, [r5, #0]
 8024876:	0799      	lsls	r1, r3, #30
 8024878:	d51c      	bpl.n	80248b4 <HAL_RCC_OscConfig+0x1e4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 802487a:	692b      	ldr	r3, [r5, #16]
 802487c:	6962      	ldr	r2, [r4, #20]
 802487e:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8024882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8024886:	612b      	str	r3, [r5, #16]
 8024888:	e749      	b.n	802471e <HAL_RCC_OscConfig+0x4e>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 802488a:	4a2d      	ldr	r2, [pc, #180]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 802488c:	6921      	ldr	r1, [r4, #16]
 802488e:	6813      	ldr	r3, [r2, #0]
 8024890:	f003 0318 	and.w	r3, r3, #24
 8024894:	428b      	cmp	r3, r1
 8024896:	d0e9      	beq.n	802486c <HAL_RCC_OscConfig+0x19c>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8024898:	6813      	ldr	r3, [r2, #0]
 802489a:	f023 0318 	bic.w	r3, r3, #24
 802489e:	430b      	orrs	r3, r1
 80248a0:	6013      	str	r3, [r2, #0]
            (void) HAL_RCC_GetHCLKFreq();
 80248a2:	f7ff feff 	bl	80246a4 <HAL_RCC_GetHCLKFreq>
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80248a6:	4b27      	ldr	r3, [pc, #156]	@ (8024944 <HAL_RCC_OscConfig+0x274>)
 80248a8:	6818      	ldr	r0, [r3, #0]
 80248aa:	f7fd fac3 	bl	8021e34 <HAL_InitTick>
 80248ae:	2800      	cmp	r0, #0
 80248b0:	d0dc      	beq.n	802486c <HAL_RCC_OscConfig+0x19c>
 80248b2:	e77d      	b.n	80247b0 <HAL_RCC_OscConfig+0xe0>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80248b4:	f7fd fb36 	bl	8021f24 <HAL_GetTick>
 80248b8:	1bc0      	subs	r0, r0, r7
 80248ba:	2802      	cmp	r0, #2
 80248bc:	d9da      	bls.n	8024874 <HAL_RCC_OscConfig+0x1a4>
 80248be:	e75a      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80248c0:	4d1f      	ldr	r5, [pc, #124]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 80248c2:	b1ab      	cbz	r3, 80248f0 <HAL_RCC_OscConfig+0x220>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80248c4:	682b      	ldr	r3, [r5, #0]
 80248c6:	6922      	ldr	r2, [r4, #16]
 80248c8:	f023 0318 	bic.w	r3, r3, #24
 80248cc:	4313      	orrs	r3, r2
 80248ce:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 80248d0:	682b      	ldr	r3, [r5, #0]
 80248d2:	f043 0301 	orr.w	r3, r3, #1
 80248d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80248d8:	f7fd fb24 	bl	8021f24 <HAL_GetTick>
 80248dc:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80248de:	682b      	ldr	r3, [r5, #0]
 80248e0:	079a      	lsls	r2, r3, #30
 80248e2:	d4ca      	bmi.n	802487a <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80248e4:	f7fd fb1e 	bl	8021f24 <HAL_GetTick>
 80248e8:	1bc0      	subs	r0, r0, r7
 80248ea:	2802      	cmp	r0, #2
 80248ec:	d9f7      	bls.n	80248de <HAL_RCC_OscConfig+0x20e>
 80248ee:	e742      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_HSI_DISABLE();
 80248f0:	682b      	ldr	r3, [r5, #0]
 80248f2:	f023 0301 	bic.w	r3, r3, #1
 80248f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80248f8:	f7fd fb14 	bl	8021f24 <HAL_GetTick>
 80248fc:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80248fe:	682b      	ldr	r3, [r5, #0]
 8024900:	079b      	lsls	r3, r3, #30
 8024902:	f57f af0c 	bpl.w	802471e <HAL_RCC_OscConfig+0x4e>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8024906:	f7fd fb0d 	bl	8021f24 <HAL_GetTick>
 802490a:	1bc0      	subs	r0, r0, r7
 802490c:	2802      	cmp	r0, #2
 802490e:	d9f6      	bls.n	80248fe <HAL_RCC_OscConfig+0x22e>
 8024910:	e731      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8024912:	69a3      	ldr	r3, [r4, #24]
 8024914:	4d0a      	ldr	r5, [pc, #40]	@ (8024940 <HAL_RCC_OscConfig+0x270>)
 8024916:	b1bb      	cbz	r3, 8024948 <HAL_RCC_OscConfig+0x278>
      __HAL_RCC_LSI_ENABLE();
 8024918:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802491c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8024920:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8024924:	f7fd fafe 	bl	8021f24 <HAL_GetTick>
 8024928:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 802492a:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802492e:	0119      	lsls	r1, r3, #4
 8024930:	f53f aef9 	bmi.w	8024726 <HAL_RCC_OscConfig+0x56>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8024934:	f7fd faf6 	bl	8021f24 <HAL_GetTick>
 8024938:	1bc0      	subs	r0, r0, r7
 802493a:	2802      	cmp	r0, #2
 802493c:	d9f5      	bls.n	802492a <HAL_RCC_OscConfig+0x25a>
 802493e:	e71a      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
 8024940:	44020c00 	.word	0x44020c00
 8024944:	20000008 	.word	0x20000008
      __HAL_RCC_LSI_DISABLE();
 8024948:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802494c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8024950:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8024954:	f7fd fae6 	bl	8021f24 <HAL_GetTick>
 8024958:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 802495a:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 802495e:	011a      	lsls	r2, r3, #4
 8024960:	f57f aee1 	bpl.w	8024726 <HAL_RCC_OscConfig+0x56>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8024964:	f7fd fade 	bl	8021f24 <HAL_GetTick>
 8024968:	1bc0      	subs	r0, r0, r7
 802496a:	2802      	cmp	r0, #2
 802496c:	d9f5      	bls.n	802495a <HAL_RCC_OscConfig+0x28a>
 802496e:	e702      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8024970:	4daf      	ldr	r5, [pc, #700]	@ (8024c30 <HAL_RCC_OscConfig+0x560>)
 8024972:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8024974:	07df      	lsls	r7, r3, #31
 8024976:	d51a      	bpl.n	80249ae <HAL_RCC_OscConfig+0x2de>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8024978:	68a3      	ldr	r3, [r4, #8]
 802497a:	4dae      	ldr	r5, [pc, #696]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 802497c:	2b01      	cmp	r3, #1
 802497e:	d126      	bne.n	80249ce <HAL_RCC_OscConfig+0x2fe>
 8024980:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024984:	f043 0301 	orr.w	r3, r3, #1
 8024988:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 802498c:	f7fd faca 	bl	8021f24 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8024990:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8024994:	4605      	mov	r5, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8024996:	4fa7      	ldr	r7, [pc, #668]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 8024998:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 802499c:	0799      	lsls	r1, r3, #30
 802499e:	f53f aec6 	bmi.w	802472e <HAL_RCC_OscConfig+0x5e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80249a2:	f7fd fabf 	bl	8021f24 <HAL_GetTick>
 80249a6:	1b40      	subs	r0, r0, r5
 80249a8:	4540      	cmp	r0, r8
 80249aa:	d9f5      	bls.n	8024998 <HAL_RCC_OscConfig+0x2c8>
 80249ac:	e6e3      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80249ae:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80249b0:	f043 0301 	orr.w	r3, r3, #1
 80249b4:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80249b6:	f7fd fab5 	bl	8021f24 <HAL_GetTick>
 80249ba:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80249bc:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80249be:	07d8      	lsls	r0, r3, #31
 80249c0:	d4da      	bmi.n	8024978 <HAL_RCC_OscConfig+0x2a8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80249c2:	f7fd faaf 	bl	8021f24 <HAL_GetTick>
 80249c6:	1bc0      	subs	r0, r0, r7
 80249c8:	2802      	cmp	r0, #2
 80249ca:	d9f7      	bls.n	80249bc <HAL_RCC_OscConfig+0x2ec>
 80249cc:	e6d3      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80249ce:	bb0b      	cbnz	r3, 8024a14 <HAL_RCC_OscConfig+0x344>
 80249d0:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80249d4:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80249d8:	f023 0301 	bic.w	r3, r3, #1
 80249dc:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 80249e0:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80249e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80249e8:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 80249ec:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 80249f0:	f023 0304 	bic.w	r3, r3, #4
 80249f4:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 80249f8:	f7fd fa94 	bl	8021f24 <HAL_GetTick>
 80249fc:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80249fe:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a02:	079a      	lsls	r2, r3, #30
 8024a04:	f57f ae93 	bpl.w	802472e <HAL_RCC_OscConfig+0x5e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8024a08:	f7fd fa8c 	bl	8021f24 <HAL_GetTick>
 8024a0c:	1bc0      	subs	r0, r0, r7
 8024a0e:	4540      	cmp	r0, r8
 8024a10:	d9f5      	bls.n	80249fe <HAL_RCC_OscConfig+0x32e>
 8024a12:	e6b0      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8024a14:	2b05      	cmp	r3, #5
 8024a16:	d10c      	bne.n	8024a32 <HAL_RCC_OscConfig+0x362>
 8024a18:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a1c:	f043 0304 	orr.w	r3, r3, #4
 8024a20:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024a24:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8024a2c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024a30:	e7a6      	b.n	8024980 <HAL_RCC_OscConfig+0x2b0>
 8024a32:	2b85      	cmp	r3, #133	@ 0x85
 8024a34:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a38:	d108      	bne.n	8024a4c <HAL_RCC_OscConfig+0x37c>
 8024a3a:	f043 0304 	orr.w	r3, r3, #4
 8024a3e:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024a42:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024a4a:	e7ef      	b.n	8024a2c <HAL_RCC_OscConfig+0x35c>
 8024a4c:	f023 0301 	bic.w	r3, r3, #1
 8024a50:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024a54:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a58:	f023 0304 	bic.w	r3, r3, #4
 8024a5c:	f8c5 30f0 	str.w	r3, [r5, #240]	@ 0xf0
 8024a60:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8024a64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8024a68:	e78e      	b.n	8024988 <HAL_RCC_OscConfig+0x2b8>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8024a6a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8024a6c:	4d71      	ldr	r5, [pc, #452]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 8024a6e:	b183      	cbz	r3, 8024a92 <HAL_RCC_OscConfig+0x3c2>
      __HAL_RCC_HSI48_ENABLE();
 8024a70:	682b      	ldr	r3, [r5, #0]
 8024a72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8024a76:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8024a78:	f7fd fa54 	bl	8021f24 <HAL_GetTick>
 8024a7c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8024a7e:	682b      	ldr	r3, [r5, #0]
 8024a80:	049b      	lsls	r3, r3, #18
 8024a82:	f53f ae58 	bmi.w	8024736 <HAL_RCC_OscConfig+0x66>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8024a86:	f7fd fa4d 	bl	8021f24 <HAL_GetTick>
 8024a8a:	1bc0      	subs	r0, r0, r7
 8024a8c:	2802      	cmp	r0, #2
 8024a8e:	d9f6      	bls.n	8024a7e <HAL_RCC_OscConfig+0x3ae>
 8024a90:	e671      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSI48_DISABLE();
 8024a92:	682b      	ldr	r3, [r5, #0]
 8024a94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8024a98:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8024a9a:	f7fd fa43 	bl	8021f24 <HAL_GetTick>
 8024a9e:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8024aa0:	682b      	ldr	r3, [r5, #0]
 8024aa2:	0498      	lsls	r0, r3, #18
 8024aa4:	f57f ae47 	bpl.w	8024736 <HAL_RCC_OscConfig+0x66>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8024aa8:	f7fd fa3c 	bl	8021f24 <HAL_GetTick>
 8024aac:	1bc0      	subs	r0, r0, r7
 8024aae:	2802      	cmp	r0, #2
 8024ab0:	d9f6      	bls.n	8024aa0 <HAL_RCC_OscConfig+0x3d0>
 8024ab2:	e660      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8024ab4:	2e18      	cmp	r6, #24
 8024ab6:	4d5f      	ldr	r5, [pc, #380]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 8024ab8:	d072      	beq.n	8024ba0 <HAL_RCC_OscConfig+0x4d0>
        __HAL_RCC_PLL1_DISABLE();
 8024aba:	682b      	ldr	r3, [r5, #0]
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8024abc:	2902      	cmp	r1, #2
        __HAL_RCC_PLL1_DISABLE();
 8024abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8024ac2:	602b      	str	r3, [r5, #0]
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8024ac4:	d159      	bne.n	8024b7a <HAL_RCC_OscConfig+0x4aa>
        tickstart = HAL_GetTick();
 8024ac6:	f7fd fa2d 	bl	8021f24 <HAL_GetTick>
 8024aca:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8024acc:	682b      	ldr	r3, [r5, #0]
 8024ace:	0199      	lsls	r1, r3, #6
 8024ad0:	d44d      	bmi.n	8024b6e <HAL_RCC_OscConfig+0x49e>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8024ad2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024ad4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8024ad6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024ada:	f023 0303 	bic.w	r3, r3, #3
 8024ade:	4313      	orrs	r3, r2
 8024ae0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8024ae2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024ae6:	62ab      	str	r3, [r5, #40]	@ 0x28
 8024ae8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8024aea:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8024aec:	3b01      	subs	r3, #1
 8024aee:	3a01      	subs	r2, #1
 8024af0:	025b      	lsls	r3, r3, #9
 8024af2:	0412      	lsls	r2, r2, #16
 8024af4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024af8:	b29b      	uxth	r3, r3
 8024afa:	4313      	orrs	r3, r2
 8024afc:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8024afe:	3a01      	subs	r2, #1
 8024b00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024b04:	4313      	orrs	r3, r2
 8024b06:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8024b08:	3a01      	subs	r2, #1
 8024b0a:	0612      	lsls	r2, r2, #24
 8024b0c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024b10:	4313      	orrs	r3, r2
 8024b12:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8024b14:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b16:	f023 0310 	bic.w	r3, r3, #16
 8024b1a:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8024b1c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8024b1e:	00db      	lsls	r3, r3, #3
 8024b20:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024b22:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b24:	f043 0310 	orr.w	r3, r3, #16
 8024b28:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8024b2a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b2c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8024b2e:	f023 030c 	bic.w	r3, r3, #12
 8024b32:	4313      	orrs	r3, r2
 8024b34:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8024b36:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b38:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8024b3a:	f023 0320 	bic.w	r3, r3, #32
 8024b3e:	4313      	orrs	r3, r2
 8024b40:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8024b42:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8024b48:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_ENABLE();
 8024b4a:	682b      	ldr	r3, [r5, #0]
 8024b4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8024b50:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8024b52:	f7fd f9e7 	bl	8021f24 <HAL_GetTick>
 8024b56:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8024b58:	4d36      	ldr	r5, [pc, #216]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 8024b5a:	682b      	ldr	r3, [r5, #0]
 8024b5c:	019a      	lsls	r2, r3, #6
 8024b5e:	f53f adee 	bmi.w	802473e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024b62:	f7fd f9df 	bl	8021f24 <HAL_GetTick>
 8024b66:	1b00      	subs	r0, r0, r4
 8024b68:	2802      	cmp	r0, #2
 8024b6a:	d9f6      	bls.n	8024b5a <HAL_RCC_OscConfig+0x48a>
 8024b6c:	e603      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024b6e:	f7fd f9d9 	bl	8021f24 <HAL_GetTick>
 8024b72:	1b80      	subs	r0, r0, r6
 8024b74:	2802      	cmp	r0, #2
 8024b76:	d9a9      	bls.n	8024acc <HAL_RCC_OscConfig+0x3fc>
 8024b78:	e5fd      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
        tickstart = HAL_GetTick();
 8024b7a:	f7fd f9d3 	bl	8021f24 <HAL_GetTick>
 8024b7e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8024b80:	682b      	ldr	r3, [r5, #0]
 8024b82:	019b      	lsls	r3, r3, #6
 8024b84:	d406      	bmi.n	8024b94 <HAL_RCC_OscConfig+0x4c4>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8024b86:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024b88:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8024b8c:	f023 0303 	bic.w	r3, r3, #3
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024b90:	62ab      	str	r3, [r5, #40]	@ 0x28
 8024b92:	e5d4      	b.n	802473e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8024b94:	f7fd f9c6 	bl	8021f24 <HAL_GetTick>
 8024b98:	1b00      	subs	r0, r0, r4
 8024b9a:	2802      	cmp	r0, #2
 8024b9c:	d9f0      	bls.n	8024b80 <HAL_RCC_OscConfig+0x4b0>
 8024b9e:	e5ea      	b.n	8024776 <HAL_RCC_OscConfig+0xa6>
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024ba0:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8024ba2:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8024ba4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024ba6:	f43f ae03 	beq.w	80247b0 <HAL_RCC_OscConfig+0xe0>
 8024baa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024bac:	f002 0103 	and.w	r1, r2, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8024bb0:	4281      	cmp	r1, r0
 8024bb2:	f47f adfd 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024bb6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8024bb8:	f3c2 2205 	ubfx	r2, r2, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8024bbc:	428a      	cmp	r2, r1
 8024bbe:	f47f adf7 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8024bc2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8024bc4:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8024bc8:	3a01      	subs	r2, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8024bca:	4291      	cmp	r1, r2
 8024bcc:	f47f adf0 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024bd0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8024bd2:	f3c3 2146 	ubfx	r1, r3, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024bd6:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8024bd8:	4291      	cmp	r1, r2
 8024bda:	f47f ade9 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024bde:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8024be0:	f3c3 4106 	ubfx	r1, r3, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024be4:	3a01      	subs	r2, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8024be6:	4291      	cmp	r1, r2
 8024be8:	f47f ade2 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8024bec:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8024bee:	f3c3 6306 	ubfx	r3, r3, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8024bf2:	3a01      	subs	r2, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8024bf4:	4293      	cmp	r3, r2
 8024bf6:	f47f addb 	bne.w	80247b0 <HAL_RCC_OscConfig+0xe0>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8024bfa:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8024bfc:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8024bfe:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8024c02:	4293      	cmp	r3, r2
 8024c04:	f43f ad9b 	beq.w	802473e <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8024c08:	4d0a      	ldr	r5, [pc, #40]	@ (8024c34 <HAL_RCC_OscConfig+0x564>)
 8024c0a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024c0c:	f023 0310 	bic.w	r3, r3, #16
 8024c10:	62ab      	str	r3, [r5, #40]	@ 0x28
        tickstart = HAL_GetTick();
 8024c12:	f7fd f987 	bl	8021f24 <HAL_GetTick>
 8024c16:	4606      	mov	r6, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8024c18:	f7fd f984 	bl	8021f24 <HAL_GetTick>
 8024c1c:	42b0      	cmp	r0, r6
 8024c1e:	d0fb      	beq.n	8024c18 <HAL_RCC_OscConfig+0x548>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8024c20:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8024c22:	00db      	lsls	r3, r3, #3
 8024c24:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8024c26:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8024c28:	f043 0310 	orr.w	r3, r3, #16
 8024c2c:	e7b0      	b.n	8024b90 <HAL_RCC_OscConfig+0x4c0>
 8024c2e:	bf00      	nop
 8024c30:	44020800 	.word	0x44020800
 8024c34:	44020c00 	.word	0x44020c00

08024c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8024c38:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8024c3a:	f7ff fd33 	bl	80246a4 <HAL_RCC_GetHCLKFreq>
 8024c3e:	4b05      	ldr	r3, [pc, #20]	@ (8024c54 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8024c40:	4a05      	ldr	r2, [pc, #20]	@ (8024c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8024c42:	6a1b      	ldr	r3, [r3, #32]
 8024c44:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8024c48:	5cd3      	ldrb	r3, [r2, r3]
 8024c4a:	f003 031f 	and.w	r3, r3, #31
}
 8024c4e:	40d8      	lsrs	r0, r3
 8024c50:	bd08      	pop	{r3, pc}
 8024c52:	bf00      	nop
 8024c54:	44020c00 	.word	0x44020c00
 8024c58:	0802c380 	.word	0x0802c380

08024c5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8024c5c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8024c5e:	f7ff fd21 	bl	80246a4 <HAL_RCC_GetHCLKFreq>
 8024c62:	4b05      	ldr	r3, [pc, #20]	@ (8024c78 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8024c64:	4a05      	ldr	r2, [pc, #20]	@ (8024c7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8024c66:	6a1b      	ldr	r3, [r3, #32]
 8024c68:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8024c6c:	5cd3      	ldrb	r3, [r2, r3]
 8024c6e:	f003 031f 	and.w	r3, r3, #31
}
 8024c72:	40d8      	lsrs	r0, r3
 8024c74:	bd08      	pop	{r3, pc}
 8024c76:	bf00      	nop
 8024c78:	44020c00 	.word	0x44020c00
 8024c7c:	0802c380 	.word	0x0802c380

08024c80 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8024c80:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8024c82:	f7ff fd0f 	bl	80246a4 <HAL_RCC_GetHCLKFreq>
 8024c86:	4b05      	ldr	r3, [pc, #20]	@ (8024c9c <HAL_RCC_GetPCLK3Freq+0x1c>)
 8024c88:	4a05      	ldr	r2, [pc, #20]	@ (8024ca0 <HAL_RCC_GetPCLK3Freq+0x20>)
 8024c8a:	6a1b      	ldr	r3, [r3, #32]
 8024c8c:	f3c3 3302 	ubfx	r3, r3, #12, #3
 8024c90:	5cd3      	ldrb	r3, [r2, r3]
 8024c92:	f003 031f 	and.w	r3, r3, #31
}
 8024c96:	40d8      	lsrs	r0, r3
 8024c98:	bd08      	pop	{r3, pc}
 8024c9a:	bf00      	nop
 8024c9c:	44020c00 	.word	0x44020c00
 8024ca0:	0802c380 	.word	0x0802c380

08024ca4 <HAL_RCC_EnableCSS>:
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSECSSON);
 8024ca4:	4a02      	ldr	r2, [pc, #8]	@ (8024cb0 <HAL_RCC_EnableCSS+0xc>)
 8024ca6:	6813      	ldr	r3, [r2, #0]
 8024ca8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8024cac:	6013      	str	r3, [r2, #0]
}
 8024cae:	4770      	bx	lr
 8024cb0:	44020c00 	.word	0x44020c00

08024cb4 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8024cb4:	b508      	push	{r3, lr}
  /* Check RCC CSSF interrupt flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 8024cb6:	4b05      	ldr	r3, [pc, #20]	@ (8024ccc <HAL_RCC_NMI_IRQHandler+0x18>)
 8024cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8024cba:	0552      	lsls	r2, r2, #21
 8024cbc:	d504      	bpl.n	8024cc8 <HAL_RCC_NMI_IRQHandler+0x14>
  {
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 8024cbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8024cc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8024cc4:	f005 fe92 	bl	802a9ec <HAL_RCC_CSSCallback>
  }
}
 8024cc8:	bd08      	pop	{r3, pc}
 8024cca:	bf00      	nop
 8024ccc:	44020c00 	.word	0x44020c00

08024cd0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8024cd0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8024cd2:	4c33      	ldr	r4, [pc, #204]	@ (8024da0 <RCCEx_PLL2_Config+0xd0>)
{
 8024cd4:	4605      	mov	r5, r0
  __HAL_RCC_PLL2_DISABLE();
 8024cd6:	6823      	ldr	r3, [r4, #0]
 8024cd8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8024cdc:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8024cde:	f7fd f921 	bl	8021f24 <HAL_GetTick>
 8024ce2:	4606      	mov	r6, r0

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8024ce4:	6823      	ldr	r3, [r4, #0]
 8024ce6:	011a      	lsls	r2, r3, #4
 8024ce8:	d44c      	bmi.n	8024d84 <RCCEx_PLL2_Config+0xb4>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8024cea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024cec:	682a      	ldr	r2, [r5, #0]
 8024cee:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024cf2:	f023 0303 	bic.w	r3, r3, #3
 8024cf6:	4313      	orrs	r3, r2
 8024cf8:	686a      	ldr	r2, [r5, #4]
 8024cfa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024cfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8024d00:	68eb      	ldr	r3, [r5, #12]
 8024d02:	692a      	ldr	r2, [r5, #16]
 8024d04:	3b01      	subs	r3, #1
 8024d06:	3a01      	subs	r2, #1
 8024d08:	025b      	lsls	r3, r3, #9
 8024d0a:	0412      	lsls	r2, r2, #16
 8024d0c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024d10:	b29b      	uxth	r3, r3
 8024d12:	4313      	orrs	r3, r2
 8024d14:	68aa      	ldr	r2, [r5, #8]
 8024d16:	3a01      	subs	r2, #1
 8024d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024d1c:	4313      	orrs	r3, r2
 8024d1e:	696a      	ldr	r2, [r5, #20]
 8024d20:	3a01      	subs	r2, #1
 8024d22:	0612      	lsls	r2, r2, #24
 8024d24:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024d28:	4313      	orrs	r3, r2
 8024d2a:	63e3      	str	r3, [r4, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8024d2c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024d2e:	69aa      	ldr	r2, [r5, #24]
 8024d30:	f023 030c 	bic.w	r3, r3, #12
 8024d34:	4313      	orrs	r3, r2
 8024d36:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8024d38:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024d3a:	69ea      	ldr	r2, [r5, #28]
 8024d3c:	f023 0320 	bic.w	r3, r3, #32
 8024d40:	4313      	orrs	r3, r2
 8024d42:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8024d44:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024d46:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8024d48:	4313      	orrs	r3, r2
 8024d4a:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8024d4c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8024d4e:	f023 0310 	bic.w	r3, r3, #16
 8024d52:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8024d54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8024d56:	6a2a      	ldr	r2, [r5, #32]
 8024d58:	f36f 03cf 	bfc	r3, #3, #13
 8024d5c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8024d60:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8024d62:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8024d64:	4d0e      	ldr	r5, [pc, #56]	@ (8024da0 <RCCEx_PLL2_Config+0xd0>)
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8024d66:	f043 0310 	orr.w	r3, r3, #16
 8024d6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8024d6c:	6823      	ldr	r3, [r4, #0]
 8024d6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8024d72:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8024d74:	f7fd f8d6 	bl	8021f24 <HAL_GetTick>
 8024d78:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8024d7a:	682b      	ldr	r3, [r5, #0]
 8024d7c:	011b      	lsls	r3, r3, #4
 8024d7e:	d508      	bpl.n	8024d92 <RCCEx_PLL2_Config+0xc2>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8024d80:	2000      	movs	r0, #0
 8024d82:	e005      	b.n	8024d90 <RCCEx_PLL2_Config+0xc0>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8024d84:	f7fd f8ce 	bl	8021f24 <HAL_GetTick>
 8024d88:	1b80      	subs	r0, r0, r6
 8024d8a:	2802      	cmp	r0, #2
 8024d8c:	d9aa      	bls.n	8024ce4 <RCCEx_PLL2_Config+0x14>
      return HAL_TIMEOUT;
 8024d8e:	2003      	movs	r0, #3

}
 8024d90:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8024d92:	f7fd f8c7 	bl	8021f24 <HAL_GetTick>
 8024d96:	1b00      	subs	r0, r0, r4
 8024d98:	2802      	cmp	r0, #2
 8024d9a:	d9ee      	bls.n	8024d7a <RCCEx_PLL2_Config+0xaa>
 8024d9c:	e7f7      	b.n	8024d8e <RCCEx_PLL2_Config+0xbe>
 8024d9e:	bf00      	nop
 8024da0:	44020c00 	.word	0x44020c00

08024da4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8024da4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8024da6:	4c33      	ldr	r4, [pc, #204]	@ (8024e74 <RCCEx_PLL3_Config+0xd0>)
{
 8024da8:	4605      	mov	r5, r0
  __HAL_RCC_PLL3_DISABLE();
 8024daa:	6823      	ldr	r3, [r4, #0]
 8024dac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8024db0:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8024db2:	f7fd f8b7 	bl	8021f24 <HAL_GetTick>
 8024db6:	4606      	mov	r6, r0

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8024db8:	6823      	ldr	r3, [r4, #0]
 8024dba:	009a      	lsls	r2, r3, #2
 8024dbc:	d44c      	bmi.n	8024e58 <RCCEx_PLL3_Config+0xb4>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8024dbe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024dc0:	682a      	ldr	r2, [r5, #0]
 8024dc2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8024dc6:	f023 0303 	bic.w	r3, r3, #3
 8024dca:	4313      	orrs	r3, r2
 8024dcc:	686a      	ldr	r2, [r5, #4]
 8024dce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8024dd2:	6323      	str	r3, [r4, #48]	@ 0x30
 8024dd4:	68eb      	ldr	r3, [r5, #12]
 8024dd6:	692a      	ldr	r2, [r5, #16]
 8024dd8:	3b01      	subs	r3, #1
 8024dda:	3a01      	subs	r2, #1
 8024ddc:	025b      	lsls	r3, r3, #9
 8024dde:	0412      	lsls	r2, r2, #16
 8024de0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8024de4:	b29b      	uxth	r3, r3
 8024de6:	4313      	orrs	r3, r2
 8024de8:	68aa      	ldr	r2, [r5, #8]
 8024dea:	3a01      	subs	r2, #1
 8024dec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8024df0:	4313      	orrs	r3, r2
 8024df2:	696a      	ldr	r2, [r5, #20]
 8024df4:	3a01      	subs	r2, #1
 8024df6:	0612      	lsls	r2, r2, #24
 8024df8:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8024dfc:	4313      	orrs	r3, r2
 8024dfe:	6463      	str	r3, [r4, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8024e00:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024e02:	69aa      	ldr	r2, [r5, #24]
 8024e04:	f023 030c 	bic.w	r3, r3, #12
 8024e08:	4313      	orrs	r3, r2
 8024e0a:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8024e0c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024e0e:	69ea      	ldr	r2, [r5, #28]
 8024e10:	f023 0320 	bic.w	r3, r3, #32
 8024e14:	4313      	orrs	r3, r2
 8024e16:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8024e18:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024e1a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8024e1c:	4313      	orrs	r3, r2
 8024e1e:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8024e20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8024e22:	f023 0310 	bic.w	r3, r3, #16
 8024e26:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8024e28:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8024e2a:	6a2a      	ldr	r2, [r5, #32]
 8024e2c:	f36f 03cf 	bfc	r3, #3, #13
 8024e30:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8024e34:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8024e36:	6b23      	ldr	r3, [r4, #48]	@ 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8024e38:	4d0e      	ldr	r5, [pc, #56]	@ (8024e74 <RCCEx_PLL3_Config+0xd0>)
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8024e3a:	f043 0310 	orr.w	r3, r3, #16
 8024e3e:	6323      	str	r3, [r4, #48]	@ 0x30
  __HAL_RCC_PLL3_ENABLE();
 8024e40:	6823      	ldr	r3, [r4, #0]
 8024e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8024e46:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8024e48:	f7fd f86c 	bl	8021f24 <HAL_GetTick>
 8024e4c:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8024e4e:	682b      	ldr	r3, [r5, #0]
 8024e50:	009b      	lsls	r3, r3, #2
 8024e52:	d508      	bpl.n	8024e66 <RCCEx_PLL3_Config+0xc2>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8024e54:	2000      	movs	r0, #0
 8024e56:	e005      	b.n	8024e64 <RCCEx_PLL3_Config+0xc0>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8024e58:	f7fd f864 	bl	8021f24 <HAL_GetTick>
 8024e5c:	1b80      	subs	r0, r0, r6
 8024e5e:	2802      	cmp	r0, #2
 8024e60:	d9aa      	bls.n	8024db8 <RCCEx_PLL3_Config+0x14>
      return HAL_TIMEOUT;
 8024e62:	2003      	movs	r0, #3
}
 8024e64:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8024e66:	f7fd f85d 	bl	8021f24 <HAL_GetTick>
 8024e6a:	1b00      	subs	r0, r0, r4
 8024e6c:	2802      	cmp	r0, #2
 8024e6e:	d9ee      	bls.n	8024e4e <RCCEx_PLL3_Config+0xaa>
 8024e70:	e7f7      	b.n	8024e62 <RCCEx_PLL3_Config+0xbe>
 8024e72:	bf00      	nop
 8024e74:	44020c00 	.word	0x44020c00

08024e78 <HAL_RCCEx_PeriphCLKConfig>:
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024e78:	6802      	ldr	r2, [r0, #0]
{
 8024e7a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024e7e:	01d4      	lsls	r4, r2, #7
{
 8024e80:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8024e82:	d508      	bpl.n	8024e96 <HAL_RCCEx_PeriphCLKConfig+0x1e>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8024e84:	49a0      	ldr	r1, [pc, #640]	@ (8025108 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024e86:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8024e88:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
 8024e8c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8024e90:	4303      	orrs	r3, r0
 8024e92:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8024e96:	07d0      	lsls	r0, r2, #31
 8024e98:	d516      	bpl.n	8024ec8 <HAL_RCCEx_PeriphCLKConfig+0x50>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8024e9a:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8024e9c:	2b05      	cmp	r3, #5
 8024e9e:	d827      	bhi.n	8024ef0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8024ea0:	e8df f003 	tbb	[pc, r3]
 8024ea4:	09210309 	.word	0x09210309
 8024ea8:	0909      	.short	0x0909
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8024eaa:	f105 0008 	add.w	r0, r5, #8
 8024eae:	f7ff ff0f 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024eb2:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8024eb4:	b948      	cbnz	r0, 8024eca <HAL_RCCEx_PeriphCLKConfig+0x52>
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8024eb6:	4a94      	ldr	r2, [pc, #592]	@ (8025108 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024eb8:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 8024eba:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8024ebe:	f023 0307 	bic.w	r3, r3, #7
 8024ec2:	430b      	orrs	r3, r1
 8024ec4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8024ec8:	2600      	movs	r6, #0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8024eca:	682b      	ldr	r3, [r5, #0]
 8024ecc:	0799      	lsls	r1, r3, #30
 8024ece:	d508      	bpl.n	8024ee2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8024ed0:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8024ed2:	2b10      	cmp	r3, #16
 8024ed4:	f000 80cf 	beq.w	8025076 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8024ed8:	d80c      	bhi.n	8024ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8024eda:	b18b      	cbz	r3, 8024f00 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8024edc:	2b08      	cmp	r3, #8
 8024ede:	d011      	beq.n	8024f04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8024ee0:	2601      	movs	r6, #1
 8024ee2:	4634      	mov	r4, r6
 8024ee4:	e01f      	b.n	8024f26 <HAL_RCCEx_PeriphCLKConfig+0xae>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024ee6:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8024eea:	f7ff ff5b 	bl	8024da4 <RCCEx_PLL3_Config>
 8024eee:	e7e0      	b.n	8024eb2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8024ef0:	2601      	movs	r6, #1
 8024ef2:	e7ea      	b.n	8024eca <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch (pPeriphClkInit->Usart2ClockSelection)
 8024ef4:	f023 0208 	bic.w	r2, r3, #8
 8024ef8:	2a20      	cmp	r2, #32
 8024efa:	d001      	beq.n	8024f00 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8024efc:	2b18      	cmp	r3, #24
 8024efe:	d1ef      	bne.n	8024ee0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8024f00:	4634      	mov	r4, r6
 8024f02:	e004      	b.n	8024f0e <HAL_RCCEx_PeriphCLKConfig+0x96>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8024f04:	f105 0008 	add.w	r0, r5, #8
 8024f08:	f7ff fee2 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8024f0c:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8024f0e:	2c00      	cmp	r4, #0
 8024f10:	f040 80b6 	bne.w	8025080 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8024f14:	4a7c      	ldr	r2, [pc, #496]	@ (8025108 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8024f16:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8024f18:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8024f1c:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8024f20:	430b      	orrs	r3, r1
 8024f22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8024f26:	682b      	ldr	r3, [r5, #0]
 8024f28:	075a      	lsls	r2, r3, #29
 8024f2a:	d50d      	bpl.n	8024f48 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8024f2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8024f2e:	2b80      	cmp	r3, #128	@ 0x80
 8024f30:	f000 80c1 	beq.w	80250b6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8024f34:	f200 80a6 	bhi.w	8025084 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8024f38:	2b00      	cmp	r3, #0
 8024f3a:	f000 80ab 	beq.w	8025094 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8024f3e:	2b40      	cmp	r3, #64	@ 0x40
 8024f40:	f000 80b3 	beq.w	80250aa <HAL_RCCEx_PeriphCLKConfig+0x232>
 8024f44:	2601      	movs	r6, #1
 8024f46:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8024f48:	682b      	ldr	r3, [r5, #0]
 8024f4a:	071b      	lsls	r3, r3, #28
 8024f4c:	d50f      	bpl.n	8024f6e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch (pPeriphClkInit->Uart4ClockSelection)
 8024f4e:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 8024f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8024f54:	f000 80d0 	beq.w	80250f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8024f58:	f200 80b4 	bhi.w	80250c4 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8024f5c:	2b00      	cmp	r3, #0
 8024f5e:	f000 80ba 	beq.w	80250d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8024f62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8024f66:	f000 80c1 	beq.w	80250ec <HAL_RCCEx_PeriphCLKConfig+0x274>
 8024f6a:	2601      	movs	r6, #1
 8024f6c:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8024f6e:	682b      	ldr	r3, [r5, #0]
 8024f70:	06df      	lsls	r7, r3, #27
 8024f72:	d50f      	bpl.n	8024f94 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (pPeriphClkInit->Uart5ClockSelection)
 8024f74:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8024f76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8024f7a:	f000 80e1 	beq.w	8025140 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8024f7e:	f200 80c5 	bhi.w	802510c <HAL_RCCEx_PeriphCLKConfig+0x294>
 8024f82:	2b00      	cmp	r3, #0
 8024f84:	f000 80cb 	beq.w	802511e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8024f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8024f8c:	f000 80d2 	beq.w	8025134 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8024f90:	2601      	movs	r6, #1
 8024f92:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8024f94:	682b      	ldr	r3, [r5, #0]
 8024f96:	0698      	lsls	r0, r3, #26
 8024f98:	d50f      	bpl.n	8024fba <HAL_RCCEx_PeriphCLKConfig+0x142>
    switch (pPeriphClkInit->Usart6ClockSelection)
 8024f9a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8024f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8024fa0:	f000 80ef 	beq.w	8025182 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8024fa4:	f200 80d3 	bhi.w	802514e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8024fa8:	2b00      	cmp	r3, #0
 8024faa:	f000 80d9 	beq.w	8025160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8024fae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8024fb2:	f000 80e0 	beq.w	8025176 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8024fb6:	2601      	movs	r6, #1
 8024fb8:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8024fba:	682b      	ldr	r3, [r5, #0]
 8024fbc:	0659      	lsls	r1, r3, #25
 8024fbe:	d50f      	bpl.n	8024fe0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    switch (pPeriphClkInit->Uart7ClockSelection)
 8024fc0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8024fc2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8024fc6:	f000 80fd 	beq.w	80251c4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8024fca:	f200 80e1 	bhi.w	8025190 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8024fce:	2b00      	cmp	r3, #0
 8024fd0:	f000 80e7 	beq.w	80251a2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8024fd4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8024fd8:	f000 80ee 	beq.w	80251b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
 8024fdc:	2601      	movs	r6, #1
 8024fde:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8024fe0:	682b      	ldr	r3, [r5, #0]
 8024fe2:	061a      	lsls	r2, r3, #24
 8024fe4:	d50f      	bpl.n	8025006 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (pPeriphClkInit->Uart8ClockSelection)
 8024fe6:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8024fe8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8024fec:	f000 810b 	beq.w	8025206 <HAL_RCCEx_PeriphCLKConfig+0x38e>
 8024ff0:	f200 80ef 	bhi.w	80251d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8024ff4:	2b00      	cmp	r3, #0
 8024ff6:	f000 80f5 	beq.w	80251e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8024ffa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8024ffe:	f000 80fc 	beq.w	80251fa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8025002:	2601      	movs	r6, #1
 8025004:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8025006:	682b      	ldr	r3, [r5, #0]
 8025008:	05db      	lsls	r3, r3, #23
 802500a:	d50f      	bpl.n	802502c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    switch (pPeriphClkInit->Uart9ClockSelection)
 802500c:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 802500e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8025012:	f000 8119 	beq.w	8025248 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8025016:	f200 80fd 	bhi.w	8025214 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 802501a:	2b00      	cmp	r3, #0
 802501c:	f000 8103 	beq.w	8025226 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8025020:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8025024:	f000 810a 	beq.w	802523c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8025028:	2601      	movs	r6, #1
 802502a:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 802502c:	682b      	ldr	r3, [r5, #0]
 802502e:	059f      	lsls	r7, r3, #22
 8025030:	d510      	bpl.n	8025054 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    switch (pPeriphClkInit->Usart10ClockSelection)
 8025032:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 8025036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802503a:	f000 8127 	beq.w	802528c <HAL_RCCEx_PeriphCLKConfig+0x414>
 802503e:	f200 810a 	bhi.w	8025256 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8025042:	2b00      	cmp	r3, #0
 8025044:	f000 8110 	beq.w	8025268 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8025048:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802504c:	f000 8118 	beq.w	8025280 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8025050:	2601      	movs	r6, #1
 8025052:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8025054:	682b      	ldr	r3, [r5, #0]
 8025056:	0558      	lsls	r0, r3, #21
 8025058:	f140 8134 	bpl.w	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x44c>
    switch (pPeriphClkInit->Usart11ClockSelection)
 802505c:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8025060:	2b05      	cmp	r3, #5
 8025062:	f200 8244 	bhi.w	80254ee <HAL_RCCEx_PeriphCLKConfig+0x676>
 8025066:	e8df f013 	tbh	[pc, r3, lsl #1]
 802506a:	0120      	.short	0x0120
 802506c:	023d011b 	.word	0x023d011b
 8025070:	01200120 	.word	0x01200120
 8025074:	0120      	.short	0x0120
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025076:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802507a:	f7ff fe93 	bl	8024da4 <RCCEx_PLL3_Config>
 802507e:	e745      	b.n	8024f0c <HAL_RCCEx_PeriphCLKConfig+0x94>
      status = ret;
 8025080:	4626      	mov	r6, r4
 8025082:	e750      	b.n	8024f26 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8025084:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8025088:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 802508c:	d002      	beq.n	8025094 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 802508e:	2bc0      	cmp	r3, #192	@ 0xc0
 8025090:	f47f af58 	bne.w	8024f44 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    if (ret == HAL_OK)
 8025094:	b9a4      	cbnz	r4, 80250c0 <HAL_RCCEx_PeriphCLKConfig+0x248>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8025096:	4a1c      	ldr	r2, [pc, #112]	@ (8025108 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8025098:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 802509a:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 802509e:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 80250a2:	430b      	orrs	r3, r1
 80250a4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80250a8:	e74e      	b.n	8024f48 <HAL_RCCEx_PeriphCLKConfig+0xd0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80250aa:	f105 0008 	add.w	r0, r5, #8
 80250ae:	f7ff fe0f 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250b2:	4604      	mov	r4, r0
        break;
 80250b4:	e7ee      	b.n	8025094 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250b6:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80250ba:	f7ff fe73 	bl	8024da4 <RCCEx_PLL3_Config>
 80250be:	e7f8      	b.n	80250b2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
      status = ret;
 80250c0:	4626      	mov	r6, r4
 80250c2:	e741      	b.n	8024f48 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    switch (pPeriphClkInit->Uart4ClockSelection)
 80250c4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80250c8:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80250cc:	d003      	beq.n	80250d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80250ce:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80250d2:	f47f af4a 	bne.w	8024f6a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    if (ret == HAL_OK)
 80250d6:	b9a4      	cbnz	r4, 8025102 <HAL_RCCEx_PeriphCLKConfig+0x28a>
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80250d8:	4a0b      	ldr	r2, [pc, #44]	@ (8025108 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80250da:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 80250dc:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 80250e0:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 80250e4:	430b      	orrs	r3, r1
 80250e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80250ea:	e740      	b.n	8024f6e <HAL_RCCEx_PeriphCLKConfig+0xf6>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80250ec:	f105 0008 	add.w	r0, r5, #8
 80250f0:	f7ff fdee 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250f4:	4604      	mov	r4, r0
        break;
 80250f6:	e7ee      	b.n	80250d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80250f8:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80250fc:	f7ff fe52 	bl	8024da4 <RCCEx_PLL3_Config>
 8025100:	e7f8      	b.n	80250f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      status = ret;
 8025102:	4626      	mov	r6, r4
 8025104:	e733      	b.n	8024f6e <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8025106:	bf00      	nop
 8025108:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Uart5ClockSelection)
 802510c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8025110:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8025114:	d003      	beq.n	802511e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8025116:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802511a:	f47f af39 	bne.w	8024f90 <HAL_RCCEx_PeriphCLKConfig+0x118>
    if (ret == HAL_OK)
 802511e:	b9a4      	cbnz	r4, 802514a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8025120:	4a5e      	ldr	r2, [pc, #376]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8025122:	6ee9      	ldr	r1, [r5, #108]	@ 0x6c
 8025124:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025128:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802512c:	430b      	orrs	r3, r1
 802512e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8025132:	e72f      	b.n	8024f94 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025134:	f105 0008 	add.w	r0, r5, #8
 8025138:	f7ff fdca 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802513c:	4604      	mov	r4, r0
        break;
 802513e:	e7ee      	b.n	802511e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025140:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025144:	f7ff fe2e 	bl	8024da4 <RCCEx_PLL3_Config>
 8025148:	e7f8      	b.n	802513c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
      status = ret;
 802514a:	4626      	mov	r6, r4
 802514c:	e722      	b.n	8024f94 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (pPeriphClkInit->Usart6ClockSelection)
 802514e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8025152:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8025156:	d003      	beq.n	8025160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8025158:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 802515c:	f47f af2b 	bne.w	8024fb6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    if (ret == HAL_OK)
 8025160:	b9a4      	cbnz	r4, 802518c <HAL_RCCEx_PeriphCLKConfig+0x314>
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8025162:	4a4e      	ldr	r2, [pc, #312]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8025164:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8025166:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 802516a:	f423 3360 	bic.w	r3, r3, #229376	@ 0x38000
 802516e:	430b      	orrs	r3, r1
 8025170:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8025174:	e721      	b.n	8024fba <HAL_RCCEx_PeriphCLKConfig+0x142>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025176:	f105 0008 	add.w	r0, r5, #8
 802517a:	f7ff fda9 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802517e:	4604      	mov	r4, r0
        break;
 8025180:	e7ee      	b.n	8025160 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025182:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025186:	f7ff fe0d 	bl	8024da4 <RCCEx_PLL3_Config>
 802518a:	e7f8      	b.n	802517e <HAL_RCCEx_PeriphCLKConfig+0x306>
      status = ret;
 802518c:	4626      	mov	r6, r4
 802518e:	e714      	b.n	8024fba <HAL_RCCEx_PeriphCLKConfig+0x142>
    switch (pPeriphClkInit->Uart7ClockSelection)
 8025190:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8025194:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8025198:	d003      	beq.n	80251a2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 802519a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 802519e:	f47f af1d 	bne.w	8024fdc <HAL_RCCEx_PeriphCLKConfig+0x164>
    if (ret == HAL_OK)
 80251a2:	b9a4      	cbnz	r4, 80251ce <HAL_RCCEx_PeriphCLKConfig+0x356>
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80251a4:	4a3d      	ldr	r2, [pc, #244]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80251a6:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80251a8:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 80251ac:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80251b0:	430b      	orrs	r3, r1
 80251b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80251b6:	e713      	b.n	8024fe0 <HAL_RCCEx_PeriphCLKConfig+0x168>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80251b8:	f105 0008 	add.w	r0, r5, #8
 80251bc:	f7ff fd88 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80251c0:	4604      	mov	r4, r0
        break;
 80251c2:	e7ee      	b.n	80251a2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80251c4:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80251c8:	f7ff fdec 	bl	8024da4 <RCCEx_PLL3_Config>
 80251cc:	e7f8      	b.n	80251c0 <HAL_RCCEx_PeriphCLKConfig+0x348>
      status = ret;
 80251ce:	4626      	mov	r6, r4
 80251d0:	e706      	b.n	8024fe0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    switch (pPeriphClkInit->Uart8ClockSelection)
 80251d2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80251d6:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 80251da:	d003      	beq.n	80251e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80251dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80251e0:	f47f af0f 	bne.w	8025002 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    if (ret == HAL_OK)
 80251e4:	b9a4      	cbnz	r4, 8025210 <HAL_RCCEx_PeriphCLKConfig+0x398>
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 80251e6:	4a2d      	ldr	r2, [pc, #180]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80251e8:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 80251ea:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 80251ee:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 80251f2:	430b      	orrs	r3, r1
 80251f4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80251f8:	e705      	b.n	8025006 <HAL_RCCEx_PeriphCLKConfig+0x18e>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80251fa:	f105 0008 	add.w	r0, r5, #8
 80251fe:	f7ff fd67 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025202:	4604      	mov	r4, r0
        break;
 8025204:	e7ee      	b.n	80251e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025206:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802520a:	f7ff fdcb 	bl	8024da4 <RCCEx_PLL3_Config>
 802520e:	e7f8      	b.n	8025202 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      status = ret;
 8025210:	4626      	mov	r6, r4
 8025212:	e6f8      	b.n	8025006 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    switch (pPeriphClkInit->Uart9ClockSelection)
 8025214:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8025218:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 802521c:	d003      	beq.n	8025226 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 802521e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8025222:	f47f af01 	bne.w	8025028 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    if (ret == HAL_OK)
 8025226:	b9a4      	cbnz	r4, 8025252 <HAL_RCCEx_PeriphCLKConfig+0x3da>
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8025228:	4a1c      	ldr	r2, [pc, #112]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 802522a:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 802522c:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025230:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8025234:	430b      	orrs	r3, r1
 8025236:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802523a:	e6f7      	b.n	802502c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802523c:	f105 0008 	add.w	r0, r5, #8
 8025240:	f7ff fd46 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025244:	4604      	mov	r4, r0
        break;
 8025246:	e7ee      	b.n	8025226 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025248:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802524c:	f7ff fdaa 	bl	8024da4 <RCCEx_PLL3_Config>
 8025250:	e7f8      	b.n	8025244 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      status = ret;
 8025252:	4626      	mov	r6, r4
 8025254:	e6ea      	b.n	802502c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    switch (pPeriphClkInit->Usart10ClockSelection)
 8025256:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 802525a:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 802525e:	d003      	beq.n	8025268 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8025260:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8025264:	f47f aef4 	bne.w	8025050 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    if (ret == HAL_OK)
 8025268:	b9ac      	cbnz	r4, 8025296 <HAL_RCCEx_PeriphCLKConfig+0x41e>
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 802526a:	4a0c      	ldr	r2, [pc, #48]	@ (802529c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 802526c:	f8d5 1080 	ldr.w	r1, [r5, #128]	@ 0x80
 8025270:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
 8025274:	f023 5360 	bic.w	r3, r3, #939524096	@ 0x38000000
 8025278:	430b      	orrs	r3, r1
 802527a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802527e:	e6e9      	b.n	8025054 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025280:	f105 0008 	add.w	r0, r5, #8
 8025284:	f7ff fd24 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025288:	4604      	mov	r4, r0
        break;
 802528a:	e7ed      	b.n	8025268 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802528c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025290:	f7ff fd88 	bl	8024da4 <RCCEx_PLL3_Config>
 8025294:	e7f8      	b.n	8025288 <HAL_RCCEx_PeriphCLKConfig+0x410>
      status = ret;
 8025296:	4626      	mov	r6, r4
 8025298:	e6dc      	b.n	8025054 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 802529a:	bf00      	nop
 802529c:	44020c00 	.word	0x44020c00
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80252a0:	f105 0008 	add.w	r0, r5, #8
 80252a4:	f7ff fd14 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80252a8:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 80252aa:	2c00      	cmp	r4, #0
 80252ac:	f040 8122 	bne.w	80254f4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 80252b0:	4ab2      	ldr	r2, [pc, #712]	@ (802557c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80252b2:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 80252b6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80252ba:	f023 0307 	bic.w	r3, r3, #7
 80252be:	430b      	orrs	r3, r1
 80252c0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80252c4:	682b      	ldr	r3, [r5, #0]
 80252c6:	0519      	lsls	r1, r3, #20
 80252c8:	d50e      	bpl.n	80252e8 <HAL_RCCEx_PeriphCLKConfig+0x470>
    switch (pPeriphClkInit->Uart12ClockSelection)
 80252ca:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 80252ce:	2b20      	cmp	r3, #32
 80252d0:	f000 812b 	beq.w	802552a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80252d4:	f200 8110 	bhi.w	80254f8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80252d8:	2b00      	cmp	r3, #0
 80252da:	f000 8114 	beq.w	8025506 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80252de:	2b10      	cmp	r3, #16
 80252e0:	f000 811d 	beq.w	802551e <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80252e4:	2601      	movs	r6, #1
 80252e6:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80252e8:	682b      	ldr	r3, [r5, #0]
 80252ea:	04da      	lsls	r2, r3, #19
 80252ec:	d510      	bpl.n	8025310 <HAL_RCCEx_PeriphCLKConfig+0x498>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80252ee:	f8d5 308c 	ldr.w	r3, [r5, #140]	@ 0x8c
 80252f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80252f6:	f000 813a 	beq.w	802556e <HAL_RCCEx_PeriphCLKConfig+0x6f6>
 80252fa:	f200 811d 	bhi.w	8025538 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80252fe:	2b00      	cmp	r3, #0
 8025300:	f000 8123 	beq.w	802554a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
 8025304:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8025308:	f000 812b 	beq.w	8025562 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 802530c:	2601      	movs	r6, #1
 802530e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8025310:	682b      	ldr	r3, [r5, #0]
 8025312:	049b      	lsls	r3, r3, #18
 8025314:	d50c      	bpl.n	8025330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8025316:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 802531a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802531e:	f000 8141 	beq.w	80255a4 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8025322:	f200 812d 	bhi.w	8025580 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8025326:	2b00      	cmp	r3, #0
 8025328:	f000 8130 	beq.w	802558c <HAL_RCCEx_PeriphCLKConfig+0x714>
 802532c:	2601      	movs	r6, #1
 802532e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8025330:	682b      	ldr	r3, [r5, #0]
 8025332:	045f      	lsls	r7, r3, #17
 8025334:	d50c      	bpl.n	8025350 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8025336:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 802533a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802533e:	f000 814b 	beq.w	80255d8 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8025342:	f200 8137 	bhi.w	80255b4 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8025346:	2b00      	cmp	r3, #0
 8025348:	f000 813a 	beq.w	80255c0 <HAL_RCCEx_PeriphCLKConfig+0x748>
 802534c:	2601      	movs	r6, #1
 802534e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8025350:	682b      	ldr	r3, [r5, #0]
 8025352:	0418      	lsls	r0, r3, #16
 8025354:	d50c      	bpl.n	8025370 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    switch (pPeriphClkInit->I2c3ClockSelection)
 8025356:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 802535a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802535e:	f000 8155 	beq.w	802560c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8025362:	f200 8141 	bhi.w	80255e8 <HAL_RCCEx_PeriphCLKConfig+0x770>
 8025366:	2b00      	cmp	r3, #0
 8025368:	f000 8144 	beq.w	80255f4 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 802536c:	2601      	movs	r6, #1
 802536e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8025370:	686b      	ldr	r3, [r5, #4]
 8025372:	0559      	lsls	r1, r3, #21
 8025374:	d50c      	bpl.n	8025390 <HAL_RCCEx_PeriphCLKConfig+0x518>
    switch (pPeriphClkInit->I2c4ClockSelection)
 8025376:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 802537a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802537e:	f000 815f 	beq.w	8025640 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8025382:	f200 814b 	bhi.w	802561c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8025386:	2b00      	cmp	r3, #0
 8025388:	f000 814e 	beq.w	8025628 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 802538c:	2601      	movs	r6, #1
 802538e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8025390:	682b      	ldr	r3, [r5, #0]
 8025392:	03da      	lsls	r2, r3, #15
 8025394:	d50b      	bpl.n	80253ae <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (pPeriphClkInit->I3c1ClockSelection)
 8025396:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 802539a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802539e:	f000 8157 	beq.w	8025650 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 80253a2:	f033 7300 	bics.w	r3, r3, #33554432	@ 0x2000000
 80253a6:	f000 8158 	beq.w	802565a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
 80253aa:	2601      	movs	r6, #1
 80253ac:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80253ae:	e9d5 1300 	ldrd	r1, r3, [r5]
 80253b2:	051b      	lsls	r3, r3, #20
 80253b4:	d509      	bpl.n	80253ca <HAL_RCCEx_PeriphCLKConfig+0x552>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80253b6:	4b71      	ldr	r3, [pc, #452]	@ (802557c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80253b8:	69da      	ldr	r2, [r3, #28]
 80253ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80253be:	61da      	str	r2, [r3, #28]
 80253c0:	69da      	ldr	r2, [r3, #28]
 80253c2:	f8d5 0100 	ldr.w	r0, [r5, #256]	@ 0x100
 80253c6:	4302      	orrs	r2, r0
 80253c8:	61da      	str	r2, [r3, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80253ca:	038f      	lsls	r7, r1, #14
 80253cc:	d510      	bpl.n	80253f0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 80253ce:	f8d5 30a4 	ldr.w	r3, [r5, #164]	@ 0xa4
 80253d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80253d6:	f000 8169 	beq.w	80256ac <HAL_RCCEx_PeriphCLKConfig+0x834>
 80253da:	f200 814c 	bhi.w	8025676 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80253de:	2b00      	cmp	r3, #0
 80253e0:	f000 8152 	beq.w	8025688 <HAL_RCCEx_PeriphCLKConfig+0x810>
 80253e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80253e8:	f000 815a 	beq.w	80256a0 <HAL_RCCEx_PeriphCLKConfig+0x828>
 80253ec:	2601      	movs	r6, #1
 80253ee:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80253f0:	682b      	ldr	r3, [r5, #0]
 80253f2:	0358      	lsls	r0, r3, #13
 80253f4:	d510      	bpl.n	8025418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 80253f6:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 80253fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80253fe:	f000 8177 	beq.w	80256f0 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8025402:	f200 815a 	bhi.w	80256ba <HAL_RCCEx_PeriphCLKConfig+0x842>
 8025406:	2b00      	cmp	r3, #0
 8025408:	f000 8160 	beq.w	80256cc <HAL_RCCEx_PeriphCLKConfig+0x854>
 802540c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8025410:	f000 8168 	beq.w	80256e4 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 8025414:	2601      	movs	r6, #1
 8025416:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8025418:	686b      	ldr	r3, [r5, #4]
 802541a:	0699      	lsls	r1, r3, #26
 802541c:	d510      	bpl.n	8025440 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 802541e:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8025422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8025426:	f000 8185 	beq.w	8025734 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 802542a:	f200 8168 	bhi.w	80256fe <HAL_RCCEx_PeriphCLKConfig+0x886>
 802542e:	2b00      	cmp	r3, #0
 8025430:	f000 816e 	beq.w	8025710 <HAL_RCCEx_PeriphCLKConfig+0x898>
 8025434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8025438:	f000 8176 	beq.w	8025728 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 802543c:	2601      	movs	r6, #1
 802543e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8025440:	686b      	ldr	r3, [r5, #4]
 8025442:	065a      	lsls	r2, r3, #25
 8025444:	d510      	bpl.n	8025468 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8025446:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 802544a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802544e:	f000 8193 	beq.w	8025778 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8025452:	f200 8176 	bhi.w	8025742 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 8025456:	2b00      	cmp	r3, #0
 8025458:	f000 817c 	beq.w	8025754 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 802545c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8025460:	f000 8184 	beq.w	802576c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8025464:	2601      	movs	r6, #1
 8025466:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8025468:	686b      	ldr	r3, [r5, #4]
 802546a:	061b      	lsls	r3, r3, #24
 802546c:	d510      	bpl.n	8025490 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 802546e:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 8025472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8025476:	f000 81a1 	beq.w	80257bc <HAL_RCCEx_PeriphCLKConfig+0x944>
 802547a:	f200 8184 	bhi.w	8025786 <HAL_RCCEx_PeriphCLKConfig+0x90e>
 802547e:	2b00      	cmp	r3, #0
 8025480:	f000 818a 	beq.w	8025798 <HAL_RCCEx_PeriphCLKConfig+0x920>
 8025484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8025488:	f000 8192 	beq.w	80257b0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 802548c:	2601      	movs	r6, #1
 802548e:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8025490:	686b      	ldr	r3, [r5, #4]
 8025492:	05df      	lsls	r7, r3, #23
 8025494:	d510      	bpl.n	80254b8 <HAL_RCCEx_PeriphCLKConfig+0x640>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 8025496:	f8d5 30b8 	ldr.w	r3, [r5, #184]	@ 0xb8
 802549a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802549e:	f000 81af 	beq.w	8025800 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80254a2:	f200 8192 	bhi.w	80257ca <HAL_RCCEx_PeriphCLKConfig+0x952>
 80254a6:	2b00      	cmp	r3, #0
 80254a8:	f000 8198 	beq.w	80257dc <HAL_RCCEx_PeriphCLKConfig+0x964>
 80254ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80254b0:	f000 81a0 	beq.w	80257f4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80254b4:	2601      	movs	r6, #1
 80254b6:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80254b8:	682b      	ldr	r3, [r5, #0]
 80254ba:	0318      	lsls	r0, r3, #12
 80254bc:	f140 81b9 	bpl.w	8025832 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
    switch (pPeriphClkInit->Sai1ClockSelection)
 80254c0:	f8d5 30c0 	ldr.w	r3, [r5, #192]	@ 0xc0
 80254c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80254c8:	f000 81d3 	beq.w	8025872 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 80254cc:	f200 819f 	bhi.w	802580e <HAL_RCCEx_PeriphCLKConfig+0x996>
 80254d0:	2b00      	cmp	r3, #0
 80254d2:	f000 81c2 	beq.w	802585a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80254d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80254da:	f000 81c4 	beq.w	8025866 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 80254de:	2601      	movs	r6, #1
 80254e0:	4634      	mov	r4, r6
 80254e2:	e1a6      	b.n	8025832 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80254e4:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80254e8:	f7ff fc5c 	bl	8024da4 <RCCEx_PLL3_Config>
 80254ec:	e6dc      	b.n	80252a8 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (pPeriphClkInit->Usart11ClockSelection)
 80254ee:	2601      	movs	r6, #1
 80254f0:	4634      	mov	r4, r6
 80254f2:	e6e7      	b.n	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x44c>
      status = ret;
 80254f4:	4626      	mov	r6, r4
 80254f6:	e6e5      	b.n	80252c4 <HAL_RCCEx_PeriphCLKConfig+0x44c>
    switch (pPeriphClkInit->Uart12ClockSelection)
 80254f8:	f023 0210 	bic.w	r2, r3, #16
 80254fc:	2a40      	cmp	r2, #64	@ 0x40
 80254fe:	d002      	beq.n	8025506 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8025500:	2b30      	cmp	r3, #48	@ 0x30
 8025502:	f47f aeef 	bne.w	80252e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    if (ret == HAL_OK)
 8025506:	b9ac      	cbnz	r4, 8025534 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8025508:	4a1c      	ldr	r2, [pc, #112]	@ (802557c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 802550a:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 802550e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8025512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8025516:	430b      	orrs	r3, r1
 8025518:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 802551c:	e6e4      	b.n	80252e8 <HAL_RCCEx_PeriphCLKConfig+0x470>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802551e:	f105 0008 	add.w	r0, r5, #8
 8025522:	f7ff fbd5 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025526:	4604      	mov	r4, r0
        break;
 8025528:	e7ed      	b.n	8025506 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802552a:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802552e:	f7ff fc39 	bl	8024da4 <RCCEx_PLL3_Config>
 8025532:	e7f8      	b.n	8025526 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      status = ret;
 8025534:	4626      	mov	r6, r4
 8025536:	e6d7      	b.n	80252e8 <HAL_RCCEx_PeriphCLKConfig+0x470>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8025538:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 802553c:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8025540:	d003      	beq.n	802554a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
 8025542:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8025546:	f47f aee1 	bne.w	802530c <HAL_RCCEx_PeriphCLKConfig+0x494>
    if (ret == HAL_OK)
 802554a:	b9ac      	cbnz	r4, 8025578 <HAL_RCCEx_PeriphCLKConfig+0x700>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 802554c:	4a0b      	ldr	r2, [pc, #44]	@ (802557c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 802554e:	f8d5 108c 	ldr.w	r1, [r5, #140]	@ 0x8c
 8025552:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025556:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 802555a:	430b      	orrs	r3, r1
 802555c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025560:	e6d6      	b.n	8025310 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025562:	f105 0008 	add.w	r0, r5, #8
 8025566:	f7ff fbb3 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802556a:	4604      	mov	r4, r0
        break;
 802556c:	e7ed      	b.n	802554a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802556e:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025572:	f7ff fc17 	bl	8024da4 <RCCEx_PLL3_Config>
 8025576:	e7f8      	b.n	802556a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
      status = ret;
 8025578:	4626      	mov	r6, r4
 802557a:	e6c9      	b.n	8025310 <HAL_RCCEx_PeriphCLKConfig+0x498>
 802557c:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->I2c1ClockSelection)
 8025580:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8025584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8025588:	f47f aed0 	bne.w	802532c <HAL_RCCEx_PeriphCLKConfig+0x4b4>
    if (ret == HAL_OK)
 802558c:	b984      	cbnz	r4, 80255b0 <HAL_RCCEx_PeriphCLKConfig+0x738>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 802558e:	4abc      	ldr	r2, [pc, #752]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025590:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 8025594:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025598:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 802559c:	430b      	orrs	r3, r1
 802559e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80255a2:	e6c5      	b.n	8025330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80255a4:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80255a8:	f7ff fbfc 	bl	8024da4 <RCCEx_PLL3_Config>
 80255ac:	4604      	mov	r4, r0
        break;
 80255ae:	e7ed      	b.n	802558c <HAL_RCCEx_PeriphCLKConfig+0x714>
      status = ret;
 80255b0:	4626      	mov	r6, r4
 80255b2:	e6bd      	b.n	8025330 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    switch (pPeriphClkInit->I2c2ClockSelection)
 80255b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80255b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80255bc:	f47f aec6 	bne.w	802534c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    if (ret == HAL_OK)
 80255c0:	b984      	cbnz	r4, 80255e4 <HAL_RCCEx_PeriphCLKConfig+0x76c>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80255c2:	4aaf      	ldr	r2, [pc, #700]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80255c4:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 80255c8:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 80255cc:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80255d0:	430b      	orrs	r3, r1
 80255d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80255d6:	e6bb      	b.n	8025350 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80255d8:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80255dc:	f7ff fbe2 	bl	8024da4 <RCCEx_PLL3_Config>
 80255e0:	4604      	mov	r4, r0
        break;
 80255e2:	e7ed      	b.n	80255c0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      status = ret;
 80255e4:	4626      	mov	r6, r4
 80255e6:	e6b3      	b.n	8025350 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    switch (pPeriphClkInit->I2c3ClockSelection)
 80255e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80255ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80255f0:	f47f aebc 	bne.w	802536c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    if (ret == HAL_OK)
 80255f4:	b984      	cbnz	r4, 8025618 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80255f6:	4aa2      	ldr	r2, [pc, #648]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80255f8:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 80255fc:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025600:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8025604:	430b      	orrs	r3, r1
 8025606:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 802560a:	e6b1      	b.n	8025370 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802560c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025610:	f7ff fbc8 	bl	8024da4 <RCCEx_PLL3_Config>
 8025614:	4604      	mov	r4, r0
        break;
 8025616:	e7ed      	b.n	80255f4 <HAL_RCCEx_PeriphCLKConfig+0x77c>
      status = ret;
 8025618:	4626      	mov	r6, r4
 802561a:	e6a9      	b.n	8025370 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    switch (pPeriphClkInit->I2c4ClockSelection)
 802561c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8025620:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8025624:	f47f aeb2 	bne.w	802538c <HAL_RCCEx_PeriphCLKConfig+0x514>
    if (ret == HAL_OK)
 8025628:	b984      	cbnz	r4, 802564c <HAL_RCCEx_PeriphCLKConfig+0x7d4>
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 802562a:	4a95      	ldr	r2, [pc, #596]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802562c:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 8025630:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025634:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8025638:	430b      	orrs	r3, r1
 802563a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 802563e:	e6a7      	b.n	8025390 <HAL_RCCEx_PeriphCLKConfig+0x518>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025640:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025644:	f7ff fbae 	bl	8024da4 <RCCEx_PLL3_Config>
 8025648:	4604      	mov	r4, r0
        break;
 802564a:	e7ed      	b.n	8025628 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      status = ret;
 802564c:	4626      	mov	r6, r4
 802564e:	e69f      	b.n	8025390 <HAL_RCCEx_PeriphCLKConfig+0x518>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025650:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025654:	f7ff fba6 	bl	8024da4 <RCCEx_PLL3_Config>
 8025658:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 802565a:	b954      	cbnz	r4, 8025672 <HAL_RCCEx_PeriphCLKConfig+0x7fa>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 802565c:	4a88      	ldr	r2, [pc, #544]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802565e:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 8025662:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025666:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 802566a:	430b      	orrs	r3, r1
 802566c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8025670:	e69d      	b.n	80253ae <HAL_RCCEx_PeriphCLKConfig+0x536>
      status = ret;
 8025672:	4626      	mov	r6, r4
 8025674:	e69b      	b.n	80253ae <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8025676:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 802567a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 802567e:	d003      	beq.n	8025688 <HAL_RCCEx_PeriphCLKConfig+0x810>
 8025680:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8025684:	f47f aeb2 	bne.w	80253ec <HAL_RCCEx_PeriphCLKConfig+0x574>
    if (ret == HAL_OK)
 8025688:	b9ac      	cbnz	r4, 80256b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 802568a:	4a7d      	ldr	r2, [pc, #500]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802568c:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8025690:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8025694:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8025698:	430b      	orrs	r3, r1
 802569a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 802569e:	e6a7      	b.n	80253f0 <HAL_RCCEx_PeriphCLKConfig+0x578>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80256a0:	f105 0008 	add.w	r0, r5, #8
 80256a4:	f7ff fb14 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256a8:	4604      	mov	r4, r0
        break;
 80256aa:	e7ed      	b.n	8025688 <HAL_RCCEx_PeriphCLKConfig+0x810>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256ac:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80256b0:	f7ff fb78 	bl	8024da4 <RCCEx_PLL3_Config>
 80256b4:	e7f8      	b.n	80256a8 <HAL_RCCEx_PeriphCLKConfig+0x830>
      status = ret;
 80256b6:	4626      	mov	r6, r4
 80256b8:	e69a      	b.n	80253f0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 80256ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80256be:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 80256c2:	d003      	beq.n	80256cc <HAL_RCCEx_PeriphCLKConfig+0x854>
 80256c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80256c8:	f47f aea4 	bne.w	8025414 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    if (ret == HAL_OK)
 80256cc:	b9ac      	cbnz	r4, 80256fa <HAL_RCCEx_PeriphCLKConfig+0x882>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80256ce:	4a6c      	ldr	r2, [pc, #432]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80256d0:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 80256d4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80256d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80256dc:	430b      	orrs	r3, r1
 80256de:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80256e2:	e699      	b.n	8025418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80256e4:	f105 0008 	add.w	r0, r5, #8
 80256e8:	f7ff faf2 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256ec:	4604      	mov	r4, r0
        break;
 80256ee:	e7ed      	b.n	80256cc <HAL_RCCEx_PeriphCLKConfig+0x854>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80256f0:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80256f4:	f7ff fb56 	bl	8024da4 <RCCEx_PLL3_Config>
 80256f8:	e7f8      	b.n	80256ec <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 80256fa:	4626      	mov	r6, r4
 80256fc:	e68c      	b.n	8025418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    switch (pPeriphClkInit->Lptim3ClockSelection)
 80256fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8025702:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8025706:	d003      	beq.n	8025710 <HAL_RCCEx_PeriphCLKConfig+0x898>
 8025708:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802570c:	f47f ae96 	bne.w	802543c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    if (ret == HAL_OK)
 8025710:	b9ac      	cbnz	r4, 802573e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8025712:	4a5b      	ldr	r2, [pc, #364]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025714:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 8025718:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 802571c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8025720:	430b      	orrs	r3, r1
 8025722:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8025726:	e68b      	b.n	8025440 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025728:	f105 0008 	add.w	r0, r5, #8
 802572c:	f7ff fad0 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025730:	4604      	mov	r4, r0
        break;
 8025732:	e7ed      	b.n	8025710 <HAL_RCCEx_PeriphCLKConfig+0x898>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025734:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025738:	f7ff fb34 	bl	8024da4 <RCCEx_PLL3_Config>
 802573c:	e7f8      	b.n	8025730 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      status = ret;
 802573e:	4626      	mov	r6, r4
 8025740:	e67e      	b.n	8025440 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    switch (pPeriphClkInit->Lptim4ClockSelection)
 8025742:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8025746:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 802574a:	d003      	beq.n	8025754 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 802574c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8025750:	f47f ae88 	bne.w	8025464 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    if (ret == HAL_OK)
 8025754:	b9ac      	cbnz	r4, 8025782 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8025756:	4a4a      	ldr	r2, [pc, #296]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025758:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 802575c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8025760:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8025764:	430b      	orrs	r3, r1
 8025766:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 802576a:	e67d      	b.n	8025468 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802576c:	f105 0008 	add.w	r0, r5, #8
 8025770:	f7ff faae 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025774:	4604      	mov	r4, r0
        break;
 8025776:	e7ed      	b.n	8025754 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025778:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 802577c:	f7ff fb12 	bl	8024da4 <RCCEx_PLL3_Config>
 8025780:	e7f8      	b.n	8025774 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      status = ret;
 8025782:	4626      	mov	r6, r4
 8025784:	e670      	b.n	8025468 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    switch (pPeriphClkInit->Lptim5ClockSelection)
 8025786:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 802578a:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 802578e:	d003      	beq.n	8025798 <HAL_RCCEx_PeriphCLKConfig+0x920>
 8025790:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8025794:	f47f ae7a 	bne.w	802548c <HAL_RCCEx_PeriphCLKConfig+0x614>
    if (ret == HAL_OK)
 8025798:	b9ac      	cbnz	r4, 80257c6 <HAL_RCCEx_PeriphCLKConfig+0x94e>
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 802579a:	4a39      	ldr	r2, [pc, #228]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802579c:	f8d5 10b4 	ldr.w	r1, [r5, #180]	@ 0xb4
 80257a0:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80257a4:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80257a8:	430b      	orrs	r3, r1
 80257aa:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80257ae:	e66f      	b.n	8025490 <HAL_RCCEx_PeriphCLKConfig+0x618>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80257b0:	f105 0008 	add.w	r0, r5, #8
 80257b4:	f7ff fa8c 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80257b8:	4604      	mov	r4, r0
        break;
 80257ba:	e7ed      	b.n	8025798 <HAL_RCCEx_PeriphCLKConfig+0x920>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80257bc:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 80257c0:	f7ff faf0 	bl	8024da4 <RCCEx_PLL3_Config>
 80257c4:	e7f8      	b.n	80257b8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      status = ret;
 80257c6:	4626      	mov	r6, r4
 80257c8:	e662      	b.n	8025490 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (pPeriphClkInit->Lptim6ClockSelection)
 80257ca:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80257ce:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80257d2:	d003      	beq.n	80257dc <HAL_RCCEx_PeriphCLKConfig+0x964>
 80257d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80257d8:	f47f ae6c 	bne.w	80254b4 <HAL_RCCEx_PeriphCLKConfig+0x63c>
    if (ret == HAL_OK)
 80257dc:	b9ac      	cbnz	r4, 802580a <HAL_RCCEx_PeriphCLKConfig+0x992>
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80257de:	4a28      	ldr	r2, [pc, #160]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80257e0:	f8d5 10b8 	ldr.w	r1, [r5, #184]	@ 0xb8
 80257e4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80257e8:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 80257ec:	430b      	orrs	r3, r1
 80257ee:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80257f2:	e661      	b.n	80254b8 <HAL_RCCEx_PeriphCLKConfig+0x640>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80257f4:	f105 0008 	add.w	r0, r5, #8
 80257f8:	f7ff fa6a 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80257fc:	4604      	mov	r4, r0
        break;
 80257fe:	e7ed      	b.n	80257dc <HAL_RCCEx_PeriphCLKConfig+0x964>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025800:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025804:	f7ff face 	bl	8024da4 <RCCEx_PLL3_Config>
 8025808:	e7f8      	b.n	80257fc <HAL_RCCEx_PeriphCLKConfig+0x984>
      status = ret;
 802580a:	4626      	mov	r6, r4
 802580c:	e654      	b.n	80254b8 <HAL_RCCEx_PeriphCLKConfig+0x640>
    switch (pPeriphClkInit->Sai1ClockSelection)
 802580e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8025812:	d003      	beq.n	802581c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8025814:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8025818:	f47f ae61 	bne.w	80254de <HAL_RCCEx_PeriphCLKConfig+0x666>
    if (ret == HAL_OK)
 802581c:	bb74      	cbnz	r4, 802587c <HAL_RCCEx_PeriphCLKConfig+0xa04>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 802581e:	4a18      	ldr	r2, [pc, #96]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8025820:	f8d5 10c0 	ldr.w	r1, [r5, #192]	@ 0xc0
 8025824:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025828:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 802582c:	430b      	orrs	r3, r1
 802582e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8025832:	682b      	ldr	r3, [r5, #0]
 8025834:	02d9      	lsls	r1, r3, #11
 8025836:	d537      	bpl.n	80258a8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8025838:	f8d5 30c4 	ldr.w	r3, [r5, #196]	@ 0xc4
 802583c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8025840:	f000 80a0 	beq.w	8025984 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
 8025844:	d81e      	bhi.n	8025884 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8025846:	2b00      	cmp	r3, #0
 8025848:	f000 8090 	beq.w	802596c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 802584c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8025850:	f000 8092 	beq.w	8025978 <HAL_RCCEx_PeriphCLKConfig+0xb00>
 8025854:	2601      	movs	r6, #1
 8025856:	4634      	mov	r4, r6
 8025858:	e026      	b.n	80258a8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 802585a:	4a09      	ldr	r2, [pc, #36]	@ (8025880 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 802585c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 802585e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025862:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025864:	e7da      	b.n	802581c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025866:	f105 0008 	add.w	r0, r5, #8
 802586a:	f7ff fa31 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802586e:	4604      	mov	r4, r0
        break;
 8025870:	e7d4      	b.n	802581c <HAL_RCCEx_PeriphCLKConfig+0x9a4>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025872:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025876:	f7ff fa95 	bl	8024da4 <RCCEx_PLL3_Config>
 802587a:	e7f8      	b.n	802586e <HAL_RCCEx_PeriphCLKConfig+0x9f6>
      status = ret;
 802587c:	4626      	mov	r6, r4
 802587e:	e7d8      	b.n	8025832 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8025880:	44020c00 	.word	0x44020c00
    switch (pPeriphClkInit->Sai2ClockSelection)
 8025884:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8025888:	d002      	beq.n	8025890 <HAL_RCCEx_PeriphCLKConfig+0xa18>
 802588a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802588e:	d1e1      	bne.n	8025854 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
    if (ret == HAL_OK)
 8025890:	2c00      	cmp	r4, #0
 8025892:	d17c      	bne.n	802598e <HAL_RCCEx_PeriphCLKConfig+0xb16>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8025894:	4aa2      	ldr	r2, [pc, #648]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025896:	f8d5 10c4 	ldr.w	r1, [r5, #196]	@ 0xc4
 802589a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 802589e:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 80258a2:	430b      	orrs	r3, r1
 80258a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80258a8:	682b      	ldr	r3, [r5, #0]
 80258aa:	029a      	lsls	r2, r3, #10
 80258ac:	d513      	bpl.n	80258d6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    switch (pPeriphClkInit->AdcDacClockSelection)
 80258ae:	f8d5 30d0 	ldr.w	r3, [r5, #208]	@ 0xd0
 80258b2:	2b02      	cmp	r3, #2
 80258b4:	d06d      	beq.n	8025992 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80258b6:	d902      	bls.n	80258be <HAL_RCCEx_PeriphCLKConfig+0xa46>
 80258b8:	3b03      	subs	r3, #3
 80258ba:	2b02      	cmp	r3, #2
 80258bc:	d86f      	bhi.n	802599e <HAL_RCCEx_PeriphCLKConfig+0xb26>
    if (ret == HAL_OK)
 80258be:	2c00      	cmp	r4, #0
 80258c0:	d170      	bne.n	80259a4 <HAL_RCCEx_PeriphCLKConfig+0xb2c>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80258c2:	4a97      	ldr	r2, [pc, #604]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 80258c4:	f8d5 10d0 	ldr.w	r1, [r5, #208]	@ 0xd0
 80258c8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 80258cc:	f023 0307 	bic.w	r3, r3, #7
 80258d0:	430b      	orrs	r3, r1
 80258d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80258d6:	e9d5 0300 	ldrd	r0, r3, [r5]
 80258da:	059b      	lsls	r3, r3, #22
 80258dc:	d50e      	bpl.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80258de:	f8d5 10d4 	ldr.w	r1, [r5, #212]	@ 0xd4
 80258e2:	f031 0308 	bics.w	r3, r1, #8
 80258e6:	d15f      	bne.n	80259a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    if (ret == HAL_OK)
 80258e8:	2c00      	cmp	r4, #0
 80258ea:	d160      	bne.n	80259ae <HAL_RCCEx_PeriphCLKConfig+0xb36>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80258ec:	4a8c      	ldr	r2, [pc, #560]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 80258ee:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 80258f2:	f023 0308 	bic.w	r3, r3, #8
 80258f6:	430b      	orrs	r3, r1
 80258f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80258fc:	0187      	lsls	r7, r0, #6
 80258fe:	d560      	bpl.n	80259c2 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8025900:	4f88      	ldr	r7, [pc, #544]	@ (8025b24 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 8025902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025904:	f043 0301 	orr.w	r3, r3, #1
 8025908:	627b      	str	r3, [r7, #36]	@ 0x24
    tickstart = HAL_GetTick();
 802590a:	f7fc fb0b 	bl	8021f24 <HAL_GetTick>
 802590e:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8025910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025912:	07d8      	lsls	r0, r3, #31
 8025914:	d54d      	bpl.n	80259b2 <HAL_RCCEx_PeriphCLKConfig+0xb3a>
    if (ret == HAL_OK)
 8025916:	2c00      	cmp	r4, #0
 8025918:	f040 80a2 	bne.w	8025a60 <HAL_RCCEx_PeriphCLKConfig+0xbe8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 802591c:	4f80      	ldr	r7, [pc, #512]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 802591e:	f8d5 20f4 	ldr.w	r2, [r5, #244]	@ 0xf4
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8025922:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8025926:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 802592a:	d16d      	bne.n	8025a08 <HAL_RCCEx_PeriphCLKConfig+0xb90>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 802592c:	f8d5 30f4 	ldr.w	r3, [r5, #244]	@ 0xf4
 8025930:	497b      	ldr	r1, [pc, #492]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025932:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8025936:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 802593a:	f040 808d 	bne.w	8025a58 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
 802593e:	69c8      	ldr	r0, [r1, #28]
 8025940:	4a79      	ldr	r2, [pc, #484]	@ (8025b28 <HAL_RCCEx_PeriphCLKConfig+0xcb0>)
 8025942:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 8025946:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 802594a:	4302      	orrs	r2, r0
 802594c:	61ca      	str	r2, [r1, #28]
 802594e:	4a74      	ldr	r2, [pc, #464]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8025954:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8025958:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 802595c:	f8c2 10f0 	str.w	r1, [r2, #240]	@ 0xf0
 8025960:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8025964:	430b      	orrs	r3, r1
 8025966:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802596a:	e02a      	b.n	80259c2 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 802596c:	4a6c      	ldr	r2, [pc, #432]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 802596e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025974:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025976:	e78b      	b.n	8025890 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025978:	f105 0008 	add.w	r0, r5, #8
 802597c:	f7ff f9a8 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025980:	4604      	mov	r4, r0
        break;
 8025982:	e785      	b.n	8025890 <HAL_RCCEx_PeriphCLKConfig+0xa18>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025984:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025988:	f7ff fa0c 	bl	8024da4 <RCCEx_PLL3_Config>
 802598c:	e7f8      	b.n	8025980 <HAL_RCCEx_PeriphCLKConfig+0xb08>
      status = ret;
 802598e:	4626      	mov	r6, r4
 8025990:	e78a      	b.n	80258a8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025992:	f105 0008 	add.w	r0, r5, #8
 8025996:	f7ff f99b 	bl	8024cd0 <RCCEx_PLL2_Config>
 802599a:	4604      	mov	r4, r0
        break;
 802599c:	e78f      	b.n	80258be <HAL_RCCEx_PeriphCLKConfig+0xa46>
    switch (pPeriphClkInit->AdcDacClockSelection)
 802599e:	2601      	movs	r6, #1
 80259a0:	4634      	mov	r4, r6
 80259a2:	e798      	b.n	80258d6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
      status = ret;
 80259a4:	4626      	mov	r6, r4
 80259a6:	e796      	b.n	80258d6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80259a8:	2601      	movs	r6, #1
 80259aa:	4634      	mov	r4, r6
 80259ac:	e7a6      	b.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      status = ret;
 80259ae:	4626      	mov	r6, r4
 80259b0:	e7a4      	b.n	80258fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80259b2:	f7fc fab7 	bl	8021f24 <HAL_GetTick>
 80259b6:	eba0 0008 	sub.w	r0, r0, r8
 80259ba:	2802      	cmp	r0, #2
 80259bc:	d9a8      	bls.n	8025910 <HAL_RCCEx_PeriphCLKConfig+0xa98>
        ret = HAL_TIMEOUT;
 80259be:	2603      	movs	r6, #3
 80259c0:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80259c2:	6829      	ldr	r1, [r5, #0]
 80259c4:	014b      	lsls	r3, r1, #5
 80259c6:	d508      	bpl.n	80259da <HAL_RCCEx_PeriphCLKConfig+0xb62>
    switch (pPeriphClkInit->RngClockSelection)
 80259c8:	f8d5 20c8 	ldr.w	r2, [r5, #200]	@ 0xc8
 80259cc:	2a10      	cmp	r2, #16
 80259ce:	d057      	beq.n	8025a80 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80259d0:	d848      	bhi.n	8025a64 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80259d2:	2a00      	cmp	r2, #0
 80259d4:	d04a      	beq.n	8025a6c <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 80259d6:	2601      	movs	r6, #1
 80259d8:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80259da:	024f      	lsls	r7, r1, #9
 80259dc:	d507      	bpl.n	80259ee <HAL_RCCEx_PeriphCLKConfig+0xb76>
    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80259de:	f8d5 30cc 	ldr.w	r3, [r5, #204]	@ 0xcc
 80259e2:	2b00      	cmp	r3, #0
 80259e4:	d054      	beq.n	8025a90 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80259e6:	2b40      	cmp	r3, #64	@ 0x40
 80259e8:	d063      	beq.n	8025ab2 <HAL_RCCEx_PeriphCLKConfig+0xc3a>
 80259ea:	2601      	movs	r6, #1
 80259ec:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80259ee:	682b      	ldr	r3, [r5, #0]
 80259f0:	0118      	lsls	r0, r3, #4
 80259f2:	d576      	bpl.n	8025ae2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    switch (pPeriphClkInit->Spi1ClockSelection)
 80259f4:	f8d5 30dc 	ldr.w	r3, [r5, #220]	@ 0xdc
 80259f8:	2b04      	cmp	r3, #4
 80259fa:	f200 808c 	bhi.w	8025b16 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 80259fe:	e8df f003 	tbb	[pc, r3]
 8025a02:	7f60      	.short	0x7f60
 8025a04:	6585      	.short	0x6585
 8025a06:	65          	.byte	0x65
 8025a07:	00          	.byte	0x00
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8025a08:	4293      	cmp	r3, r2
 8025a0a:	d08f      	beq.n	802592c <HAL_RCCEx_PeriphCLKConfig+0xab4>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8025a0c:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8025a10:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8025a14:	f422 7140 	bic.w	r1, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8025a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8025a1c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8025a20:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8025a24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8025a28:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
        RCC->BDCR = tmpregister;
 8025a2c:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8025a30:	07d1      	lsls	r1, r2, #31
 8025a32:	f57f af7b 	bpl.w	802592c <HAL_RCCEx_PeriphCLKConfig+0xab4>
        tickstart = HAL_GetTick();
 8025a36:	f7fc fa75 	bl	8021f24 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8025a3a:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8025a3e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8025a40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8025a44:	079a      	lsls	r2, r3, #30
 8025a46:	f53f af71 	bmi.w	802592c <HAL_RCCEx_PeriphCLKConfig+0xab4>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8025a4a:	f7fc fa6b 	bl	8021f24 <HAL_GetTick>
 8025a4e:	eba0 0008 	sub.w	r0, r0, r8
 8025a52:	4548      	cmp	r0, r9
 8025a54:	d9f4      	bls.n	8025a40 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
 8025a56:	e7b2      	b.n	80259be <HAL_RCCEx_PeriphCLKConfig+0xb46>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8025a58:	69ca      	ldr	r2, [r1, #28]
 8025a5a:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8025a5e:	e775      	b.n	802594c <HAL_RCCEx_PeriphCLKConfig+0xad4>
      status = ret;
 8025a60:	4626      	mov	r6, r4
 8025a62:	e7ae      	b.n	80259c2 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
    switch (pPeriphClkInit->RngClockSelection)
 8025a64:	f022 0310 	bic.w	r3, r2, #16
 8025a68:	2b20      	cmp	r3, #32
 8025a6a:	d1b4      	bne.n	80259d6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
    if (ret == HAL_OK)
 8025a6c:	b974      	cbnz	r4, 8025a8c <HAL_RCCEx_PeriphCLKConfig+0xc14>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8025a6e:	482c      	ldr	r0, [pc, #176]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025a70:	f8d0 30e8 	ldr.w	r3, [r0, #232]	@ 0xe8
 8025a74:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8025a78:	4313      	orrs	r3, r2
 8025a7a:	f8c0 30e8 	str.w	r3, [r0, #232]	@ 0xe8
 8025a7e:	e7ac      	b.n	80259da <HAL_RCCEx_PeriphCLKConfig+0xb62>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025a80:	4827      	ldr	r0, [pc, #156]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025a82:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8025a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025a88:	6283      	str	r3, [r0, #40]	@ 0x28
        break;
 8025a8a:	e7ef      	b.n	8025a6c <HAL_RCCEx_PeriphCLKConfig+0xbf4>
      status = ret;
 8025a8c:	4626      	mov	r6, r4
 8025a8e:	e7a4      	b.n	80259da <HAL_RCCEx_PeriphCLKConfig+0xb62>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025a90:	4a23      	ldr	r2, [pc, #140]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025a92:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025a98:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025a9a:	b984      	cbnz	r4, 8025abe <HAL_RCCEx_PeriphCLKConfig+0xc46>
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8025a9c:	4a20      	ldr	r2, [pc, #128]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025a9e:	f8d5 10cc 	ldr.w	r1, [r5, #204]	@ 0xcc
 8025aa2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025aa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8025aaa:	430b      	orrs	r3, r1
 8025aac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8025ab0:	e79d      	b.n	80259ee <HAL_RCCEx_PeriphCLKConfig+0xb76>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025ab2:	f105 0008 	add.w	r0, r5, #8
 8025ab6:	f7ff f90b 	bl	8024cd0 <RCCEx_PLL2_Config>
 8025aba:	4604      	mov	r4, r0
        break;
 8025abc:	e7ed      	b.n	8025a9a <HAL_RCCEx_PeriphCLKConfig+0xc22>
      status = ret;
 8025abe:	4626      	mov	r6, r4
 8025ac0:	e795      	b.n	80259ee <HAL_RCCEx_PeriphCLKConfig+0xb76>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025ac2:	4a17      	ldr	r2, [pc, #92]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025ac4:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025aca:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025acc:	bb34      	cbnz	r4, 8025b1c <HAL_RCCEx_PeriphCLKConfig+0xca4>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8025ace:	4a14      	ldr	r2, [pc, #80]	@ (8025b20 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8025ad0:	f8d5 10dc 	ldr.w	r1, [r5, #220]	@ 0xdc
 8025ad4:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025ad8:	f023 0307 	bic.w	r3, r3, #7
 8025adc:	430b      	orrs	r3, r1
 8025ade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8025ae2:	682b      	ldr	r3, [r5, #0]
 8025ae4:	00d9      	lsls	r1, r3, #3
 8025ae6:	d530      	bpl.n	8025b4a <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8025ae8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8025aec:	2b10      	cmp	r3, #16
 8025aee:	d047      	beq.n	8025b80 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8025af0:	d81c      	bhi.n	8025b2c <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8025af2:	2b00      	cmp	r3, #0
 8025af4:	d038      	beq.n	8025b68 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 8025af6:	2b08      	cmp	r3, #8
 8025af8:	d03c      	beq.n	8025b74 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
 8025afa:	2601      	movs	r6, #1
 8025afc:	4634      	mov	r4, r6
 8025afe:	e024      	b.n	8025b4a <HAL_RCCEx_PeriphCLKConfig+0xcd2>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025b00:	f105 0008 	add.w	r0, r5, #8
 8025b04:	f7ff f8e4 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025b08:	4604      	mov	r4, r0
        break;
 8025b0a:	e7df      	b.n	8025acc <HAL_RCCEx_PeriphCLKConfig+0xc54>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025b0c:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025b10:	f7ff f948 	bl	8024da4 <RCCEx_PLL3_Config>
 8025b14:	e7f8      	b.n	8025b08 <HAL_RCCEx_PeriphCLKConfig+0xc90>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8025b16:	2601      	movs	r6, #1
 8025b18:	4634      	mov	r4, r6
 8025b1a:	e7e2      	b.n	8025ae2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
      status = ret;
 8025b1c:	4626      	mov	r6, r4
 8025b1e:	e7e0      	b.n	8025ae2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
 8025b20:	44020c00 	.word	0x44020c00
 8025b24:	44020800 	.word	0x44020800
 8025b28:	00ffffcf 	.word	0x00ffffcf
    switch (pPeriphClkInit->Spi2ClockSelection)
 8025b2c:	2b18      	cmp	r3, #24
 8025b2e:	d001      	beq.n	8025b34 <HAL_RCCEx_PeriphCLKConfig+0xcbc>
 8025b30:	2b20      	cmp	r3, #32
 8025b32:	d1e2      	bne.n	8025afa <HAL_RCCEx_PeriphCLKConfig+0xc82>
    if (ret == HAL_OK)
 8025b34:	bb4c      	cbnz	r4, 8025b8a <HAL_RCCEx_PeriphCLKConfig+0xd12>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8025b36:	4aa8      	ldr	r2, [pc, #672]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025b38:	f8d5 10e0 	ldr.w	r1, [r5, #224]	@ 0xe0
 8025b3c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025b40:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8025b44:	430b      	orrs	r3, r1
 8025b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8025b4a:	682b      	ldr	r3, [r5, #0]
 8025b4c:	009a      	lsls	r2, r3, #2
 8025b4e:	d52f      	bpl.n	8025bb0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8025b50:	f8d5 30e4 	ldr.w	r3, [r5, #228]	@ 0xe4
 8025b54:	2b80      	cmp	r3, #128	@ 0x80
 8025b56:	d075      	beq.n	8025c44 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
 8025b58:	d819      	bhi.n	8025b8e <HAL_RCCEx_PeriphCLKConfig+0xd16>
 8025b5a:	2b00      	cmp	r3, #0
 8025b5c:	d066      	beq.n	8025c2c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8025b5e:	2b40      	cmp	r3, #64	@ 0x40
 8025b60:	d06a      	beq.n	8025c38 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8025b62:	2601      	movs	r6, #1
 8025b64:	4634      	mov	r4, r6
 8025b66:	e023      	b.n	8025bb0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025b68:	4a9b      	ldr	r2, [pc, #620]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025b6a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025b70:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025b72:	e7df      	b.n	8025b34 <HAL_RCCEx_PeriphCLKConfig+0xcbc>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025b74:	f105 0008 	add.w	r0, r5, #8
 8025b78:	f7ff f8aa 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025b7c:	4604      	mov	r4, r0
        break;
 8025b7e:	e7d9      	b.n	8025b34 <HAL_RCCEx_PeriphCLKConfig+0xcbc>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025b80:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025b84:	f7ff f90e 	bl	8024da4 <RCCEx_PLL3_Config>
 8025b88:	e7f8      	b.n	8025b7c <HAL_RCCEx_PeriphCLKConfig+0xd04>
      status = ret;
 8025b8a:	4626      	mov	r6, r4
 8025b8c:	e7dd      	b.n	8025b4a <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8025b8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8025b90:	d002      	beq.n	8025b98 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8025b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8025b96:	d1e4      	bne.n	8025b62 <HAL_RCCEx_PeriphCLKConfig+0xcea>
    if (ret == HAL_OK)
 8025b98:	2c00      	cmp	r4, #0
 8025b9a:	d158      	bne.n	8025c4e <HAL_RCCEx_PeriphCLKConfig+0xdd6>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8025b9c:	4a8e      	ldr	r2, [pc, #568]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025b9e:	f8d5 10e4 	ldr.w	r1, [r5, #228]	@ 0xe4
 8025ba2:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025ba6:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8025baa:	430b      	orrs	r3, r1
 8025bac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8025bb0:	682b      	ldr	r3, [r5, #0]
 8025bb2:	005b      	lsls	r3, r3, #1
 8025bb4:	d50c      	bpl.n	8025bd0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8025bb6:	f8d5 30e8 	ldr.w	r3, [r5, #232]	@ 0xe8
 8025bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8025bbe:	d062      	beq.n	8025c86 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 8025bc0:	d847      	bhi.n	8025c52 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8025bc2:	2b00      	cmp	r3, #0
 8025bc4:	d04d      	beq.n	8025c62 <HAL_RCCEx_PeriphCLKConfig+0xdea>
 8025bc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8025bca:	d056      	beq.n	8025c7a <HAL_RCCEx_PeriphCLKConfig+0xe02>
 8025bcc:	2601      	movs	r6, #1
 8025bce:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8025bd0:	682b      	ldr	r3, [r5, #0]
 8025bd2:	2b00      	cmp	r3, #0
 8025bd4:	da0c      	bge.n	8025bf0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8025bd6:	f8d5 30ec 	ldr.w	r3, [r5, #236]	@ 0xec
 8025bda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8025bde:	d073      	beq.n	8025cc8 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8025be0:	d858      	bhi.n	8025c94 <HAL_RCCEx_PeriphCLKConfig+0xe1c>
 8025be2:	2b00      	cmp	r3, #0
 8025be4:	d05e      	beq.n	8025ca4 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 8025be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8025bea:	d067      	beq.n	8025cbc <HAL_RCCEx_PeriphCLKConfig+0xe44>
 8025bec:	2601      	movs	r6, #1
 8025bee:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8025bf0:	686b      	ldr	r3, [r5, #4]
 8025bf2:	07df      	lsls	r7, r3, #31
 8025bf4:	d50d      	bpl.n	8025c12 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8025bf6:	f8d5 30f0 	ldr.w	r3, [r5, #240]	@ 0xf0
 8025bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8025bfe:	f000 8084 	beq.w	8025d0a <HAL_RCCEx_PeriphCLKConfig+0xe92>
 8025c02:	d868      	bhi.n	8025cd6 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 8025c04:	2b00      	cmp	r3, #0
 8025c06:	d06e      	beq.n	8025ce6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
 8025c08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8025c0c:	d077      	beq.n	8025cfe <HAL_RCCEx_PeriphCLKConfig+0xe86>
 8025c0e:	2601      	movs	r6, #1
 8025c10:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8025c12:	686b      	ldr	r3, [r5, #4]
 8025c14:	0798      	lsls	r0, r3, #30
 8025c16:	f140 8090 	bpl.w	8025d3a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    switch (pPeriphClkInit->OspiClockSelection)
 8025c1a:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
 8025c1e:	2b03      	cmp	r3, #3
 8025c20:	f200 80bb 	bhi.w	8025d9a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8025c24:	e8df f003 	tbb	[pc, r3]
 8025c28:	7db3787d 	.word	0x7db3787d
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025c2c:	4a6a      	ldr	r2, [pc, #424]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025c2e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025c34:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8025c36:	e7af      	b.n	8025b98 <HAL_RCCEx_PeriphCLKConfig+0xd20>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025c38:	f105 0008 	add.w	r0, r5, #8
 8025c3c:	f7ff f848 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c40:	4604      	mov	r4, r0
        break;
 8025c42:	e7a9      	b.n	8025b98 <HAL_RCCEx_PeriphCLKConfig+0xd20>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c44:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025c48:	f7ff f8ac 	bl	8024da4 <RCCEx_PLL3_Config>
 8025c4c:	e7f8      	b.n	8025c40 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
      status = ret;
 8025c4e:	4626      	mov	r6, r4
 8025c50:	e7ae      	b.n	8025bb0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    switch (pPeriphClkInit->Spi4ClockSelection)
 8025c52:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8025c56:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8025c5a:	d002      	beq.n	8025c62 <HAL_RCCEx_PeriphCLKConfig+0xdea>
 8025c5c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8025c60:	d1b4      	bne.n	8025bcc <HAL_RCCEx_PeriphCLKConfig+0xd54>
    if (ret == HAL_OK)
 8025c62:	b9ac      	cbnz	r4, 8025c90 <HAL_RCCEx_PeriphCLKConfig+0xe18>
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8025c64:	4a5c      	ldr	r2, [pc, #368]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025c66:	f8d5 10e8 	ldr.w	r1, [r5, #232]	@ 0xe8
 8025c6a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025c6e:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 8025c72:	430b      	orrs	r3, r1
 8025c74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025c78:	e7aa      	b.n	8025bd0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025c7a:	f105 0008 	add.w	r0, r5, #8
 8025c7e:	f7ff f827 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c82:	4604      	mov	r4, r0
        break;
 8025c84:	e7ed      	b.n	8025c62 <HAL_RCCEx_PeriphCLKConfig+0xdea>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025c86:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025c8a:	f7ff f88b 	bl	8024da4 <RCCEx_PLL3_Config>
 8025c8e:	e7f8      	b.n	8025c82 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
      status = ret;
 8025c90:	4626      	mov	r6, r4
 8025c92:	e79d      	b.n	8025bd0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
    switch (pPeriphClkInit->Spi5ClockSelection)
 8025c94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8025c98:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8025c9c:	d002      	beq.n	8025ca4 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
 8025c9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8025ca2:	d1a3      	bne.n	8025bec <HAL_RCCEx_PeriphCLKConfig+0xd74>
    if (ret == HAL_OK)
 8025ca4:	b9ac      	cbnz	r4, 8025cd2 <HAL_RCCEx_PeriphCLKConfig+0xe5a>
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8025ca6:	4a4c      	ldr	r2, [pc, #304]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025ca8:	f8d5 10ec 	ldr.w	r1, [r5, #236]	@ 0xec
 8025cac:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025cb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8025cb4:	430b      	orrs	r3, r1
 8025cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025cba:	e799      	b.n	8025bf0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025cbc:	f105 0008 	add.w	r0, r5, #8
 8025cc0:	f7ff f806 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025cc4:	4604      	mov	r4, r0
        break;
 8025cc6:	e7ed      	b.n	8025ca4 <HAL_RCCEx_PeriphCLKConfig+0xe2c>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025cc8:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025ccc:	f7ff f86a 	bl	8024da4 <RCCEx_PLL3_Config>
 8025cd0:	e7f8      	b.n	8025cc4 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
      status = ret;
 8025cd2:	4626      	mov	r6, r4
 8025cd4:	e78c      	b.n	8025bf0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    switch (pPeriphClkInit->Spi6ClockSelection)
 8025cd6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8025cda:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8025cde:	d002      	beq.n	8025ce6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
 8025ce0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8025ce4:	d193      	bne.n	8025c0e <HAL_RCCEx_PeriphCLKConfig+0xd96>
    if (ret == HAL_OK)
 8025ce6:	b9ac      	cbnz	r4, 8025d14 <HAL_RCCEx_PeriphCLKConfig+0xe9c>
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8025ce8:	4a3b      	ldr	r2, [pc, #236]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025cea:	f8d5 10f0 	ldr.w	r1, [r5, #240]	@ 0xf0
 8025cee:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8025cf2:	f423 3360 	bic.w	r3, r3, #229376	@ 0x38000
 8025cf6:	430b      	orrs	r3, r1
 8025cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8025cfc:	e789      	b.n	8025c12 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025cfe:	f105 0008 	add.w	r0, r5, #8
 8025d02:	f7fe ffe5 	bl	8024cd0 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025d06:	4604      	mov	r4, r0
        break;
 8025d08:	e7ed      	b.n	8025ce6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025d0a:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025d0e:	f7ff f849 	bl	8024da4 <RCCEx_PLL3_Config>
 8025d12:	e7f8      	b.n	8025d06 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
      status = ret;
 8025d14:	4626      	mov	r6, r4
 8025d16:	e77c      	b.n	8025c12 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025d18:	4a2f      	ldr	r2, [pc, #188]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025d1a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025d20:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025d22:	2c00      	cmp	r4, #0
 8025d24:	d13c      	bne.n	8025da0 <HAL_RCCEx_PeriphCLKConfig+0xf28>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8025d26:	4a2c      	ldr	r2, [pc, #176]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025d28:	f8d5 10d8 	ldr.w	r1, [r5, #216]	@ 0xd8
 8025d2c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025d30:	f023 0303 	bic.w	r3, r3, #3
 8025d34:	430b      	orrs	r3, r1
 8025d36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8025d3a:	686b      	ldr	r3, [r5, #4]
 8025d3c:	0759      	lsls	r1, r3, #29
 8025d3e:	d50a      	bpl.n	8025d56 <HAL_RCCEx_PeriphCLKConfig+0xede>
    switch (pPeriphClkInit->FdcanClockSelection)
 8025d40:	f8d5 30bc 	ldr.w	r3, [r5, #188]	@ 0xbc
 8025d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8025d48:	d02c      	beq.n	8025da4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8025d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8025d4e:	d03a      	beq.n	8025dc6 <HAL_RCCEx_PeriphCLKConfig+0xf4e>
 8025d50:	b36b      	cbz	r3, 8025dae <HAL_RCCEx_PeriphCLKConfig+0xf36>
 8025d52:	2601      	movs	r6, #1
 8025d54:	4634      	mov	r4, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8025d56:	686b      	ldr	r3, [r5, #4]
 8025d58:	06da      	lsls	r2, r3, #27
 8025d5a:	d550      	bpl.n	8025dfe <HAL_RCCEx_PeriphCLKConfig+0xf86>
    switch (pPeriphClkInit->UsbClockSelection)
 8025d5c:	f8d5 30fc 	ldr.w	r3, [r5, #252]	@ 0xfc
 8025d60:	2b20      	cmp	r3, #32
 8025d62:	d04e      	beq.n	8025e02 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8025d64:	2b30      	cmp	r3, #48	@ 0x30
 8025d66:	d03e      	beq.n	8025de6 <HAL_RCCEx_PeriphCLKConfig+0xf6e>
 8025d68:	2b10      	cmp	r3, #16
 8025d6a:	d037      	beq.n	8025ddc <HAL_RCCEx_PeriphCLKConfig+0xf64>
 8025d6c:	2401      	movs	r4, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8025d6e:	686b      	ldr	r3, [r5, #4]
 8025d70:	071b      	lsls	r3, r3, #28
 8025d72:	d509      	bpl.n	8025d88 <HAL_RCCEx_PeriphCLKConfig+0xf10>
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8025d74:	4a18      	ldr	r2, [pc, #96]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025d76:	f8d5 10f8 	ldr.w	r1, [r5, #248]	@ 0xf8
 8025d7a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025d7e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8025d82:	430b      	orrs	r3, r1
 8025d84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 8025d88:	4620      	mov	r0, r4
 8025d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025d8e:	f105 0008 	add.w	r0, r5, #8
 8025d92:	f7fe ff9d 	bl	8024cd0 <RCCEx_PLL2_Config>
 8025d96:	4604      	mov	r4, r0
        break;
 8025d98:	e7c3      	b.n	8025d22 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
    switch (pPeriphClkInit->OspiClockSelection)
 8025d9a:	2601      	movs	r6, #1
 8025d9c:	4634      	mov	r4, r6
 8025d9e:	e7cc      	b.n	8025d3a <HAL_RCCEx_PeriphCLKConfig+0xec2>
      status = ret;
 8025da0:	4626      	mov	r6, r4
 8025da2:	e7ca      	b.n	8025d3a <HAL_RCCEx_PeriphCLKConfig+0xec2>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025da4:	4a0c      	ldr	r2, [pc, #48]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025da6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025dac:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025dae:	b984      	cbnz	r4, 8025dd2 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8025db0:	4a09      	ldr	r2, [pc, #36]	@ (8025dd8 <HAL_RCCEx_PeriphCLKConfig+0xf60>)
 8025db2:	f8d5 10bc 	ldr.w	r1, [r5, #188]	@ 0xbc
 8025db6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 8025dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8025dbe:	430b      	orrs	r3, r1
 8025dc0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8025dc4:	e7c7      	b.n	8025d56 <HAL_RCCEx_PeriphCLKConfig+0xede>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8025dc6:	f105 0008 	add.w	r0, r5, #8
 8025dca:	f7fe ff81 	bl	8024cd0 <RCCEx_PLL2_Config>
 8025dce:	4604      	mov	r4, r0
        break;
 8025dd0:	e7ed      	b.n	8025dae <HAL_RCCEx_PeriphCLKConfig+0xf36>
      status = ret;
 8025dd2:	4626      	mov	r6, r4
 8025dd4:	e7bf      	b.n	8025d56 <HAL_RCCEx_PeriphCLKConfig+0xede>
 8025dd6:	bf00      	nop
 8025dd8:	44020c00 	.word	0x44020c00
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8025ddc:	4a0c      	ldr	r2, [pc, #48]	@ (8025e10 <HAL_RCCEx_PeriphCLKConfig+0xf98>)
 8025dde:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025de0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8025de4:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8025de6:	2c00      	cmp	r4, #0
 8025de8:	d1c1      	bne.n	8025d6e <HAL_RCCEx_PeriphCLKConfig+0xef6>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8025dea:	4a09      	ldr	r2, [pc, #36]	@ (8025e10 <HAL_RCCEx_PeriphCLKConfig+0xf98>)
 8025dec:	f8d5 10fc 	ldr.w	r1, [r5, #252]	@ 0xfc
 8025df0:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8025df4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8025df8:	430b      	orrs	r3, r1
 8025dfa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    switch (pPeriphClkInit->FdcanClockSelection)
 8025dfe:	4634      	mov	r4, r6
 8025e00:	e7b5      	b.n	8025d6e <HAL_RCCEx_PeriphCLKConfig+0xef6>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8025e02:	f105 0030 	add.w	r0, r5, #48	@ 0x30
 8025e06:	f7fe ffcd 	bl	8024da4 <RCCEx_PLL3_Config>
 8025e0a:	4604      	mov	r4, r0
        break;
 8025e0c:	e7eb      	b.n	8025de6 <HAL_RCCEx_PeriphCLKConfig+0xf6e>
 8025e0e:	bf00      	nop
 8025e10:	44020c00 	.word	0x44020c00

08025e14 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025e14:	4949      	ldr	r1, [pc, #292]	@ (8025f3c <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
{
 8025e16:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025e18:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8025e1a:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8025e1c:	6a8f      	ldr	r7, [r1, #40]	@ 0x28
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8025e1e:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  if (pll1m != 0U)
 8025e20:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025e24:	6b8c      	ldr	r4, [r1, #56]	@ 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8025e26:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll1m != 0U)
 8025e2a:	f000 8082 	beq.w	8025f32 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e2e:	ee07 2a90 	vmov	s15, r2
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025e32:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8025e36:	f3c6 1400 	ubfx	r4, r6, #4, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025e3a:	4362      	muls	r2, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025e40:	ee07 2a90 	vmov	s15, r2
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8025e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8025e4c:	ee07 3a90 	vmov	s15, r3
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e50:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 8025f40 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8025e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8025e58:	eee7 7a06 	vfma.f32	s15, s14, s12
 8025e5c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8025e60:	f005 0303 	and.w	r3, r5, #3
    switch (pll1source)
 8025e64:	2b02      	cmp	r3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e66:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll1source)
 8025e6a:	d058      	beq.n	8025f1e <HAL_RCCEx_GetPLL1ClockFreq+0x10a>
 8025e6c:	2b03      	cmp	r3, #3
 8025e6e:	d05d      	beq.n	8025f2c <HAL_RCCEx_GetPLL1ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025e70:	680a      	ldr	r2, [r1, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e72:	4b34      	ldr	r3, [pc, #208]	@ (8025f44 <HAL_RCCEx_GetPLL1ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025e74:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8025e78:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025e7a:	ee07 3a10 	vmov	s14, r3
 8025e7e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025e82:	eec7 5a26 	vdiv.f32	s11, s14, s13
 8025e86:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8025f3c <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8025e8c:	6813      	ldr	r3, [r2, #0]
 8025e8e:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8025e92:	d012      	beq.n	8025eba <HAL_RCCEx_GetPLL1ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8025e94:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025e96:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8025e9a:	d00e      	beq.n	8025eba <HAL_RCCEx_GetPLL1ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025e9c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8025e9e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8025ea2:	ee06 3a90 	vmov	s13, r3
 8025ea6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8025eaa:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025eae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025eb2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025eb6:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025eba:	4a20      	ldr	r2, [pc, #128]	@ (8025f3c <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8025ebc:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025ebe:	6813      	ldr	r3, [r2, #0]
 8025ec0:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8025ec4:	d012      	beq.n	8025eec <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8025ec6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8025ec8:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8025ecc:	d00e      	beq.n	8025eec <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025ece:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8025ed0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8025ed4:	ee06 3a90 	vmov	s13, r3
 8025ed8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8025edc:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025ee0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025ee4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025ee8:	ee17 3a10 	vmov	r3, s14
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8025eec:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8025eee:	4b13      	ldr	r3, [pc, #76]	@ (8025f3c <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8025ef0:	681a      	ldr	r2, [r3, #0]
 8025ef2:	0191      	lsls	r1, r2, #6
 8025ef4:	d51f      	bpl.n	8025f36 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8025ef6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8025ef8:	0352      	lsls	r2, r2, #13
 8025efa:	d51c      	bpl.n	8025f36 <HAL_RCCEx_GetPLL1ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8025efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8025efe:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8025f02:	ee07 3a10 	vmov	s14, r3
 8025f06:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8025f0a:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll1vco / \
 8025f0e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8025f12:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8025f16:	ee17 3a90 	vmov	r3, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8025f1a:	6083      	str	r3, [r0, #8]
}
 8025f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025f1e:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 8025f48 <HAL_RCCEx_GetPLL1ClockFreq+0x134>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025f22:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8025f26:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8025f2a:	e7ae      	b.n	8025e8a <HAL_RCCEx_GetPLL1ClockFreq+0x76>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8025f2c:	eddf 5a07 	vldr	s11, [pc, #28]	@ 8025f4c <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 8025f30:	e7f7      	b.n	8025f22 <HAL_RCCEx_GetPLL1ClockFreq+0x10e>
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8025f32:	e9c0 2200 	strd	r2, r2, [r0]
{
 8025f36:	2300      	movs	r3, #0
 8025f38:	e7ef      	b.n	8025f1a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8025f3a:	bf00      	nop
 8025f3c:	44020c00 	.word	0x44020c00
 8025f40:	39000000 	.word	0x39000000
 8025f44:	03d09000 	.word	0x03d09000
 8025f48:	4a742400 	.word	0x4a742400
 8025f4c:	4b371b00 	.word	0x4b371b00

08025f50 <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025f50:	4949      	ldr	r1, [pc, #292]	@ (8026078 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
{
 8025f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025f54:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8025f56:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8025f58:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8025f5a:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 8025f5c:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025f60:	6c0c      	ldr	r4, [r1, #64]	@ 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8025f62:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll2m != 0U)
 8025f66:	f000 8082 	beq.w	802606e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f6a:	ee07 2a90 	vmov	s15, r2
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025f6e:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8025f72:	f3c6 1400 	ubfx	r4, r6, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025f76:	4362      	muls	r2, r4
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f78:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025f7c:	ee07 2a90 	vmov	s15, r2
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8025f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8025f88:	ee07 3a90 	vmov	s15, r3
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025f8c:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 802607c <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8025f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8025f94:	eee7 7a06 	vfma.f32	s15, s14, s12
 8025f98:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8025f9c:	f005 0303 	and.w	r3, r5, #3
    switch (pll2source)
 8025fa0:	2b02      	cmp	r3, #2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fa2:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll2source)
 8025fa6:	d058      	beq.n	802605a <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8025fa8:	2b03      	cmp	r3, #3
 8025faa:	d05d      	beq.n	8026068 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025fac:	680a      	ldr	r2, [r1, #0]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fae:	4b34      	ldr	r3, [pc, #208]	@ (8026080 <HAL_RCCEx_GetPLL2ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8025fb0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8025fb4:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8025fb6:	ee07 3a10 	vmov	s14, r3
 8025fba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8025fbe:	eec7 5a26 	vdiv.f32	s11, s14, s13
 8025fc2:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025fc6:	4a2c      	ldr	r2, [pc, #176]	@ (8026078 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8025fc8:	6813      	ldr	r3, [r2, #0]
 8025fca:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 8025fce:	d012      	beq.n	8025ff6 <HAL_RCCEx_GetPLL2ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8025fd0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8025fd2:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8025fd6:	d00e      	beq.n	8025ff6 <HAL_RCCEx_GetPLL2ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8025fd8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8025fda:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8025fde:	ee06 3a90 	vmov	s13, r3
 8025fe2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8025fe6:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll2vco / \
 8025fea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8025fee:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8025ff2:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025ff6:	4a20      	ldr	r2, [pc, #128]	@ (8026078 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8025ff8:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8025ffa:	6813      	ldr	r3, [r2, #0]
 8025ffc:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 8026000:	d012      	beq.n	8026028 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8026002:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8026004:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8026008:	d00e      	beq.n	8026028 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 802600a:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 802600c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8026010:	ee06 3a90 	vmov	s13, r3
 8026014:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8026018:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll2vco / \
 802601c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8026020:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8026024:	ee17 3a10 	vmov	r3, s14
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8026028:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 802602a:	4b13      	ldr	r3, [pc, #76]	@ (8026078 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 802602c:	681a      	ldr	r2, [r3, #0]
 802602e:	0111      	lsls	r1, r2, #4
 8026030:	d51f      	bpl.n	8026072 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8026032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8026034:	0352      	lsls	r2, r2, #13
 8026036:	d51c      	bpl.n	8026072 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8026038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802603a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 802603e:	ee07 3a10 	vmov	s14, r3
 8026042:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8026046:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll2vco / \
 802604a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 802604e:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8026052:	ee17 3a90 	vmov	r3, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8026056:	6083      	str	r3, [r0, #8]
}
 8026058:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 802605a:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 8026084 <HAL_RCCEx_GetPLL2ClockFreq+0x134>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 802605e:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8026062:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8026066:	e7ae      	b.n	8025fc6 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8026068:	eddf 5a07 	vldr	s11, [pc, #28]	@ 8026088 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
 802606c:	e7f7      	b.n	802605e <HAL_RCCEx_GetPLL2ClockFreq+0x10e>
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 802606e:	e9c0 2200 	strd	r2, r2, [r0]
{
 8026072:	2300      	movs	r3, #0
 8026074:	e7ef      	b.n	8026056 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8026076:	bf00      	nop
 8026078:	44020c00 	.word	0x44020c00
 802607c:	39000000 	.word	0x39000000
 8026080:	03d09000 	.word	0x03d09000
 8026084:	4a742400 	.word	0x4a742400
 8026088:	4b371b00 	.word	0x4b371b00

0802608c <HAL_RCCEx_GetPLL3ClockFreq>:
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 802608c:	4949      	ldr	r1, [pc, #292]	@ (80261b4 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
{
 802608e:	b5f0      	push	{r4, r5, r6, r7, lr}
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8026090:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8026092:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8026094:	6b0f      	ldr	r7, [r1, #48]	@ 0x30
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8026096:	6b0e      	ldr	r6, [r1, #48]	@ 0x30
  if (pll3m != 0U)
 8026098:	f417 5f7c 	tst.w	r7, #16128	@ 0x3f00
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 802609c:	6c8c      	ldr	r4, [r1, #72]	@ 0x48
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 802609e:	f3c7 2205 	ubfx	r2, r7, #8, #6
  if (pll3m != 0U)
 80260a2:	f000 8082 	beq.w	80261aa <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260a6:	ee07 2a90 	vmov	s15, r2
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80260aa:	f3c4 02cc 	ubfx	r2, r4, #3, #13
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80260ae:	f3c6 1400 	ubfx	r4, r6, #4, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80260b2:	4362      	muls	r2, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80260b8:	ee07 2a90 	vmov	s15, r2
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80260bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80260c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80260c4:	ee07 3a90 	vmov	s15, r3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260c8:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 80261b8 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 80260cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80260d0:	eee7 7a06 	vfma.f32	s15, s14, s12
 80260d4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80260d8:	f005 0303 	and.w	r3, r5, #3
    switch (pll3source)
 80260dc:	2b02      	cmp	r3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260de:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll3source)
 80260e2:	d058      	beq.n	8026196 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 80260e4:	2b03      	cmp	r3, #3
 80260e6:	d05d      	beq.n	80261a4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80260e8:	680a      	ldr	r2, [r1, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260ea:	4b34      	ldr	r3, [pc, #208]	@ (80261bc <HAL_RCCEx_GetPLL3ClockFreq+0x130>)
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80260ec:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80260f0:	40d3      	lsrs	r3, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80260f2:	ee07 3a10 	vmov	s14, r3
 80260f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80260fa:	eec7 5a26 	vdiv.f32	s11, s14, s13
 80260fe:	ee65 7aa7 	vmul.f32	s15, s11, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8026102:	4a2c      	ldr	r2, [pc, #176]	@ (80261b4 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8026104:	6813      	ldr	r3, [r2, #0]
 8026106:	f013 5300 	ands.w	r3, r3, #536870912	@ 0x20000000
 802610a:	d012      	beq.n	8026132 <HAL_RCCEx_GetPLL3ClockFreq+0xa6>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 802610c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 802610e:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8026112:	d00e      	beq.n	8026132 <HAL_RCCEx_GetPLL3ClockFreq+0xa6>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8026114:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8026116:	f3c3 2346 	ubfx	r3, r3, #9, #7
 802611a:	ee06 3a90 	vmov	s13, r3
 802611e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8026122:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll3vco / \
 8026126:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 802612a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 802612e:	ee17 3a10 	vmov	r3, s14
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8026132:	4a20      	ldr	r2, [pc, #128]	@ (80261b4 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8026134:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8026136:	6813      	ldr	r3, [r2, #0]
 8026138:	f013 5300 	ands.w	r3, r3, #536870912	@ 0x20000000
 802613c:	d012      	beq.n	8026164 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 802613e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8026140:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8026144:	d00e      	beq.n	8026164 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8026146:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8026148:	f3c3 4306 	ubfx	r3, r3, #16, #7
 802614c:	ee06 3a90 	vmov	s13, r3
 8026150:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8026154:	ee76 6a86 	vadd.f32	s13, s13, s12
                                         (uint32_t)(float_t)(pll3vco / \
 8026158:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 802615c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8026160:	ee17 3a10 	vmov	r3, s14
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8026164:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8026166:	4b13      	ldr	r3, [pc, #76]	@ (80261b4 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8026168:	681a      	ldr	r2, [r3, #0]
 802616a:	0091      	lsls	r1, r2, #2
 802616c:	d51f      	bpl.n	80261ae <HAL_RCCEx_GetPLL3ClockFreq+0x122>
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 802616e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8026170:	0352      	lsls	r2, r2, #13
 8026172:	d51c      	bpl.n	80261ae <HAL_RCCEx_GetPLL3ClockFreq+0x122>
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8026174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8026176:	f3c3 6306 	ubfx	r3, r3, #24, #7
 802617a:	ee07 3a10 	vmov	s14, r3
 802617e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8026182:	ee37 7a06 	vadd.f32	s14, s14, s12
                                         (uint32_t)(float_t)(pll3vco / \
 8026186:	eec7 6a87 	vdiv.f32	s13, s15, s14
 802618a:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 802618e:	ee17 3a90 	vmov	r3, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8026192:	6083      	str	r3, [r0, #8]
}
 8026194:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8026196:	eddf 5a0a 	vldr	s11, [pc, #40]	@ 80261c0 <HAL_RCCEx_GetPLL3ClockFreq+0x134>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 802619a:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 802619e:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 80261a2:	e7ae      	b.n	8026102 <HAL_RCCEx_GetPLL3ClockFreq+0x76>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80261a4:	eddf 5a07 	vldr	s11, [pc, #28]	@ 80261c4 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
 80261a8:	e7f7      	b.n	802619a <HAL_RCCEx_GetPLL3ClockFreq+0x10e>
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80261aa:	e9c0 2200 	strd	r2, r2, [r0]
{
 80261ae:	2300      	movs	r3, #0
 80261b0:	e7ef      	b.n	8026192 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80261b2:	bf00      	nop
 80261b4:	44020c00 	.word	0x44020c00
 80261b8:	39000000 	.word	0x39000000
 80261bc:	03d09000 	.word	0x03d09000
 80261c0:	4a742400 	.word	0x4a742400
 80261c4:	4b371b00 	.word	0x4b371b00

080261c8 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 80261c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80261ca:	f100 427e 	add.w	r2, r0, #4261412864	@ 0xfe000000
 80261ce:	430a      	orrs	r2, r1
{
 80261d0:	4603      	mov	r3, r0
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80261d2:	d12d      	bne.n	8026230 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80261d4:	4ab3      	ldr	r2, [pc, #716]	@ (80264a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80261d6:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80261da:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80261de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80261e2:	0789      	lsls	r1, r1, #30
 80261e4:	d503      	bpl.n	80261ee <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 80261e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80261ea:	f001 81b8 	beq.w	802755e <HAL_RCCEx_GetPeriphCLKFreq+0x1396>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80261ee:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80261f2:	0112      	lsls	r2, r2, #4
 80261f4:	d503      	bpl.n	80261fe <HAL_RCCEx_GetPeriphCLKFreq+0x36>
 80261f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80261fa:	f001 81b4 	beq.w	8027566 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80261fe:	4aa9      	ldr	r2, [pc, #676]	@ (80264a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8026200:	6810      	ldr	r0, [r2, #0]
 8026202:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026206:	d010      	beq.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026208:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802620c:	f041 81af 	bne.w	802756e <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8026210:	69d3      	ldr	r3, [r2, #28]
 8026212:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8026216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802621a:	f0c1 81ab 	bcc.w	8027574 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 802621e:	69d3      	ldr	r3, [r2, #28]
 8026220:	48a1      	ldr	r0, [pc, #644]	@ (80264a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8026222:	f3c3 2305 	ubfx	r3, r3, #8, #6
 8026226:	fbb0 f0f3 	udiv	r0, r0, r3
}
 802622a:	b005      	add	sp, #20
 802622c:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (PeriphClk)
 8026230:	f5a0 1280 	sub.w	r2, r0, #1048576	@ 0x100000
 8026234:	430a      	orrs	r2, r1
 8026236:	f000 81b8 	beq.w	80265aa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 802623a:	4a9c      	ldr	r2, [pc, #624]	@ (80264ac <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 802623c:	4290      	cmp	r0, r2
 802623e:	f171 0200 	sbcs.w	r2, r1, #0
 8026242:	f080 809c 	bcs.w	802637e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8026246:	f5a0 6280 	sub.w	r2, r0, #1024	@ 0x400
 802624a:	430a      	orrs	r2, r1
 802624c:	f000 8416 	beq.w	8026a7c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 8026250:	f240 4201 	movw	r2, #1025	@ 0x401
 8026254:	4290      	cmp	r0, r2
 8026256:	f171 0200 	sbcs.w	r2, r1, #0
 802625a:	d24a      	bcs.n	80262f2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 802625c:	f1a0 0220 	sub.w	r2, r0, #32
 8026260:	430a      	orrs	r2, r1
 8026262:	f000 82f6 	beq.w	8026852 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8026266:	2821      	cmp	r0, #33	@ 0x21
 8026268:	f171 0200 	sbcs.w	r2, r1, #0
 802626c:	d223      	bcs.n	80262b6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 802626e:	2809      	cmp	r0, #9
 8026270:	f171 0200 	sbcs.w	r2, r1, #0
 8026274:	d218      	bcs.n	80262a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8026276:	ea50 0201 	orrs.w	r2, r0, r1
 802627a:	f001 817e 	beq.w	802757a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 802627e:	1e43      	subs	r3, r0, #1
 8026280:	f141 31ff 	adc.w	r1, r1, #4294967295
 8026284:	2b08      	cmp	r3, #8
 8026286:	f171 0100 	sbcs.w	r1, r1, #0
 802628a:	f081 8179 	bcs.w	8027580 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>
 802628e:	2b07      	cmp	r3, #7
 8026290:	f201 8176 	bhi.w	8027580 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>
 8026294:	e8df f013 	tbh	[pc, r3, lsl #1]
 8026298:	020a01ca 	.word	0x020a01ca
 802629c:	023b0974 	.word	0x023b0974
 80262a0:	09740974 	.word	0x09740974
 80262a4:	02720974 	.word	0x02720974
 80262a8:	f1a0 0310 	sub.w	r3, r0, #16
 80262ac:	430b      	orrs	r3, r1
 80262ae:	f000 829a 	beq.w	80267e6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
        frequency = 0U;
 80262b2:	2000      	movs	r0, #0
 80262b4:	e7b9      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262b6:	f5a0 7280 	sub.w	r2, r0, #256	@ 0x100
 80262ba:	430a      	orrs	r2, r1
 80262bc:	f000 836b 	beq.w	8026996 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
 80262c0:	f240 1201 	movw	r2, #257	@ 0x101
 80262c4:	4290      	cmp	r0, r2
 80262c6:	f171 0200 	sbcs.w	r2, r1, #0
 80262ca:	d20b      	bcs.n	80262e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 80262cc:	f1a0 0240 	sub.w	r2, r0, #64	@ 0x40
 80262d0:	430a      	orrs	r2, r1
 80262d2:	f000 82f4 	beq.w	80268be <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
 80262d6:	f1a0 0380 	sub.w	r3, r0, #128	@ 0x80
 80262da:	430b      	orrs	r3, r1
 80262dc:	f000 8325 	beq.w	802692a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        frequency = 0U;
 80262e0:	2000      	movs	r0, #0
 80262e2:	e7a2      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262e4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80262e8:	430b      	orrs	r3, r1
 80262ea:	f000 838f 	beq.w	8026a0c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        frequency = 0U;
 80262ee:	2000      	movs	r0, #0
 80262f0:	e79b      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80262f2:	f5a0 4200 	sub.w	r2, r0, #32768	@ 0x8000
 80262f6:	430a      	orrs	r2, r1
 80262f8:	f000 8501 	beq.w	8026cfe <HAL_RCCEx_GetPeriphCLKFreq+0xb36>
 80262fc:	f248 0201 	movw	r2, #32769	@ 0x8001
 8026300:	4290      	cmp	r0, r2
 8026302:	f171 0200 	sbcs.w	r2, r1, #0
 8026306:	d21d      	bcs.n	8026344 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8026308:	f5a0 5200 	sub.w	r2, r0, #8192	@ 0x2000
 802630c:	430a      	orrs	r2, r1
 802630e:	f000 84a2 	beq.w	8026c56 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8026312:	f242 0201 	movw	r2, #8193	@ 0x2001
 8026316:	4290      	cmp	r0, r2
 8026318:	f171 0200 	sbcs.w	r2, r1, #0
 802631c:	d20b      	bcs.n	8026336 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 802631e:	f5a0 6200 	sub.w	r2, r0, #2048	@ 0x800
 8026322:	430a      	orrs	r2, r1
 8026324:	f000 83dd 	beq.w	8026ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 8026328:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 802632c:	430b      	orrs	r3, r1
 802632e:	f000 840c 	beq.w	8026b4a <HAL_RCCEx_GetPeriphCLKFreq+0x982>
        frequency = 0U;
 8026332:	2000      	movs	r0, #0
 8026334:	e779      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026336:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 802633a:	430b      	orrs	r3, r1
 802633c:	f000 84bb 	beq.w	8026cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        frequency = 0U;
 8026340:	2000      	movs	r0, #0
 8026342:	e772      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026344:	f5a0 2280 	sub.w	r2, r0, #262144	@ 0x40000
 8026348:	430a      	orrs	r2, r1
 802634a:	f000 8593 	beq.w	8026e74 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 802634e:	4a58      	ldr	r2, [pc, #352]	@ (80264b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8026350:	4290      	cmp	r0, r2
 8026352:	f171 0200 	sbcs.w	r2, r1, #0
 8026356:	d20b      	bcs.n	8026370 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8026358:	f5a0 3280 	sub.w	r2, r0, #65536	@ 0x10000
 802635c:	430a      	orrs	r2, r1
 802635e:	f000 8515 	beq.w	8026d8c <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8026362:	f5a0 3300 	sub.w	r3, r0, #131072	@ 0x20000
 8026366:	430b      	orrs	r3, r1
 8026368:	f000 852b 	beq.w	8026dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
        frequency = 0U;
 802636c:	2000      	movs	r0, #0
 802636e:	e75c      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026370:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8026374:	430b      	orrs	r3, r1
 8026376:	f000 80d5 	beq.w	8026524 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
        frequency = 0U;
 802637a:	2000      	movs	r0, #0
 802637c:	e755      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802637e:	2200      	movs	r2, #0
 8026380:	2002      	movs	r0, #2
 8026382:	4281      	cmp	r1, r0
 8026384:	bf08      	it	eq
 8026386:	4293      	cmpeq	r3, r2
 8026388:	f001 806c 	beq.w	8027464 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 802638c:	429a      	cmp	r2, r3
 802638e:	4188      	sbcs	r0, r1
 8026390:	d344      	bcc.n	802641c <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8026392:	f103 4070 	add.w	r0, r3, #4026531840	@ 0xf0000000
 8026396:	4308      	orrs	r0, r1
 8026398:	f000 8758 	beq.w	802724c <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
 802639c:	4845      	ldr	r0, [pc, #276]	@ (80264b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 802639e:	4283      	cmp	r3, r0
 80263a0:	f171 0000 	sbcs.w	r0, r1, #0
 80263a4:	d21c      	bcs.n	80263e0 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80263a6:	f103 427c 	add.w	r2, r3, #4227858432	@ 0xfc000000
 80263aa:	430a      	orrs	r2, r1
 80263ac:	f001 8098 	beq.w	80274e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1318>
 80263b0:	4a41      	ldr	r2, [pc, #260]	@ (80264b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80263b2:	4293      	cmp	r3, r2
 80263b4:	f171 0200 	sbcs.w	r2, r1, #0
 80263b8:	d20b      	bcs.n	80263d2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80263ba:	f5a3 1200 	sub.w	r2, r3, #2097152	@ 0x200000
 80263be:	430a      	orrs	r2, r1
 80263c0:	f000 83f8 	beq.w	8026bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x9ec>
 80263c4:	f5a3 0380 	sub.w	r3, r3, #4194304	@ 0x400000
 80263c8:	430b      	orrs	r3, r1
 80263ca:	f000 8120 	beq.w	802660e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
        frequency = 0U;
 80263ce:	2000      	movs	r0, #0
 80263d0:	e72b      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80263d2:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80263d6:	430b      	orrs	r3, r1
 80263d8:	f000 86f4 	beq.w	80271c4 <HAL_RCCEx_GetPeriphCLKFreq+0xffc>
        frequency = 0U;
 80263dc:	2000      	movs	r0, #0
 80263de:	e724      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 80263e0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80263e4:	4291      	cmp	r1, r2
 80263e6:	bf08      	it	eq
 80263e8:	4283      	cmpeq	r3, r0
 80263ea:	f000 87cd 	beq.w	8027388 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 80263ee:	4298      	cmp	r0, r3
 80263f0:	eb72 0001 	sbcs.w	r0, r2, r1
 80263f4:	d30b      	bcc.n	802640e <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80263f6:	f103 4260 	add.w	r2, r3, #3758096384	@ 0xe0000000
 80263fa:	430a      	orrs	r2, r1
 80263fc:	f000 8759 	beq.w	80272b2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ea>
 8026400:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8026404:	430b      	orrs	r3, r1
 8026406:	f000 8788 	beq.w	802731a <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
        frequency = 0U;
 802640a:	2000      	movs	r0, #0
 802640c:	e70d      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802640e:	2901      	cmp	r1, #1
 8026410:	bf08      	it	eq
 8026412:	4293      	cmpeq	r3, r2
 8026414:	f000 87ef 	beq.w	80273f6 <HAL_RCCEx_GetPeriphCLKFreq+0x122e>
        frequency = 0U;
 8026418:	2000      	movs	r0, #0
 802641a:	e706      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 802641c:	2040      	movs	r0, #64	@ 0x40
 802641e:	4281      	cmp	r1, r0
 8026420:	bf08      	it	eq
 8026422:	4293      	cmpeq	r3, r2
 8026424:	f000 85d5 	beq.w	8026fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8026428:	429a      	cmp	r2, r3
 802642a:	4188      	sbcs	r0, r1
 802642c:	d346      	bcc.n	80264bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 802642e:	2010      	movs	r0, #16
 8026430:	4281      	cmp	r1, r0
 8026432:	bf08      	it	eq
 8026434:	4293      	cmpeq	r3, r2
 8026436:	f001 8079 	beq.w	802752c <HAL_RCCEx_GetPeriphCLKFreq+0x1364>
 802643a:	429a      	cmp	r2, r3
 802643c:	4188      	sbcs	r0, r1
 802643e:	d329      	bcc.n	8026494 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8026440:	2904      	cmp	r1, #4
 8026442:	bf08      	it	eq
 8026444:	4293      	cmpeq	r3, r2
 8026446:	f000 86a7 	beq.w	8027198 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 802644a:	2000      	movs	r0, #0
 802644c:	2908      	cmp	r1, #8
 802644e:	bf08      	it	eq
 8026450:	4283      	cmpeq	r3, r0
 8026452:	f47f aeea 	bne.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8026456:	4a13      	ldr	r2, [pc, #76]	@ (80264a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8026458:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 802645c:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8026460:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8026464:	0789      	lsls	r1, r1, #30
 8026466:	d502      	bpl.n	802646e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8026468:	2b00      	cmp	r3, #0
 802646a:	f001 8105 	beq.w	8027678 <HAL_RCCEx_GetPeriphCLKFreq+0x14b0>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 802646e:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 8026472:	0110      	lsls	r0, r2, #4
 8026474:	d502      	bpl.n	802647c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
 8026476:	2b40      	cmp	r3, #64	@ 0x40
 8026478:	f001 8102 	beq.w	8027680 <HAL_RCCEx_GetPeriphCLKFreq+0x14b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 802647c:	4a09      	ldr	r2, [pc, #36]	@ (80264a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 802647e:	6810      	ldr	r0, [r2, #0]
 8026480:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026484:	f43f aed1 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026488:	2b80      	cmp	r3, #128	@ 0x80
 802648a:	f248 0012 	movw	r0, #32786	@ 0x8012
 802648e:	bf18      	it	ne
 8026490:	2000      	movne	r0, #0
 8026492:	e6ca      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026494:	2920      	cmp	r1, #32
 8026496:	bf08      	it	eq
 8026498:	4293      	cmpeq	r3, r2
 802649a:	f000 853e 	beq.w	8026f1a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
        frequency = 0U;
 802649e:	2000      	movs	r0, #0
 80264a0:	e6c3      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80264a2:	bf00      	nop
 80264a4:	44020c00 	.word	0x44020c00
 80264a8:	00b71b00 	.word	0x00b71b00
 80264ac:	00100001 	.word	0x00100001
 80264b0:	00040001 	.word	0x00040001
 80264b4:	10000001 	.word	0x10000001
 80264b8:	04000001 	.word	0x04000001
    switch (PeriphClk)
 80264bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80264c0:	4281      	cmp	r1, r0
 80264c2:	bf08      	it	eq
 80264c4:	4293      	cmpeq	r3, r2
 80264c6:	f000 83ad 	beq.w	8026c24 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
 80264ca:	429a      	cmp	r2, r3
 80264cc:	4188      	sbcs	r0, r1
 80264ce:	d321      	bcc.n	8026514 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80264d0:	2980      	cmp	r1, #128	@ 0x80
 80264d2:	bf08      	it	eq
 80264d4:	4293      	cmpeq	r3, r2
 80264d6:	f000 85d0 	beq.w	802707a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80264da:	2000      	movs	r0, #0
 80264dc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80264e0:	bf08      	it	eq
 80264e2:	4283      	cmpeq	r3, r0
 80264e4:	f47f aea1 	bne.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 80264e8:	4a97      	ldr	r2, [pc, #604]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80264ea:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80264ee:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
        switch (srcclk)
 80264f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80264f6:	f000 862a 	beq.w	802714e <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
 80264fa:	f200 8612 	bhi.w	8027122 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 80264fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8026502:	d027      	beq.n	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8026504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8026508:	f000 847a 	beq.w	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 802650c:	2b00      	cmp	r3, #0
 802650e:	f000 8322 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8026512:	e68a      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
    switch (PeriphClk)
 8026514:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8026518:	bf08      	it	eq
 802651a:	4293      	cmpeq	r3, r2
 802651c:	f000 8412 	beq.w	8026d44 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
        frequency = 0U;
 8026520:	2000      	movs	r0, #0
 8026522:	e682      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8026524:	4a88      	ldr	r2, [pc, #544]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026526:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 802652a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
        switch (srcclk)
 802652e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026532:	d014      	beq.n	802655e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8026534:	d805      	bhi.n	8026542 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
        switch (srcclk)
 8026536:	b96b      	cbnz	r3, 8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8026538:	a801      	add	r0, sp, #4
 802653a:	f7ff fc6b 	bl	8025e14 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802653e:	9802      	ldr	r0, [sp, #8]
            break;
 8026540:	e673      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8026542:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8026546:	f001 801e 	beq.w	8027586 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 802654a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802654e:	d00b      	beq.n	8026568 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
        frequency = 0U;
 8026550:	2000      	movs	r0, #0
 8026552:	e66a      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8026554:	a801      	add	r0, sp, #4
 8026556:	f7ff fcfb 	bl	8025f50 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802655a:	9801      	ldr	r0, [sp, #4]
            break;
 802655c:	e665      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802655e:	a801      	add	r0, sp, #4
 8026560:	f7ff fd94 	bl	802608c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8026564:	9801      	ldr	r0, [sp, #4]
            break;
 8026566:	e660      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026568:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802656c:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802656e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026572:	0788      	lsls	r0, r1, #30
 8026574:	d506      	bpl.n	8026584 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8026576:	b92b      	cbnz	r3, 8026584 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026578:	6813      	ldr	r3, [r2, #0]
 802657a:	4874      	ldr	r0, [pc, #464]	@ (802674c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 802657c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026580:	40d8      	lsrs	r0, r3
 8026582:	e652      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026584:	4a70      	ldr	r2, [pc, #448]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026586:	6811      	ldr	r1, [r2, #0]
 8026588:	0589      	lsls	r1, r1, #22
 802658a:	d503      	bpl.n	8026594 <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 802658c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026590:	f000 87fc 	beq.w	802758c <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026594:	6810      	ldr	r0, [r2, #0]
 8026596:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 802659a:	f43f ae46 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802659e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80265a2:	486b      	ldr	r0, [pc, #428]	@ (8026750 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80265a4:	bf18      	it	ne
 80265a6:	2000      	movne	r0, #0
 80265a8:	e63f      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80265aa:	4a67      	ldr	r2, [pc, #412]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80265ac:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
 80265b0:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
        switch (srcclk)
 80265b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80265b8:	d0d1      	beq.n	802655e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80265ba:	d9bc      	bls.n	8026536 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 80265bc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80265c0:	f000 87e7 	beq.w	8027592 <HAL_RCCEx_GetPeriphCLKFreq+0x13ca>
 80265c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80265c8:	f040 87e6 	bne.w	8027598 <HAL_RCCEx_GetPeriphCLKFreq+0x13d0>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80265cc:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80265d0:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80265d2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80265d6:	0788      	lsls	r0, r1, #30
 80265d8:	d506      	bpl.n	80265e8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 80265da:	b92b      	cbnz	r3, 80265e8 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80265dc:	6813      	ldr	r3, [r2, #0]
 80265de:	485b      	ldr	r0, [pc, #364]	@ (802674c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80265e0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80265e4:	40d8      	lsrs	r0, r3
 80265e6:	e620      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80265e8:	4a57      	ldr	r2, [pc, #348]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80265ea:	6811      	ldr	r1, [r2, #0]
 80265ec:	0589      	lsls	r1, r1, #22
 80265ee:	d503      	bpl.n	80265f8 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 80265f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80265f4:	f000 87d3 	beq.w	802759e <HAL_RCCEx_GetPeriphCLKFreq+0x13d6>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80265f8:	6810      	ldr	r0, [r2, #0]
 80265fa:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80265fe:	f43f ae14 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026602:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026606:	4852      	ldr	r0, [pc, #328]	@ (8026750 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8026608:	bf18      	it	ne
 802660a:	2000      	movne	r0, #0
 802660c:	e60d      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 802660e:	4b4e      	ldr	r3, [pc, #312]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026610:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8026614:	0658      	lsls	r0, r3, #25
 8026616:	d404      	bmi.n	8026622 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8026618:	a801      	add	r0, sp, #4
 802661a:	f7ff fbfb 	bl	8025e14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802661e:	9802      	ldr	r0, [sp, #8]
 8026620:	e603      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8026622:	a801      	add	r0, sp, #4
 8026624:	f7ff fc94 	bl	8025f50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8026628:	9803      	ldr	r0, [sp, #12]
 802662a:	e5fe      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 802662c:	4a46      	ldr	r2, [pc, #280]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 802662e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8026632:	f013 0307 	ands.w	r3, r3, #7
 8026636:	d104      	bne.n	8026642 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
}
 8026638:	b005      	add	sp, #20
 802663a:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 802663e:	f7fe bb0d 	b.w	8024c5c <HAL_RCC_GetPCLK2Freq>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8026642:	6811      	ldr	r1, [r2, #0]
 8026644:	0109      	lsls	r1, r1, #4
 8026646:	d506      	bpl.n	8026656 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8026648:	2b01      	cmp	r3, #1
 802664a:	d104      	bne.n	8026656 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802664c:	a801      	add	r0, sp, #4
 802664e:	f7ff fc7f 	bl	8025f50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8026652:	9802      	ldr	r0, [sp, #8]
 8026654:	e5e9      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8026656:	6812      	ldr	r2, [r2, #0]
 8026658:	0090      	lsls	r0, r2, #2
 802665a:	d506      	bpl.n	802666a <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 802665c:	2b02      	cmp	r3, #2
 802665e:	d104      	bne.n	802666a <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8026660:	a801      	add	r0, sp, #4
 8026662:	f7ff fd13 	bl	802608c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8026666:	9802      	ldr	r0, [sp, #8]
 8026668:	e5df      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 802666a:	4a37      	ldr	r2, [pc, #220]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 802666c:	6811      	ldr	r1, [r2, #0]
 802666e:	0789      	lsls	r1, r1, #30
 8026670:	d507      	bpl.n	8026682 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8026672:	2b03      	cmp	r3, #3
 8026674:	d105      	bne.n	8026682 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026676:	6813      	ldr	r3, [r2, #0]
 8026678:	4834      	ldr	r0, [pc, #208]	@ (802674c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 802667a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802667e:	40d8      	lsrs	r0, r3
 8026680:	e5d3      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8026682:	6812      	ldr	r2, [r2, #0]
 8026684:	0592      	lsls	r2, r2, #22
 8026686:	d502      	bpl.n	802668e <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8026688:	2b04      	cmp	r3, #4
 802668a:	f000 878b 	beq.w	80275a4 <HAL_RCCEx_GetPeriphCLKFreq+0x13dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 802668e:	4a2e      	ldr	r2, [pc, #184]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026690:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026694:	f010 0002 	ands.w	r0, r0, #2
 8026698:	f43f adc7 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802669c:	f1a3 0c05 	sub.w	ip, r3, #5
 80266a0:	f1dc 0300 	rsbs	r3, ip, #0
 80266a4:	eb43 030c 	adc.w	r3, r3, ip
 80266a8:	03d8      	lsls	r0, r3, #15
 80266aa:	e5be      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80266ac:	4a26      	ldr	r2, [pc, #152]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80266ae:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80266b2:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80266b6:	d104      	bne.n	80266c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
}
 80266b8:	b005      	add	sp, #20
 80266ba:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 80266be:	f7fe babb 	b.w	8024c38 <HAL_RCC_GetPCLK1Freq>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80266c2:	6812      	ldr	r2, [r2, #0]
 80266c4:	0110      	lsls	r0, r2, #4
 80266c6:	d501      	bpl.n	80266cc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80266c8:	2b08      	cmp	r3, #8
 80266ca:	d0bf      	beq.n	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80266cc:	2b10      	cmp	r3, #16
 80266ce:	d0c7      	beq.n	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80266d0:	4a1d      	ldr	r2, [pc, #116]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80266d2:	6811      	ldr	r1, [r2, #0]
 80266d4:	0789      	lsls	r1, r1, #30
 80266d6:	d507      	bpl.n	80266e8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 80266d8:	2b18      	cmp	r3, #24
 80266da:	d105      	bne.n	80266e8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80266dc:	6813      	ldr	r3, [r2, #0]
 80266de:	481b      	ldr	r0, [pc, #108]	@ (802674c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80266e0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80266e4:	40d8      	lsrs	r0, r3
 80266e6:	e5a0      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80266e8:	6812      	ldr	r2, [r2, #0]
 80266ea:	0592      	lsls	r2, r2, #22
 80266ec:	d502      	bpl.n	80266f4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
 80266ee:	2b20      	cmp	r3, #32
 80266f0:	f000 875b 	beq.w	80275aa <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80266f4:	4a14      	ldr	r2, [pc, #80]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80266f6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80266fa:	f010 0002 	ands.w	r0, r0, #2
 80266fe:	f43f ad94 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026702:	f1a3 0028 	sub.w	r0, r3, #40	@ 0x28
 8026706:	4243      	negs	r3, r0
 8026708:	4143      	adcs	r3, r0
 802670a:	03d8      	lsls	r0, r3, #15
 802670c:	e58d      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 802670e:	4a0e      	ldr	r2, [pc, #56]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026710:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8026714:	f413 73e0 	ands.w	r3, r3, #448	@ 0x1c0
 8026718:	d0ce      	beq.n	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 802671a:	6811      	ldr	r1, [r2, #0]
 802671c:	0109      	lsls	r1, r1, #4
 802671e:	d501      	bpl.n	8026724 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 8026720:	2b40      	cmp	r3, #64	@ 0x40
 8026722:	d093      	beq.n	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8026724:	6812      	ldr	r2, [r2, #0]
 8026726:	0090      	lsls	r0, r2, #2
 8026728:	d501      	bpl.n	802672e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 802672a:	2b80      	cmp	r3, #128	@ 0x80
 802672c:	d098      	beq.n	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 802672e:	4a06      	ldr	r2, [pc, #24]	@ (8026748 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8026730:	6811      	ldr	r1, [r2, #0]
 8026732:	0789      	lsls	r1, r1, #30
 8026734:	d50e      	bpl.n	8026754 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
 8026736:	2bc0      	cmp	r3, #192	@ 0xc0
 8026738:	d10c      	bne.n	8026754 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802673a:	6813      	ldr	r3, [r2, #0]
 802673c:	4803      	ldr	r0, [pc, #12]	@ (802674c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 802673e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026742:	40d8      	lsrs	r0, r3
 8026744:	e571      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026746:	bf00      	nop
 8026748:	44020c00 	.word	0x44020c00
 802674c:	03d09000 	.word	0x03d09000
 8026750:	00b71b00 	.word	0x00b71b00
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8026754:	6812      	ldr	r2, [r2, #0]
 8026756:	0592      	lsls	r2, r2, #22
 8026758:	d503      	bpl.n	8026762 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 802675a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802675e:	f000 8727 	beq.w	80275b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13e8>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8026762:	4a9e      	ldr	r2, [pc, #632]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026764:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026768:	f010 0002 	ands.w	r0, r0, #2
 802676c:	f43f ad5d 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026770:	f5a3 70a0 	sub.w	r0, r3, #320	@ 0x140
 8026774:	4243      	negs	r3, r0
 8026776:	4143      	adcs	r3, r0
 8026778:	03d8      	lsls	r0, r3, #15
 802677a:	e556      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 802677c:	4a97      	ldr	r2, [pc, #604]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 802677e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8026782:	f413 6360 	ands.w	r3, r3, #3584	@ 0xe00
 8026786:	d097      	beq.n	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8026788:	6811      	ldr	r1, [r2, #0]
 802678a:	0109      	lsls	r1, r1, #4
 802678c:	d503      	bpl.n	8026796 <HAL_RCCEx_GetPeriphCLKFreq+0x5ce>
 802678e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026792:	f43f af5b 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8026796:	6812      	ldr	r2, [r2, #0]
 8026798:	0090      	lsls	r0, r2, #2
 802679a:	d503      	bpl.n	80267a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 802679c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80267a0:	f43f af5e 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80267a4:	4a8d      	ldr	r2, [pc, #564]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80267a6:	6811      	ldr	r1, [r2, #0]
 80267a8:	0789      	lsls	r1, r1, #30
 80267aa:	d508      	bpl.n	80267be <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80267ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80267b0:	d105      	bne.n	80267be <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80267b2:	6813      	ldr	r3, [r2, #0]
 80267b4:	488a      	ldr	r0, [pc, #552]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80267b6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80267ba:	40d8      	lsrs	r0, r3
 80267bc:	e535      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80267be:	6812      	ldr	r2, [r2, #0]
 80267c0:	0592      	lsls	r2, r2, #22
 80267c2:	d503      	bpl.n	80267cc <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 80267c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80267c8:	f000 86f5 	beq.w	80275b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13ee>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80267cc:	4a83      	ldr	r2, [pc, #524]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80267ce:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80267d2:	f010 0002 	ands.w	r0, r0, #2
 80267d6:	f43f ad28 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80267da:	f5a3 6020 	sub.w	r0, r3, #2560	@ 0xa00
 80267de:	4243      	negs	r3, r0
 80267e0:	4143      	adcs	r3, r0
 80267e2:	03d8      	lsls	r0, r3, #15
 80267e4:	e521      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80267e6:	4a7d      	ldr	r2, [pc, #500]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80267e8:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80267ec:	f413 43e0 	ands.w	r3, r3, #28672	@ 0x7000
 80267f0:	f43f af62 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80267f4:	6811      	ldr	r1, [r2, #0]
 80267f6:	0109      	lsls	r1, r1, #4
 80267f8:	d503      	bpl.n	8026802 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
 80267fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80267fe:	f43f af25 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8026802:	6812      	ldr	r2, [r2, #0]
 8026804:	0090      	lsls	r0, r2, #2
 8026806:	d503      	bpl.n	8026810 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8026808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802680c:	f43f af28 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8026810:	4a72      	ldr	r2, [pc, #456]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026812:	6811      	ldr	r1, [r2, #0]
 8026814:	0789      	lsls	r1, r1, #30
 8026816:	d508      	bpl.n	802682a <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 8026818:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802681c:	d105      	bne.n	802682a <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802681e:	6813      	ldr	r3, [r2, #0]
 8026820:	486f      	ldr	r0, [pc, #444]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8026822:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026826:	40d8      	lsrs	r0, r3
 8026828:	e4ff      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 802682a:	6812      	ldr	r2, [r2, #0]
 802682c:	0592      	lsls	r2, r2, #22
 802682e:	d503      	bpl.n	8026838 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8026830:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8026834:	f000 86c2 	beq.w	80275bc <HAL_RCCEx_GetPeriphCLKFreq+0x13f4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8026838:	4a68      	ldr	r2, [pc, #416]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 802683a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 802683e:	f010 0002 	ands.w	r0, r0, #2
 8026842:	f43f acf2 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026846:	f5a3 40a0 	sub.w	r0, r3, #20480	@ 0x5000
 802684a:	4243      	negs	r3, r0
 802684c:	4143      	adcs	r3, r0
 802684e:	03d8      	lsls	r0, r3, #15
 8026850:	e4eb      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8026852:	4a62      	ldr	r2, [pc, #392]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026854:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8026858:	f413 3360 	ands.w	r3, r3, #229376	@ 0x38000
 802685c:	f43f af2c 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8026860:	6811      	ldr	r1, [r2, #0]
 8026862:	0109      	lsls	r1, r1, #4
 8026864:	d503      	bpl.n	802686e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8026866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802686a:	f43f aeef 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 802686e:	6812      	ldr	r2, [r2, #0]
 8026870:	0090      	lsls	r0, r2, #2
 8026872:	d503      	bpl.n	802687c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8026874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8026878:	f43f aef2 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 802687c:	4a57      	ldr	r2, [pc, #348]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 802687e:	6811      	ldr	r1, [r2, #0]
 8026880:	0789      	lsls	r1, r1, #30
 8026882:	d508      	bpl.n	8026896 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 8026884:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8026888:	d105      	bne.n	8026896 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802688a:	6813      	ldr	r3, [r2, #0]
 802688c:	4854      	ldr	r0, [pc, #336]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802688e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026892:	40d8      	lsrs	r0, r3
 8026894:	e4c9      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8026896:	6812      	ldr	r2, [r2, #0]
 8026898:	0592      	lsls	r2, r2, #22
 802689a:	d503      	bpl.n	80268a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 802689c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80268a0:	f000 868f 	beq.w	80275c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13fa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80268a4:	4a4d      	ldr	r2, [pc, #308]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80268a6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80268aa:	f010 0002 	ands.w	r0, r0, #2
 80268ae:	f43f acbc 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80268b2:	f5a3 3020 	sub.w	r0, r3, #163840	@ 0x28000
 80268b6:	4243      	negs	r3, r0
 80268b8:	4143      	adcs	r3, r0
 80268ba:	03d8      	lsls	r0, r3, #15
 80268bc:	e4b5      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 80268be:	4a47      	ldr	r2, [pc, #284]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80268c0:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80268c4:	f413 13e0 	ands.w	r3, r3, #1835008	@ 0x1c0000
 80268c8:	f43f aef6 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80268cc:	6811      	ldr	r1, [r2, #0]
 80268ce:	0109      	lsls	r1, r1, #4
 80268d0:	d503      	bpl.n	80268da <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 80268d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80268d6:	f43f aeb9 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80268da:	6812      	ldr	r2, [r2, #0]
 80268dc:	0090      	lsls	r0, r2, #2
 80268de:	d503      	bpl.n	80268e8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80268e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80268e4:	f43f aebc 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80268e8:	4a3c      	ldr	r2, [pc, #240]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80268ea:	6811      	ldr	r1, [r2, #0]
 80268ec:	0789      	lsls	r1, r1, #30
 80268ee:	d508      	bpl.n	8026902 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 80268f0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80268f4:	d105      	bne.n	8026902 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80268f6:	6813      	ldr	r3, [r2, #0]
 80268f8:	4839      	ldr	r0, [pc, #228]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80268fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80268fe:	40d8      	lsrs	r0, r3
 8026900:	e493      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8026902:	6812      	ldr	r2, [r2, #0]
 8026904:	0592      	lsls	r2, r2, #22
 8026906:	d503      	bpl.n	8026910 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8026908:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802690c:	f000 865c 	beq.w	80275c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8026910:	4a32      	ldr	r2, [pc, #200]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026912:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026916:	f010 0002 	ands.w	r0, r0, #2
 802691a:	f43f ac86 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802691e:	f5a3 10a0 	sub.w	r0, r3, #1310720	@ 0x140000
 8026922:	4243      	negs	r3, r0
 8026924:	4143      	adcs	r3, r0
 8026926:	03d8      	lsls	r0, r3, #15
 8026928:	e47f      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 802692a:	4a2c      	ldr	r2, [pc, #176]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 802692c:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8026930:	f413 0360 	ands.w	r3, r3, #14680064	@ 0xe00000
 8026934:	f43f aec0 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8026938:	6811      	ldr	r1, [r2, #0]
 802693a:	0109      	lsls	r1, r1, #4
 802693c:	d503      	bpl.n	8026946 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 802693e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026942:	f43f ae83 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8026946:	6812      	ldr	r2, [r2, #0]
 8026948:	0090      	lsls	r0, r2, #2
 802694a:	d503      	bpl.n	8026954 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 802694c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8026950:	f43f ae86 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8026954:	4a21      	ldr	r2, [pc, #132]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026956:	6811      	ldr	r1, [r2, #0]
 8026958:	0789      	lsls	r1, r1, #30
 802695a:	d508      	bpl.n	802696e <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
 802695c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8026960:	d105      	bne.n	802696e <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026962:	6813      	ldr	r3, [r2, #0]
 8026964:	481e      	ldr	r0, [pc, #120]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8026966:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802696a:	40d8      	lsrs	r0, r3
 802696c:	e45d      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 802696e:	6812      	ldr	r2, [r2, #0]
 8026970:	0592      	lsls	r2, r2, #22
 8026972:	d503      	bpl.n	802697c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
 8026974:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8026978:	f000 8629 	beq.w	80275ce <HAL_RCCEx_GetPeriphCLKFreq+0x1406>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 802697c:	4a17      	ldr	r2, [pc, #92]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 802697e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026982:	f010 0002 	ands.w	r0, r0, #2
 8026986:	f43f ac50 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802698a:	f5a3 0020 	sub.w	r0, r3, #10485760	@ 0xa00000
 802698e:	4243      	negs	r3, r0
 8026990:	4143      	adcs	r3, r0
 8026992:	03d8      	lsls	r0, r3, #15
 8026994:	e449      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8026996:	4a11      	ldr	r2, [pc, #68]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8026998:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 802699c:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 80269a0:	f43f ae8a 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 80269a4:	6811      	ldr	r1, [r2, #0]
 80269a6:	0109      	lsls	r1, r1, #4
 80269a8:	d503      	bpl.n	80269b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 80269aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80269ae:	f43f ae4d 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 80269b2:	6812      	ldr	r2, [r2, #0]
 80269b4:	0090      	lsls	r0, r2, #2
 80269b6:	d503      	bpl.n	80269c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 80269b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80269bc:	f43f ae50 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 80269c0:	4a06      	ldr	r2, [pc, #24]	@ (80269dc <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80269c2:	6811      	ldr	r1, [r2, #0]
 80269c4:	0789      	lsls	r1, r1, #30
 80269c6:	d50d      	bpl.n	80269e4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
 80269c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80269cc:	d10a      	bne.n	80269e4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80269ce:	6813      	ldr	r3, [r2, #0]
 80269d0:	4803      	ldr	r0, [pc, #12]	@ (80269e0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80269d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80269d6:	40d8      	lsrs	r0, r3
 80269d8:	e427      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80269da:	bf00      	nop
 80269dc:	44020c00 	.word	0x44020c00
 80269e0:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80269e4:	6812      	ldr	r2, [r2, #0]
 80269e6:	0592      	lsls	r2, r2, #22
 80269e8:	d503      	bpl.n	80269f2 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 80269ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80269ee:	f000 85f1 	beq.w	80275d4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80269f2:	4aa7      	ldr	r2, [pc, #668]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 80269f4:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80269f8:	f010 0002 	ands.w	r0, r0, #2
 80269fc:	f43f ac15 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026a00:	f103 407b 	add.w	r0, r3, #4211081216	@ 0xfb000000
 8026a04:	4243      	negs	r3, r0
 8026a06:	4143      	adcs	r3, r0
 8026a08:	03d8      	lsls	r0, r3, #15
 8026a0a:	e40e      	b.n	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8026a0c:	4aa0      	ldr	r2, [pc, #640]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026a0e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8026a12:	f013 5360 	ands.w	r3, r3, #939524096	@ 0x38000000
 8026a16:	f43f ae4f 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8026a1a:	6811      	ldr	r1, [r2, #0]
 8026a1c:	0109      	lsls	r1, r1, #4
 8026a1e:	d503      	bpl.n	8026a28 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 8026a20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8026a24:	f43f ae12 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8026a28:	6812      	ldr	r2, [r2, #0]
 8026a2a:	0090      	lsls	r0, r2, #2
 8026a2c:	d503      	bpl.n	8026a36 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8026a2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8026a32:	f43f ae15 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8026a36:	4a96      	ldr	r2, [pc, #600]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026a38:	6811      	ldr	r1, [r2, #0]
 8026a3a:	0789      	lsls	r1, r1, #30
 8026a3c:	d509      	bpl.n	8026a52 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8026a3e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8026a42:	d106      	bne.n	8026a52 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026a44:	6813      	ldr	r3, [r2, #0]
 8026a46:	4893      	ldr	r0, [pc, #588]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026a48:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026a4c:	40d8      	lsrs	r0, r3
 8026a4e:	f7ff bbec 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8026a52:	6812      	ldr	r2, [r2, #0]
 8026a54:	0592      	lsls	r2, r2, #22
 8026a56:	d503      	bpl.n	8026a60 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8026a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8026a5c:	f000 85bd 	beq.w	80275da <HAL_RCCEx_GetPeriphCLKFreq+0x1412>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8026a60:	4a8b      	ldr	r2, [pc, #556]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026a62:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026a66:	f010 0002 	ands.w	r0, r0, #2
 8026a6a:	f43f abde 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026a6e:	f103 4058 	add.w	r0, r3, #3623878656	@ 0xd8000000
 8026a72:	4243      	negs	r3, r0
 8026a74:	4143      	adcs	r3, r0
 8026a76:	03d8      	lsls	r0, r3, #15
 8026a78:	f7ff bbd7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8026a7c:	4a84      	ldr	r2, [pc, #528]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026a7e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8026a82:	f013 0307 	ands.w	r3, r3, #7
 8026a86:	f43f ae17 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8026a8a:	6811      	ldr	r1, [r2, #0]
 8026a8c:	0109      	lsls	r1, r1, #4
 8026a8e:	d502      	bpl.n	8026a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 8026a90:	2b01      	cmp	r3, #1
 8026a92:	f43f addb 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8026a96:	6812      	ldr	r2, [r2, #0]
 8026a98:	0090      	lsls	r0, r2, #2
 8026a9a:	d502      	bpl.n	8026aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8026a9c:	2b02      	cmp	r3, #2
 8026a9e:	f43f addf 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8026aa2:	4a7b      	ldr	r2, [pc, #492]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026aa4:	6811      	ldr	r1, [r2, #0]
 8026aa6:	0789      	lsls	r1, r1, #30
 8026aa8:	d508      	bpl.n	8026abc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8026aaa:	2b03      	cmp	r3, #3
 8026aac:	d106      	bne.n	8026abc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026aae:	6813      	ldr	r3, [r2, #0]
 8026ab0:	4878      	ldr	r0, [pc, #480]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026ab2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026ab6:	40d8      	lsrs	r0, r3
 8026ab8:	f7ff bbb7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8026abc:	6812      	ldr	r2, [r2, #0]
 8026abe:	0592      	lsls	r2, r2, #22
 8026ac0:	d502      	bpl.n	8026ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8026ac2:	2b04      	cmp	r3, #4
 8026ac4:	f000 858c 	beq.w	80275e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1418>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8026ac8:	4a71      	ldr	r2, [pc, #452]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026aca:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026ace:	f010 0002 	ands.w	r0, r0, #2
 8026ad2:	f43f abaa 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026ad6:	1f58      	subs	r0, r3, #5
 8026ad8:	4243      	negs	r3, r0
 8026ada:	4143      	adcs	r3, r0
 8026adc:	03d8      	lsls	r0, r3, #15
 8026ade:	f7ff bba4 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8026ae2:	4a6b      	ldr	r2, [pc, #428]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026ae4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8026ae8:	f013 0370 	ands.w	r3, r3, #112	@ 0x70
 8026aec:	f43f ade4 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8026af0:	6811      	ldr	r1, [r2, #0]
 8026af2:	0109      	lsls	r1, r1, #4
 8026af4:	d502      	bpl.n	8026afc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8026af6:	2b10      	cmp	r3, #16
 8026af8:	f43f ada8 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8026afc:	6812      	ldr	r2, [r2, #0]
 8026afe:	0090      	lsls	r0, r2, #2
 8026b00:	d502      	bpl.n	8026b08 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8026b02:	2b20      	cmp	r3, #32
 8026b04:	f43f adac 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8026b08:	4a61      	ldr	r2, [pc, #388]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026b0a:	6811      	ldr	r1, [r2, #0]
 8026b0c:	0789      	lsls	r1, r1, #30
 8026b0e:	d508      	bpl.n	8026b22 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8026b10:	2b30      	cmp	r3, #48	@ 0x30
 8026b12:	d106      	bne.n	8026b22 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026b14:	6813      	ldr	r3, [r2, #0]
 8026b16:	485f      	ldr	r0, [pc, #380]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026b18:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026b1c:	40d8      	lsrs	r0, r3
 8026b1e:	f7ff bb84 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8026b22:	6812      	ldr	r2, [r2, #0]
 8026b24:	0592      	lsls	r2, r2, #22
 8026b26:	d502      	bpl.n	8026b2e <HAL_RCCEx_GetPeriphCLKFreq+0x966>
 8026b28:	2b40      	cmp	r3, #64	@ 0x40
 8026b2a:	f000 855c 	beq.w	80275e6 <HAL_RCCEx_GetPeriphCLKFreq+0x141e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8026b2e:	4a58      	ldr	r2, [pc, #352]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026b30:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026b34:	f010 0002 	ands.w	r0, r0, #2
 8026b38:	f43f ab77 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026b3c:	f1a3 0050 	sub.w	r0, r3, #80	@ 0x50
 8026b40:	4243      	negs	r3, r0
 8026b42:	4143      	adcs	r3, r0
 8026b44:	03d8      	lsls	r0, r3, #15
 8026b46:	f7ff bb70 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8026b4a:	4a51      	ldr	r2, [pc, #324]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026b4c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8026b50:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 8026b54:	d104      	bne.n	8026b60 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
}
 8026b56:	b005      	add	sp, #20
 8026b58:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 8026b5c:	f7fe b890 	b.w	8024c80 <HAL_RCC_GetPCLK3Freq>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8026b60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8026b64:	f43f ad72 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8026b68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8026b6c:	f43f ad78 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8026b70:	6811      	ldr	r1, [r2, #0]
 8026b72:	0789      	lsls	r1, r1, #30
 8026b74:	d509      	bpl.n	8026b8a <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
 8026b76:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8026b7a:	d106      	bne.n	8026b8a <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026b7c:	6813      	ldr	r3, [r2, #0]
 8026b7e:	4845      	ldr	r0, [pc, #276]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026b80:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026b84:	40d8      	lsrs	r0, r3
 8026b86:	f7ff bb50 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8026b8a:	4a41      	ldr	r2, [pc, #260]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026b8c:	6811      	ldr	r1, [r2, #0]
 8026b8e:	0588      	lsls	r0, r1, #22
 8026b90:	d503      	bpl.n	8026b9a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 8026b92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8026b96:	f000 8529 	beq.w	80275ec <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8026b9a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026b9e:	f010 0002 	ands.w	r0, r0, #2
 8026ba2:	f43f ab42 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026ba6:	f103 417b 	add.w	r1, r3, #4211081216	@ 0xfb000000
 8026baa:	424b      	negs	r3, r1
 8026bac:	414b      	adcs	r3, r1
 8026bae:	03d8      	lsls	r0, r3, #15
 8026bb0:	f7ff bb3b 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8026bb4:	4a36      	ldr	r2, [pc, #216]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026bb6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8026bba:	f013 0307 	ands.w	r3, r3, #7
 8026bbe:	d104      	bne.n	8026bca <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
}
 8026bc0:	b005      	add	sp, #20
 8026bc2:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetHCLKFreq();
 8026bc6:	f7fd bd6d 	b.w	80246a4 <HAL_RCC_GetHCLKFreq>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8026bca:	2b01      	cmp	r3, #1
 8026bcc:	d104      	bne.n	8026bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>
}
 8026bce:	b005      	add	sp, #20
 8026bd0:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 8026bd4:	f7fd bb9a 	b.w	802430c <HAL_RCC_GetSysClockFreq>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8026bd8:	2b02      	cmp	r3, #2
 8026bda:	d105      	bne.n	8026be8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8026bdc:	a801      	add	r0, sp, #4
 8026bde:	f7ff f9b7 	bl	8025f50 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8026be2:	9803      	ldr	r0, [sp, #12]
 8026be4:	f7ff bb21 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8026be8:	6812      	ldr	r2, [r2, #0]
 8026bea:	0392      	lsls	r2, r2, #14
 8026bec:	d502      	bpl.n	8026bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8026bee:	2b03      	cmp	r3, #3
 8026bf0:	f000 84ff 	beq.w	80275f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8026bf4:	4a26      	ldr	r2, [pc, #152]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026bf6:	6811      	ldr	r1, [r2, #0]
 8026bf8:	0788      	lsls	r0, r1, #30
 8026bfa:	d508      	bpl.n	8026c0e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8026bfc:	2b04      	cmp	r3, #4
 8026bfe:	d106      	bne.n	8026c0e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026c00:	6813      	ldr	r3, [r2, #0]
 8026c02:	4824      	ldr	r0, [pc, #144]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026c04:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026c08:	40d8      	lsrs	r0, r3
 8026c0a:	f7ff bb0e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8026c0e:	6810      	ldr	r0, [r2, #0]
 8026c10:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026c14:	f43f ab09 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026c18:	2b05      	cmp	r3, #5
 8026c1a:	481f      	ldr	r0, [pc, #124]	@ (8026c98 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8026c1c:	bf18      	it	ne
 8026c1e:	2000      	movne	r0, #0
 8026c20:	f7ff bb03 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8026c24:	4a1a      	ldr	r2, [pc, #104]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026c26:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8026c2a:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8026c2e:	f003 0308 	and.w	r3, r3, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8026c32:	0789      	lsls	r1, r1, #30
 8026c34:	d502      	bpl.n	8026c3c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8026c36:	2b00      	cmp	r3, #0
 8026c38:	f000 84de 	beq.w	80275f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8026c3c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026c40:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8026c44:	f43f aaf1 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026c48:	2b00      	cmp	r3, #0
 8026c4a:	bf14      	ite	ne
 8026c4c:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026c50:	2000      	moveq	r0, #0
 8026c52:	f7ff baea 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8026c56:	4a0e      	ldr	r2, [pc, #56]	@ (8026c90 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>)
 8026c58:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8026c5c:	f413 3340 	ands.w	r3, r3, #196608	@ 0x30000
 8026c60:	f43f ad2a 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8026c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8026c68:	d105      	bne.n	8026c76 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8026c6a:	a801      	add	r0, sp, #4
 8026c6c:	f7ff fa0e 	bl	802608c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8026c70:	9803      	ldr	r0, [sp, #12]
 8026c72:	f7ff bada 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8026c76:	6811      	ldr	r1, [r2, #0]
 8026c78:	0788      	lsls	r0, r1, #30
 8026c7a:	d50f      	bpl.n	8026c9c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8026c7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026c80:	d10c      	bne.n	8026c9c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026c82:	6813      	ldr	r3, [r2, #0]
 8026c84:	4803      	ldr	r0, [pc, #12]	@ (8026c94 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8026c86:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026c8a:	40d8      	lsrs	r0, r3
 8026c8c:	f7ff bacd 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026c90:	44020c00 	.word	0x44020c00
 8026c94:	03d09000 	.word	0x03d09000
 8026c98:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8026c9c:	4ab2      	ldr	r2, [pc, #712]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026c9e:	6810      	ldr	r0, [r2, #0]
 8026ca0:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026ca4:	f43f aac1 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026ca8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8026cac:	48af      	ldr	r0, [pc, #700]	@ (8026f6c <HAL_RCCEx_GetPeriphCLKFreq+0xda4>)
 8026cae:	bf18      	it	ne
 8026cb0:	2000      	movne	r0, #0
 8026cb2:	f7ff baba 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8026cb6:	4aac      	ldr	r2, [pc, #688]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026cb8:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8026cbc:	f413 2340 	ands.w	r3, r3, #786432	@ 0xc0000
 8026cc0:	f43f acfa 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8026cc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8026cc8:	d0cf      	beq.n	8026c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8026cca:	6811      	ldr	r1, [r2, #0]
 8026ccc:	0789      	lsls	r1, r1, #30
 8026cce:	d509      	bpl.n	8026ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
 8026cd0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8026cd4:	d106      	bne.n	8026ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026cd6:	6813      	ldr	r3, [r2, #0]
 8026cd8:	48a5      	ldr	r0, [pc, #660]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026cda:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026cde:	40d8      	lsrs	r0, r3
 8026ce0:	f7ff baa3 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8026ce4:	4aa0      	ldr	r2, [pc, #640]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026ce6:	6810      	ldr	r0, [r2, #0]
 8026ce8:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026cec:	f43f aa9d 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026cf0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8026cf4:	489d      	ldr	r0, [pc, #628]	@ (8026f6c <HAL_RCCEx_GetPeriphCLKFreq+0xda4>)
 8026cf6:	bf18      	it	ne
 8026cf8:	2000      	movne	r0, #0
 8026cfa:	f7ff ba96 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8026cfe:	4a9a      	ldr	r2, [pc, #616]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026d00:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8026d04:	f413 1340 	ands.w	r3, r3, #3145728	@ 0x300000
 8026d08:	f43f af25 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8026d0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8026d10:	d0ab      	beq.n	8026c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8026d12:	6811      	ldr	r1, [r2, #0]
 8026d14:	0788      	lsls	r0, r1, #30
 8026d16:	d509      	bpl.n	8026d2c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8026d18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026d1c:	d106      	bne.n	8026d2c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026d1e:	6813      	ldr	r3, [r2, #0]
 8026d20:	4893      	ldr	r0, [pc, #588]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026d22:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026d26:	40d8      	lsrs	r0, r3
 8026d28:	f7ff ba7f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8026d2c:	6810      	ldr	r0, [r2, #0]
 8026d2e:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026d32:	f43f aa7a 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026d36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8026d3a:	488c      	ldr	r0, [pc, #560]	@ (8026f6c <HAL_RCCEx_GetPeriphCLKFreq+0xda4>)
 8026d3c:	bf18      	it	ne
 8026d3e:	2000      	movne	r0, #0
 8026d40:	f7ff ba73 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8026d44:	4a88      	ldr	r2, [pc, #544]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026d46:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8026d4a:	f413 0340 	ands.w	r3, r3, #12582912	@ 0xc00000
 8026d4e:	f43f af02 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8026d52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8026d56:	d088      	beq.n	8026c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8026d58:	6811      	ldr	r1, [r2, #0]
 8026d5a:	0789      	lsls	r1, r1, #30
 8026d5c:	d509      	bpl.n	8026d72 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 8026d5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8026d62:	d106      	bne.n	8026d72 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026d64:	6813      	ldr	r3, [r2, #0]
 8026d66:	4882      	ldr	r0, [pc, #520]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026d68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026d6c:	40d8      	lsrs	r0, r3
 8026d6e:	f7ff ba5c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8026d72:	4a7d      	ldr	r2, [pc, #500]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026d74:	6810      	ldr	r0, [r2, #0]
 8026d76:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8026d7a:	f43f aa56 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026d7e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8026d82:	487a      	ldr	r0, [pc, #488]	@ (8026f6c <HAL_RCCEx_GetPeriphCLKFreq+0xda4>)
 8026d84:	bf18      	it	ne
 8026d86:	2000      	movne	r0, #0
 8026d88:	f7ff ba4f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8026d8c:	4a76      	ldr	r2, [pc, #472]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026d8e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8026d92:	f013 7340 	ands.w	r3, r3, #50331648	@ 0x3000000
 8026d96:	f43f ac8f 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8026d9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8026d9e:	f43f af64 	beq.w	8026c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8026da2:	6810      	ldr	r0, [r2, #0]
 8026da4:	f010 0002 	ands.w	r0, r0, #2
 8026da8:	f43f aa3f 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8026db0:	f040 8426 	bne.w	8027600 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026db4:	6813      	ldr	r3, [r2, #0]
 8026db6:	486e      	ldr	r0, [pc, #440]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026db8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026dbc:	40d8      	lsrs	r0, r3
 8026dbe:	f7ff ba34 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8026dc2:	4a69      	ldr	r2, [pc, #420]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026dc4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026dc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
        switch (srcclk)
 8026dcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8026dd0:	d01c      	beq.n	8026e0c <HAL_RCCEx_GetPeriphCLKFreq+0xc44>
 8026dd2:	d80c      	bhi.n	8026dee <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 8026dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8026dd8:	f43f abbc 	beq.w	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8026ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8026de0:	d00e      	beq.n	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8026de2:	2b00      	cmp	r3, #0
 8026de4:	f43f aeb7 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        frequency = 0U;
 8026de8:	2000      	movs	r0, #0
 8026dea:	f7ff ba1e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8026dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8026df2:	d012      	beq.n	8026e1a <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8026df4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8026df8:	d019      	beq.n	8026e2e <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
        frequency = 0U;
 8026dfa:	2000      	movs	r0, #0
 8026dfc:	f7ff ba15 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8026e00:	a801      	add	r0, sp, #4
 8026e02:	f7ff f943 	bl	802608c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8026e06:	9803      	ldr	r0, [sp, #12]
            break;
 8026e08:	f7ff ba0f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026e0c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026e10:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026e14:	03c0      	lsls	r0, r0, #15
 8026e16:	f7ff ba08 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026e1a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 8026e1e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8026e22:	bf14      	ite	ne
 8026e24:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026e28:	2000      	moveq	r0, #0
 8026e2a:	f7ff b9fe 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026e2e:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026e32:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026e34:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026e38:	0788      	lsls	r0, r1, #30
 8026e3a:	d507      	bpl.n	8026e4c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8026e3c:	b933      	cbnz	r3, 8026e4c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026e3e:	6813      	ldr	r3, [r2, #0]
 8026e40:	484b      	ldr	r0, [pc, #300]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026e42:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026e46:	40d8      	lsrs	r0, r3
 8026e48:	f7ff b9ef 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026e4c:	4a46      	ldr	r2, [pc, #280]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026e4e:	6811      	ldr	r1, [r2, #0]
 8026e50:	0589      	lsls	r1, r1, #22
 8026e52:	d503      	bpl.n	8026e5c <HAL_RCCEx_GetPeriphCLKFreq+0xc94>
 8026e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026e58:	f000 83d5 	beq.w	8027606 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026e5c:	6810      	ldr	r0, [r2, #0]
 8026e5e:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026e62:	f43f a9e2 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026e66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026e6a:	4842      	ldr	r0, [pc, #264]	@ (8026f74 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>)
 8026e6c:	bf18      	it	ne
 8026e6e:	2000      	movne	r0, #0
 8026e70:	f7ff b9db 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8026e74:	4a3c      	ldr	r2, [pc, #240]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026e76:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026e7a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
        switch (srcclk)
 8026e7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8026e82:	d016      	beq.n	8026eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8026e84:	d80c      	bhi.n	8026ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xcd8>
 8026e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8026e8a:	f43f ab63 	beq.w	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8026e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8026e92:	d0b5      	beq.n	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8026e94:	2b00      	cmp	r3, #0
 8026e96:	f43f ac0f 	beq.w	80266b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        frequency = 0U;
 8026e9a:	2000      	movs	r0, #0
 8026e9c:	f7ff b9c5 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8026ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8026ea4:	d00c      	beq.n	8026ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8026ea6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8026eaa:	d013      	beq.n	8026ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xd0c>
        frequency = 0U;
 8026eac:	2000      	movs	r0, #0
 8026eae:	f7ff b9bc 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026eb2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026eb6:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026eba:	03c0      	lsls	r0, r0, #15
 8026ebc:	f7ff b9b5 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026ec0:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 8026ec4:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8026ec8:	bf14      	ite	ne
 8026eca:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026ece:	2000      	moveq	r0, #0
 8026ed0:	f7ff b9ab 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026ed4:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026ed8:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026eda:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026ede:	0788      	lsls	r0, r1, #30
 8026ee0:	d507      	bpl.n	8026ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xd2a>
 8026ee2:	b933      	cbnz	r3, 8026ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xd2a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026ee4:	6813      	ldr	r3, [r2, #0]
 8026ee6:	4822      	ldr	r0, [pc, #136]	@ (8026f70 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>)
 8026ee8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026eec:	40d8      	lsrs	r0, r3
 8026eee:	f7ff b99c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026ef4:	6811      	ldr	r1, [r2, #0]
 8026ef6:	0589      	lsls	r1, r1, #22
 8026ef8:	d503      	bpl.n	8026f02 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8026efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026efe:	f000 8385 	beq.w	802760c <HAL_RCCEx_GetPeriphCLKFreq+0x1444>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026f02:	6810      	ldr	r0, [r2, #0]
 8026f04:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026f08:	f43f a98f 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026f0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026f10:	4818      	ldr	r0, [pc, #96]	@ (8026f74 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>)
 8026f12:	bf18      	it	ne
 8026f14:	2000      	movne	r0, #0
 8026f16:	f7ff b988 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8026f1a:	4a13      	ldr	r2, [pc, #76]	@ (8026f68 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 8026f1c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026f20:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
        switch (srcclk)
 8026f24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8026f28:	d017      	beq.n	8026f5a <HAL_RCCEx_GetPeriphCLKFreq+0xd92>
 8026f2a:	d80d      	bhi.n	8026f48 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
 8026f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8026f30:	f43f ab10 	beq.w	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8026f34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8026f38:	f43f af62 	beq.w	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8026f3c:	2b00      	cmp	r3, #0
 8026f3e:	f43f ae0a 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        frequency = 0U;
 8026f42:	2000      	movs	r0, #0
 8026f44:	f7ff b971 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8026f48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8026f4c:	d014      	beq.n	8026f78 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8026f4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8026f52:	d01b      	beq.n	8026f8c <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
        frequency = 0U;
 8026f54:	2000      	movs	r0, #0
 8026f56:	f7ff b968 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8026f5a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8026f5e:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8026f62:	03c0      	lsls	r0, r0, #15
 8026f64:	f7ff b961 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8026f68:	44020c00 	.word	0x44020c00
 8026f6c:	003d0900 	.word	0x003d0900
 8026f70:	03d09000 	.word	0x03d09000
 8026f74:	00b71b00 	.word	0x00b71b00
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8026f78:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 8026f7c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8026f80:	bf14      	ite	ne
 8026f82:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8026f86:	2000      	moveq	r0, #0
 8026f88:	f7ff b94f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026f8c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026f90:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8026f92:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8026f96:	0788      	lsls	r0, r1, #30
 8026f98:	d507      	bpl.n	8026faa <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8026f9a:	b933      	cbnz	r3, 8026faa <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8026f9c:	6813      	ldr	r3, [r2, #0]
 8026f9e:	48a7      	ldr	r0, [pc, #668]	@ (802723c <HAL_RCCEx_GetPeriphCLKFreq+0x1074>)
 8026fa0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8026fa4:	40d8      	lsrs	r0, r3
 8026fa6:	f7ff b940 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8026faa:	4aa5      	ldr	r2, [pc, #660]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 8026fac:	6811      	ldr	r1, [r2, #0]
 8026fae:	0589      	lsls	r1, r1, #22
 8026fb0:	d503      	bpl.n	8026fba <HAL_RCCEx_GetPeriphCLKFreq+0xdf2>
 8026fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8026fb6:	f000 832c 	beq.w	8027612 <HAL_RCCEx_GetPeriphCLKFreq+0x144a>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8026fba:	6810      	ldr	r0, [r2, #0]
 8026fbc:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8026fc0:	f43f a933 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8026fc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8026fc8:	489e      	ldr	r0, [pc, #632]	@ (8027244 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>)
 8026fca:	bf18      	it	ne
 8026fcc:	2000      	movne	r0, #0
 8026fce:	f7ff b92c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8026fd2:	4a9b      	ldr	r2, [pc, #620]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 8026fd4:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8026fd8:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
        switch (srcclk)
 8026fdc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8026fe0:	d017      	beq.n	8027012 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 8026fe2:	d80d      	bhi.n	8027000 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>
 8026fe4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8026fe8:	f43f aab4 	beq.w	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8026fec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8026ff0:	f43f af06 	beq.w	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8026ff4:	2b00      	cmp	r3, #0
 8026ff6:	f43f adae 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        frequency = 0U;
 8026ffa:	2000      	movs	r0, #0
 8026ffc:	f7ff b915 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8027000:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8027004:	d00c      	beq.n	8027020 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8027006:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 802700a:	d013      	beq.n	8027034 <HAL_RCCEx_GetPeriphCLKFreq+0xe6c>
        frequency = 0U;
 802700c:	2000      	movs	r0, #0
 802700e:	f7ff b90c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8027012:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8027016:	f3c0 0040 	ubfx	r0, r0, #1, #1
 802701a:	03c0      	lsls	r0, r0, #15
 802701c:	f7ff b905 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8027020:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 8027024:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8027028:	bf14      	ite	ne
 802702a:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 802702e:	2000      	moveq	r0, #0
 8027030:	f7ff b8fb 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027034:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027038:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802703a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802703e:	0788      	lsls	r0, r1, #30
 8027040:	d507      	bpl.n	8027052 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8027042:	b933      	cbnz	r3, 8027052 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027044:	6813      	ldr	r3, [r2, #0]
 8027046:	487d      	ldr	r0, [pc, #500]	@ (802723c <HAL_RCCEx_GetPeriphCLKFreq+0x1074>)
 8027048:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802704c:	40d8      	lsrs	r0, r3
 802704e:	f7ff b8ec 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027052:	4a7b      	ldr	r2, [pc, #492]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 8027054:	6811      	ldr	r1, [r2, #0]
 8027056:	0589      	lsls	r1, r1, #22
 8027058:	d503      	bpl.n	8027062 <HAL_RCCEx_GetPeriphCLKFreq+0xe9a>
 802705a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802705e:	f000 82db 	beq.w	8027618 <HAL_RCCEx_GetPeriphCLKFreq+0x1450>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027062:	6810      	ldr	r0, [r2, #0]
 8027064:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027068:	f43f a8df 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802706c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027070:	4874      	ldr	r0, [pc, #464]	@ (8027244 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>)
 8027072:	bf18      	it	ne
 8027074:	2000      	movne	r0, #0
 8027076:	f7ff b8d8 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 802707a:	4a71      	ldr	r2, [pc, #452]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 802707c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 8027080:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
        switch (srcclk)
 8027084:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027088:	d017      	beq.n	80270ba <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 802708a:	d80d      	bhi.n	80270a8 <HAL_RCCEx_GetPeriphCLKFreq+0xee0>
 802708c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8027090:	f43f aa60 	beq.w	8026554 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8027094:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027098:	f43f aeb2 	beq.w	8026e00 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 802709c:	2b00      	cmp	r3, #0
 802709e:	f43f ad5a 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        frequency = 0U;
 80270a2:	2000      	movs	r0, #0
 80270a4:	f7ff b8c1 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 80270a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80270ac:	d00c      	beq.n	80270c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 80270ae:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80270b2:	d013      	beq.n	80270dc <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        frequency = 0U;
 80270b4:	2000      	movs	r0, #0
 80270b6:	f7ff b8b8 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80270ba:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80270be:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80270c2:	03c0      	lsls	r0, r0, #15
 80270c4:	f7ff b8b1 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80270c8:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 80270cc:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80270d0:	bf14      	ite	ne
 80270d2:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 80270d6:	2000      	moveq	r0, #0
 80270d8:	f7ff b8a7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80270dc:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80270e0:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80270e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80270e6:	0788      	lsls	r0, r1, #30
 80270e8:	d507      	bpl.n	80270fa <HAL_RCCEx_GetPeriphCLKFreq+0xf32>
 80270ea:	b933      	cbnz	r3, 80270fa <HAL_RCCEx_GetPeriphCLKFreq+0xf32>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80270ec:	6813      	ldr	r3, [r2, #0]
 80270ee:	4853      	ldr	r0, [pc, #332]	@ (802723c <HAL_RCCEx_GetPeriphCLKFreq+0x1074>)
 80270f0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80270f4:	40d8      	lsrs	r0, r3
 80270f6:	f7ff b898 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80270fa:	4a51      	ldr	r2, [pc, #324]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 80270fc:	6811      	ldr	r1, [r2, #0]
 80270fe:	0589      	lsls	r1, r1, #22
 8027100:	d503      	bpl.n	802710a <HAL_RCCEx_GetPeriphCLKFreq+0xf42>
 8027102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027106:	f000 828a 	beq.w	802761e <HAL_RCCEx_GetPeriphCLKFreq+0x1456>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802710a:	6810      	ldr	r0, [r2, #0]
 802710c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027110:	f43f a88b 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027118:	484a      	ldr	r0, [pc, #296]	@ (8027244 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>)
 802711a:	bf18      	it	ne
 802711c:	2000      	movne	r0, #0
 802711e:	f7ff b884 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        switch (srcclk)
 8027122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027126:	d019      	beq.n	802715c <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
 8027128:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802712c:	f47f a87d 	bne.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027130:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027134:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027136:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802713a:	0788      	lsls	r0, r1, #30
 802713c:	d518      	bpl.n	8027170 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 802713e:	b9bb      	cbnz	r3, 8027170 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027140:	6813      	ldr	r3, [r2, #0]
 8027142:	483e      	ldr	r0, [pc, #248]	@ (802723c <HAL_RCCEx_GetPeriphCLKFreq+0x1074>)
 8027144:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027148:	40d8      	lsrs	r0, r3
 802714a:	f7ff b86e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802714e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8027152:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8027156:	03c0      	lsls	r0, r0, #15
 8027158:	f7ff b867 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802715c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
        frequency = 0U;
 8027160:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8027164:	bf14      	ite	ne
 8027166:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 802716a:	2000      	moveq	r0, #0
 802716c:	f7ff b85d 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027170:	4a33      	ldr	r2, [pc, #204]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 8027172:	6811      	ldr	r1, [r2, #0]
 8027174:	0589      	lsls	r1, r1, #22
 8027176:	d503      	bpl.n	8027180 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 8027178:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802717c:	f000 8252 	beq.w	8027624 <HAL_RCCEx_GetPeriphCLKFreq+0x145c>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027180:	6810      	ldr	r0, [r2, #0]
 8027182:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027186:	f43f a850 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802718a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802718e:	482d      	ldr	r0, [pc, #180]	@ (8027244 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>)
 8027190:	bf18      	it	ne
 8027192:	2000      	movne	r0, #0
 8027194:	f7ff b849 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8027198:	4a29      	ldr	r2, [pc, #164]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 802719a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 802719e:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80271a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80271a4:	0390      	lsls	r0, r2, #14
 80271a6:	d502      	bpl.n	80271ae <HAL_RCCEx_GetPeriphCLKFreq+0xfe6>
 80271a8:	2b00      	cmp	r3, #0
 80271aa:	f000 823e 	beq.w	802762a <HAL_RCCEx_GetPeriphCLKFreq+0x1462>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80271ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80271b2:	f43f aa31 	beq.w	8026618 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80271b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80271ba:	f43f aa47 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = 0U;
 80271be:	2000      	movs	r0, #0
 80271c0:	f7ff b833 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80271c4:	4a1e      	ldr	r2, [pc, #120]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 80271c6:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 80271ca:	f003 0307 	and.w	r3, r3, #7
        switch (srcclk)
 80271ce:	2b04      	cmp	r3, #4
 80271d0:	f200 822e 	bhi.w	8027630 <HAL_RCCEx_GetPeriphCLKFreq+0x1468>
 80271d4:	a101      	add	r1, pc, #4	@ (adr r1, 80271dc <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 80271d6:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80271da:	bf00      	nop
 80271dc:	08026539 	.word	0x08026539
 80271e0:	08026555 	.word	0x08026555
 80271e4:	0802655f 	.word	0x0802655f
 80271e8:	080271f1 	.word	0x080271f1
 80271ec:	080271f7 	.word	0x080271f7
            frequency = EXTERNAL_CLOCK_VALUE;
 80271f0:	4815      	ldr	r0, [pc, #84]	@ (8027248 <HAL_RCCEx_GetPeriphCLKFreq+0x1080>)
 80271f2:	f7ff b81a 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80271f6:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80271fa:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80271fc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027200:	0789      	lsls	r1, r1, #30
 8027202:	d507      	bpl.n	8027214 <HAL_RCCEx_GetPeriphCLKFreq+0x104c>
 8027204:	b933      	cbnz	r3, 8027214 <HAL_RCCEx_GetPeriphCLKFreq+0x104c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027206:	6813      	ldr	r3, [r2, #0]
 8027208:	480c      	ldr	r0, [pc, #48]	@ (802723c <HAL_RCCEx_GetPeriphCLKFreq+0x1074>)
 802720a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802720e:	40d8      	lsrs	r0, r3
 8027210:	f7ff b80b 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8027214:	4a0a      	ldr	r2, [pc, #40]	@ (8027240 <HAL_RCCEx_GetPeriphCLKFreq+0x1078>)
 8027216:	6811      	ldr	r1, [r2, #0]
 8027218:	0588      	lsls	r0, r1, #22
 802721a:	d503      	bpl.n	8027224 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
 802721c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027220:	f000 8209 	beq.w	8027636 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027224:	6810      	ldr	r0, [r2, #0]
 8027226:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 802722a:	f43e affe 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802722e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027232:	4804      	ldr	r0, [pc, #16]	@ (8027244 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>)
 8027234:	bf18      	it	ne
 8027236:	2000      	movne	r0, #0
 8027238:	f7fe bff7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802723c:	03d09000 	.word	0x03d09000
 8027240:	44020c00 	.word	0x44020c00
 8027244:	00b71b00 	.word	0x00b71b00
 8027248:	00bb8000 	.word	0x00bb8000
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 802724c:	4aa1      	ldr	r2, [pc, #644]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 802724e:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 8027252:	f003 0338 	and.w	r3, r3, #56	@ 0x38
        switch (srcclk)
 8027256:	2b10      	cmp	r3, #16
 8027258:	f43f a981 	beq.w	802655e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 802725c:	f67f a96b 	bls.w	8026536 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 8027260:	2b18      	cmp	r3, #24
 8027262:	f000 81eb 	beq.w	802763c <HAL_RCCEx_GetPeriphCLKFreq+0x1474>
 8027266:	2b20      	cmp	r3, #32
 8027268:	f040 81eb 	bne.w	8027642 <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802726c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027270:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027272:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027276:	0789      	lsls	r1, r1, #30
 8027278:	d507      	bpl.n	802728a <HAL_RCCEx_GetPeriphCLKFreq+0x10c2>
 802727a:	b933      	cbnz	r3, 802728a <HAL_RCCEx_GetPeriphCLKFreq+0x10c2>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802727c:	6813      	ldr	r3, [r2, #0]
 802727e:	4896      	ldr	r0, [pc, #600]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 8027280:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027284:	40d8      	lsrs	r0, r3
 8027286:	f7fe bfd0 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802728a:	4a92      	ldr	r2, [pc, #584]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 802728c:	6811      	ldr	r1, [r2, #0]
 802728e:	0588      	lsls	r0, r1, #22
 8027290:	d503      	bpl.n	802729a <HAL_RCCEx_GetPeriphCLKFreq+0x10d2>
 8027292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8027296:	f000 81d7 	beq.w	8027648 <HAL_RCCEx_GetPeriphCLKFreq+0x1480>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802729a:	6810      	ldr	r0, [r2, #0]
 802729c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80272a0:	f43e afc3 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 80272a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80272a8:	488c      	ldr	r0, [pc, #560]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 80272aa:	bf18      	it	ne
 80272ac:	2000      	movne	r0, #0
 80272ae:	f7fe bfbc 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80272b2:	4a88      	ldr	r2, [pc, #544]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80272b4:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
 80272b8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
        switch (srcclk)
 80272bc:	2b80      	cmp	r3, #128	@ 0x80
 80272be:	f43f a94e 	beq.w	802655e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80272c2:	f67f a938 	bls.w	8026536 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
 80272c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80272c8:	f000 81c1 	beq.w	802764e <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
 80272cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80272d0:	f040 81c0 	bne.w	8027654 <HAL_RCCEx_GetPeriphCLKFreq+0x148c>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80272d4:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80272d8:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80272da:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80272de:	0789      	lsls	r1, r1, #30
 80272e0:	d507      	bpl.n	80272f2 <HAL_RCCEx_GetPeriphCLKFreq+0x112a>
 80272e2:	b933      	cbnz	r3, 80272f2 <HAL_RCCEx_GetPeriphCLKFreq+0x112a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80272e4:	6813      	ldr	r3, [r2, #0]
 80272e6:	487c      	ldr	r0, [pc, #496]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 80272e8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80272ec:	40d8      	lsrs	r0, r3
 80272ee:	f7fe bf9c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80272f2:	4a78      	ldr	r2, [pc, #480]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80272f4:	6811      	ldr	r1, [r2, #0]
 80272f6:	0588      	lsls	r0, r1, #22
 80272f8:	d503      	bpl.n	8027302 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 80272fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80272fe:	f000 81ac 	beq.w	802765a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8027302:	6810      	ldr	r0, [r2, #0]
 8027304:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027308:	f43e af8f 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802730c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8027310:	4872      	ldr	r0, [pc, #456]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 8027312:	bf18      	it	ne
 8027314:	2000      	movne	r0, #0
 8027316:	f7fe bf88 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 802731a:	4a6e      	ldr	r2, [pc, #440]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 802731c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8027320:	f413 6360 	ands.w	r3, r3, #3584	@ 0xe00
 8027324:	f43f a988 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8027328:	6811      	ldr	r1, [r2, #0]
 802732a:	0109      	lsls	r1, r1, #4
 802732c:	d503      	bpl.n	8027336 <HAL_RCCEx_GetPeriphCLKFreq+0x116e>
 802732e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8027332:	f43f a98b 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8027336:	6812      	ldr	r2, [r2, #0]
 8027338:	0090      	lsls	r0, r2, #2
 802733a:	d503      	bpl.n	8027344 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 802733c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8027340:	f43f a98e 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8027344:	4a63      	ldr	r2, [pc, #396]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 8027346:	6811      	ldr	r1, [r2, #0]
 8027348:	0789      	lsls	r1, r1, #30
 802734a:	d509      	bpl.n	8027360 <HAL_RCCEx_GetPeriphCLKFreq+0x1198>
 802734c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8027350:	d106      	bne.n	8027360 <HAL_RCCEx_GetPeriphCLKFreq+0x1198>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027352:	6813      	ldr	r3, [r2, #0]
 8027354:	4860      	ldr	r0, [pc, #384]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 8027356:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802735a:	40d8      	lsrs	r0, r3
 802735c:	f7fe bf65 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8027360:	6812      	ldr	r2, [r2, #0]
 8027362:	0590      	lsls	r0, r2, #22
 8027364:	d503      	bpl.n	802736e <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
 8027366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802736a:	f000 8179 	beq.w	8027660 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 802736e:	4a59      	ldr	r2, [pc, #356]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 8027370:	6810      	ldr	r0, [r2, #0]
 8027372:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027376:	f43e af58 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802737a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 802737e:	4857      	ldr	r0, [pc, #348]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 8027380:	bf18      	it	ne
 8027382:	2000      	movne	r0, #0
 8027384:	f7fe bf51 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8027388:	4a52      	ldr	r2, [pc, #328]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 802738a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 802738e:	f413 43e0 	ands.w	r3, r3, #28672	@ 0x7000
 8027392:	f43f abe0 	beq.w	8026b56 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8027396:	6811      	ldr	r1, [r2, #0]
 8027398:	0109      	lsls	r1, r1, #4
 802739a:	d503      	bpl.n	80273a4 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
 802739c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80273a0:	f43f a954 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 80273a4:	6812      	ldr	r2, [r2, #0]
 80273a6:	0090      	lsls	r0, r2, #2
 80273a8:	d503      	bpl.n	80273b2 <HAL_RCCEx_GetPeriphCLKFreq+0x11ea>
 80273aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80273ae:	f43f a957 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 80273b2:	4a48      	ldr	r2, [pc, #288]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80273b4:	6811      	ldr	r1, [r2, #0]
 80273b6:	0789      	lsls	r1, r1, #30
 80273b8:	d509      	bpl.n	80273ce <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
 80273ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80273be:	d106      	bne.n	80273ce <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80273c0:	6813      	ldr	r3, [r2, #0]
 80273c2:	4845      	ldr	r0, [pc, #276]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 80273c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80273c8:	40d8      	lsrs	r0, r3
 80273ca:	f7fe bf2e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 80273ce:	6812      	ldr	r2, [r2, #0]
 80273d0:	0590      	lsls	r0, r2, #22
 80273d2:	d503      	bpl.n	80273dc <HAL_RCCEx_GetPeriphCLKFreq+0x1214>
 80273d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80273d8:	f000 8145 	beq.w	8027666 <HAL_RCCEx_GetPeriphCLKFreq+0x149e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80273dc:	4a3d      	ldr	r2, [pc, #244]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80273de:	6810      	ldr	r0, [r2, #0]
 80273e0:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80273e4:	f43e af21 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 80273e8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80273ec:	483b      	ldr	r0, [pc, #236]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 80273ee:	bf18      	it	ne
 80273f0:	2000      	movne	r0, #0
 80273f2:	f7fe bf1a 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80273f6:	4a37      	ldr	r2, [pc, #220]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80273f8:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80273fc:	f413 3360 	ands.w	r3, r3, #229376	@ 0x38000
 8027400:	f43f a91a 	beq.w	8026638 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8027404:	6811      	ldr	r1, [r2, #0]
 8027406:	0109      	lsls	r1, r1, #4
 8027408:	d503      	bpl.n	8027412 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 802740a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802740e:	f43f a91d 	beq.w	802664c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8027412:	6812      	ldr	r2, [r2, #0]
 8027414:	0090      	lsls	r0, r2, #2
 8027416:	d503      	bpl.n	8027420 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8027418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802741c:	f43f a920 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8027420:	4a2c      	ldr	r2, [pc, #176]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 8027422:	6811      	ldr	r1, [r2, #0]
 8027424:	0789      	lsls	r1, r1, #30
 8027426:	d509      	bpl.n	802743c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>
 8027428:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 802742c:	d106      	bne.n	802743c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802742e:	6813      	ldr	r3, [r2, #0]
 8027430:	4829      	ldr	r0, [pc, #164]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 8027432:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8027436:	40d8      	lsrs	r0, r3
 8027438:	f7fe bef7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 802743c:	6812      	ldr	r2, [r2, #0]
 802743e:	0590      	lsls	r0, r2, #22
 8027440:	d503      	bpl.n	802744a <HAL_RCCEx_GetPeriphCLKFreq+0x1282>
 8027442:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8027446:	f000 8111 	beq.w	802766c <HAL_RCCEx_GetPeriphCLKFreq+0x14a4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 802744a:	4a22      	ldr	r2, [pc, #136]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 802744c:	6810      	ldr	r0, [r2, #0]
 802744e:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8027452:	f43e aeea 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027456:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 802745a:	4820      	ldr	r0, [pc, #128]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 802745c:	bf18      	it	ne
 802745e:	2000      	movne	r0, #0
 8027460:	f7fe bee3 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8027464:	4a1b      	ldr	r2, [pc, #108]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 8027466:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 802746a:	f003 0303 	and.w	r3, r3, #3
        switch (srcclk)
 802746e:	2b02      	cmp	r3, #2
 8027470:	d006      	beq.n	8027480 <HAL_RCCEx_GetPeriphCLKFreq+0x12b8>
 8027472:	2b03      	cmp	r3, #3
 8027474:	d00a      	beq.n	802748c <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
 8027476:	2b01      	cmp	r3, #1
 8027478:	f43f a85e 	beq.w	8026538 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 802747c:	f7ff bba0 	b.w	8026bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8027480:	a801      	add	r0, sp, #4
 8027482:	f7fe fd65 	bl	8025f50 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8027486:	9803      	ldr	r0, [sp, #12]
            break;
 8027488:	f7fe becf 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802748c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027490:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8027492:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8027496:	0789      	lsls	r1, r1, #30
 8027498:	d507      	bpl.n	80274aa <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 802749a:	b933      	cbnz	r3, 80274aa <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802749c:	6813      	ldr	r3, [r2, #0]
 802749e:	480e      	ldr	r0, [pc, #56]	@ (80274d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>)
 80274a0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80274a4:	40d8      	lsrs	r0, r3
 80274a6:	f7fe bec0 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80274aa:	4a0a      	ldr	r2, [pc, #40]	@ (80274d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>)
 80274ac:	6811      	ldr	r1, [r2, #0]
 80274ae:	0588      	lsls	r0, r1, #22
 80274b0:	d503      	bpl.n	80274ba <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 80274b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80274b6:	f000 80dc 	beq.w	8027672 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80274ba:	6810      	ldr	r0, [r2, #0]
 80274bc:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80274c0:	f43e aeb3 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 80274c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80274c8:	4804      	ldr	r0, [pc, #16]	@ (80274dc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>)
 80274ca:	bf18      	it	ne
 80274cc:	2000      	movne	r0, #0
 80274ce:	f7fe beac 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80274d2:	bf00      	nop
 80274d4:	44020c00 	.word	0x44020c00
 80274d8:	03d09000 	.word	0x03d09000
 80274dc:	00b71b00 	.word	0x00b71b00
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80274e0:	4a6d      	ldr	r2, [pc, #436]	@ (8027698 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>)
 80274e2:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80274e6:	6811      	ldr	r1, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80274e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80274ec:	0489      	lsls	r1, r1, #18
 80274ee:	d502      	bpl.n	80274f6 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 80274f0:	2b00      	cmp	r3, #0
 80274f2:	f000 80c9 	beq.w	8027688 <HAL_RCCEx_GetPeriphCLKFreq+0x14c0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80274f6:	6812      	ldr	r2, [r2, #0]
 80274f8:	0192      	lsls	r2, r2, #6
 80274fa:	d502      	bpl.n	8027502 <HAL_RCCEx_GetPeriphCLKFreq+0x133a>
 80274fc:	2b10      	cmp	r3, #16
 80274fe:	f43f a88b 	beq.w	8026618 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8027502:	4a65      	ldr	r2, [pc, #404]	@ (8027698 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>)
 8027504:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8027508:	0788      	lsls	r0, r1, #30
 802750a:	d502      	bpl.n	8027512 <HAL_RCCEx_GetPeriphCLKFreq+0x134a>
 802750c:	2b20      	cmp	r3, #32
 802750e:	f000 80be 	beq.w	802768e <HAL_RCCEx_GetPeriphCLKFreq+0x14c6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8027512:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8027516:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 802751a:	f43e ae86 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802751e:	2b30      	cmp	r3, #48	@ 0x30
 8027520:	bf0c      	ite	eq
 8027522:	f44f 40fa 	moveq.w	r0, #32000	@ 0x7d00
 8027526:	2000      	movne	r0, #0
 8027528:	f7fe be7f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 802752c:	4a5a      	ldr	r2, [pc, #360]	@ (8027698 <HAL_RCCEx_GetPeriphCLKFreq+0x14d0>)
 802752e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8027532:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8027536:	2b10      	cmp	r3, #16
 8027538:	f43f a86e 	beq.w	8026618 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 802753c:	6811      	ldr	r1, [r2, #0]
 802753e:	0089      	lsls	r1, r1, #2
 8027540:	d502      	bpl.n	8027548 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 8027542:	2b20      	cmp	r3, #32
 8027544:	f43f a88c 	beq.w	8026660 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8027548:	6810      	ldr	r0, [r2, #0]
 802754a:	f410 5000 	ands.w	r0, r0, #8192	@ 0x2000
 802754e:	f43e ae6c 	beq.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027552:	2b30      	cmp	r3, #48	@ 0x30
 8027554:	4851      	ldr	r0, [pc, #324]	@ (802769c <HAL_RCCEx_GetPeriphCLKFreq+0x14d4>)
 8027556:	bf18      	it	ne
 8027558:	2000      	movne	r0, #0
 802755a:	f7fe be66 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 802755e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8027562:	f7fe be62 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 8027566:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 802756a:	f7fe be5e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 802756e:	2000      	movs	r0, #0
 8027570:	f7fe be5b 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027574:	2000      	movs	r0, #0
 8027576:	f7fe be58 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802757a:	2000      	movs	r0, #0
 802757c:	f7fe be55 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027580:	2000      	movs	r0, #0
 8027582:	f7fe be52 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 8027586:	4846      	ldr	r0, [pc, #280]	@ (80276a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14d8>)
 8027588:	f7fe be4f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 802758c:	4845      	ldr	r0, [pc, #276]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802758e:	f7fe be4c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 8027592:	4843      	ldr	r0, [pc, #268]	@ (80276a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14d8>)
 8027594:	f7fe be49 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027598:	2000      	movs	r0, #0
 802759a:	f7fe be46 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 802759e:	4841      	ldr	r0, [pc, #260]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275a0:	f7fe be43 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275a4:	483f      	ldr	r0, [pc, #252]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275a6:	f7fe be40 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275aa:	483e      	ldr	r0, [pc, #248]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275ac:	f7fe be3d 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275b0:	483c      	ldr	r0, [pc, #240]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275b2:	f7fe be3a 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275b6:	483b      	ldr	r0, [pc, #236]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275b8:	f7fe be37 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275bc:	4839      	ldr	r0, [pc, #228]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275be:	f7fe be34 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275c2:	4838      	ldr	r0, [pc, #224]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275c4:	f7fe be31 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275c8:	4836      	ldr	r0, [pc, #216]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275ca:	f7fe be2e 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275ce:	4835      	ldr	r0, [pc, #212]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275d0:	f7fe be2b 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275d4:	4833      	ldr	r0, [pc, #204]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275d6:	f7fe be28 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275da:	4832      	ldr	r0, [pc, #200]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275dc:	f7fe be25 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275e0:	4830      	ldr	r0, [pc, #192]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275e2:	f7fe be22 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275e6:	482f      	ldr	r0, [pc, #188]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275e8:	f7fe be1f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80275ec:	482d      	ldr	r0, [pc, #180]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 80275ee:	f7fe be1c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 80275f2:	482d      	ldr	r0, [pc, #180]	@ (80276a8 <HAL_RCCEx_GetPeriphCLKFreq+0x14e0>)
 80275f4:	f7fe be19 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 80275f8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80275fc:	f7fe be15 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027600:	2000      	movs	r0, #0
 8027602:	f7fe be12 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8027606:	4827      	ldr	r0, [pc, #156]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027608:	f7fe be0f 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802760c:	4825      	ldr	r0, [pc, #148]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802760e:	f7fe be0c 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027612:	4824      	ldr	r0, [pc, #144]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027614:	f7fe be09 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027618:	4822      	ldr	r0, [pc, #136]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802761a:	f7fe be06 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802761e:	4821      	ldr	r0, [pc, #132]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027620:	f7fe be03 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027624:	481f      	ldr	r0, [pc, #124]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027626:	f7fe be00 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = HSE_VALUE;
 802762a:	481f      	ldr	r0, [pc, #124]	@ (80276a8 <HAL_RCCEx_GetPeriphCLKFreq+0x14e0>)
 802762c:	f7fe bdfd 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027630:	2000      	movs	r0, #0
 8027632:	f7fe bdfa 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8027636:	481b      	ldr	r0, [pc, #108]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027638:	f7fe bdf7 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 802763c:	4818      	ldr	r0, [pc, #96]	@ (80276a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14d8>)
 802763e:	f7fe bdf4 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027642:	2000      	movs	r0, #0
 8027644:	f7fe bdf1 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 8027648:	4816      	ldr	r0, [pc, #88]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802764a:	f7fe bdee 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
            frequency = EXTERNAL_CLOCK_VALUE;
 802764e:	4814      	ldr	r0, [pc, #80]	@ (80276a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14d8>)
 8027650:	f7fe bdeb 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = 0U;
 8027654:	2000      	movs	r0, #0
 8027656:	f7fe bde8 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
              frequency = CSI_VALUE;
 802765a:	4812      	ldr	r0, [pc, #72]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802765c:	f7fe bde5 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027660:	4810      	ldr	r0, [pc, #64]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027662:	f7fe bde2 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027666:	480f      	ldr	r0, [pc, #60]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027668:	f7fe bddf 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 802766c:	480d      	ldr	r0, [pc, #52]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 802766e:	f7fe bddc 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027672:	480c      	ldr	r0, [pc, #48]	@ (80276a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14dc>)
 8027674:	f7fe bdd9 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 8027678:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 802767c:	f7fe bdd5 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSI_VALUE;
 8027680:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 8027684:	f7fe bdd1 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
          frequency = HSI48_VALUE;
 8027688:	4804      	ldr	r0, [pc, #16]	@ (802769c <HAL_RCCEx_GetPeriphCLKFreq+0x14d4>)
 802768a:	f7fe bdce 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
      frequency = LSE_VALUE;
 802768e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8027692:	f7fe bdca 	b.w	802622a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8027696:	bf00      	nop
 8027698:	44020c00 	.word	0x44020c00
 802769c:	02dc6c00 	.word	0x02dc6c00
 80276a0:	00bb8000 	.word	0x00bb8000
 80276a4:	003d0900 	.word	0x003d0900
 80276a8:	00b71b00 	.word	0x00b71b00

080276ac <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80276ac:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80276ae:	6a02      	ldr	r2, [r0, #32]
{
 80276b0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80276b2:	f022 0201 	bic.w	r2, r2, #1
 80276b6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80276b8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80276ba:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80276bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80276be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80276c2:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80276c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80276c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80276ca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80276ce:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80276d0:	4d1a      	ldr	r5, [pc, #104]	@ (802773c <TIM_OC1_SetConfig+0x90>)
 80276d2:	42a8      	cmp	r0, r5
 80276d4:	d01f      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276d6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276da:	42a8      	cmp	r0, r5
 80276dc:	d01b      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276de:	4d18      	ldr	r5, [pc, #96]	@ (8027740 <TIM_OC1_SetConfig+0x94>)
 80276e0:	42a8      	cmp	r0, r5
 80276e2:	d018      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276e4:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276e8:	42a8      	cmp	r0, r5
 80276ea:	d014      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276ec:	4d15      	ldr	r5, [pc, #84]	@ (8027744 <TIM_OC1_SetConfig+0x98>)
 80276ee:	42a8      	cmp	r0, r5
 80276f0:	d011      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276f2:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80276f6:	42a8      	cmp	r0, r5
 80276f8:	d00d      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 80276fa:	4d13      	ldr	r5, [pc, #76]	@ (8027748 <TIM_OC1_SetConfig+0x9c>)
 80276fc:	42a8      	cmp	r0, r5
 80276fe:	d00a      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 8027700:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027704:	42a8      	cmp	r0, r5
 8027706:	d006      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 8027708:	4d10      	ldr	r5, [pc, #64]	@ (802774c <TIM_OC1_SetConfig+0xa0>)
 802770a:	42a8      	cmp	r0, r5
 802770c:	d003      	beq.n	8027716 <TIM_OC1_SetConfig+0x6a>
 802770e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027712:	42a8      	cmp	r0, r5
 8027714:	d10b      	bne.n	802772e <TIM_OC1_SetConfig+0x82>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8027716:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8027718:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 802771c:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 802771e:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8027722:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027726:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8027728:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 802772c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802772e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8027730:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8027732:	684a      	ldr	r2, [r1, #4]
 8027734:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8027736:	6203      	str	r3, [r0, #32]
}
 8027738:	bd70      	pop	{r4, r5, r6, pc}
 802773a:	bf00      	nop
 802773c:	40012c00 	.word	0x40012c00
 8027740:	40013400 	.word	0x40013400
 8027744:	40014000 	.word	0x40014000
 8027748:	40014400 	.word	0x40014400
 802774c:	40014800 	.word	0x40014800

08027750 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8027750:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8027752:	6a02      	ldr	r2, [r0, #32]
{
 8027754:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8027756:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 802775a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802775c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802775e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8027760:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8027762:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8027766:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 802776a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802776c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 802776e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8027772:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8027776:	4d1c      	ldr	r5, [pc, #112]	@ (80277e8 <TIM_OC3_SetConfig+0x98>)
 8027778:	42a8      	cmp	r0, r5
 802777a:	d00a      	beq.n	8027792 <TIM_OC3_SetConfig+0x42>
 802777c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027780:	42a8      	cmp	r0, r5
 8027782:	d006      	beq.n	8027792 <TIM_OC3_SetConfig+0x42>
 8027784:	4d19      	ldr	r5, [pc, #100]	@ (80277ec <TIM_OC3_SetConfig+0x9c>)
 8027786:	42a8      	cmp	r0, r5
 8027788:	d003      	beq.n	8027792 <TIM_OC3_SetConfig+0x42>
 802778a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802778e:	42a8      	cmp	r0, r5
 8027790:	d10e      	bne.n	80277b0 <TIM_OC3_SetConfig+0x60>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8027792:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8027794:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8027798:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 802779c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80277a0:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80277a4:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 80277a8:	4334      	orrs	r4, r6
 80277aa:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
 80277ae:	e014      	b.n	80277da <TIM_OC3_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80277b0:	4d0f      	ldr	r5, [pc, #60]	@ (80277f0 <TIM_OC3_SetConfig+0xa0>)
 80277b2:	42a8      	cmp	r0, r5
 80277b4:	d0f4      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
 80277b6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277ba:	42a8      	cmp	r0, r5
 80277bc:	d0f0      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
 80277be:	4d0d      	ldr	r5, [pc, #52]	@ (80277f4 <TIM_OC3_SetConfig+0xa4>)
 80277c0:	42a8      	cmp	r0, r5
 80277c2:	d0ed      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
 80277c4:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277c8:	42a8      	cmp	r0, r5
 80277ca:	d0e9      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
 80277cc:	4d0a      	ldr	r5, [pc, #40]	@ (80277f8 <TIM_OC3_SetConfig+0xa8>)
 80277ce:	42a8      	cmp	r0, r5
 80277d0:	d0e6      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
 80277d2:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80277d6:	42a8      	cmp	r0, r5
 80277d8:	d0e2      	beq.n	80277a0 <TIM_OC3_SetConfig+0x50>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80277da:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80277dc:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80277de:	684a      	ldr	r2, [r1, #4]
 80277e0:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80277e2:	6203      	str	r3, [r0, #32]
}
 80277e4:	bd70      	pop	{r4, r5, r6, pc}
 80277e6:	bf00      	nop
 80277e8:	40012c00 	.word	0x40012c00
 80277ec:	40013400 	.word	0x40013400
 80277f0:	40014000 	.word	0x40014000
 80277f4:	40014400 	.word	0x40014400
 80277f8:	40014800 	.word	0x40014800

080277fc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80277fc:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80277fe:	6a02      	ldr	r2, [r0, #32]
{
 8027800:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8027802:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8027806:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8027808:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802780a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802780c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 802780e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027812:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027816:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802781a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 802781c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8027820:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8027824:	4d1b      	ldr	r5, [pc, #108]	@ (8027894 <TIM_OC4_SetConfig+0x98>)
 8027826:	42a8      	cmp	r0, r5
 8027828:	d00a      	beq.n	8027840 <TIM_OC4_SetConfig+0x44>
 802782a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802782e:	42a8      	cmp	r0, r5
 8027830:	d006      	beq.n	8027840 <TIM_OC4_SetConfig+0x44>
 8027832:	4d19      	ldr	r5, [pc, #100]	@ (8027898 <TIM_OC4_SetConfig+0x9c>)
 8027834:	42a8      	cmp	r0, r5
 8027836:	d003      	beq.n	8027840 <TIM_OC4_SetConfig+0x44>
 8027838:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802783c:	42a8      	cmp	r0, r5
 802783e:	d10e      	bne.n	802785e <TIM_OC4_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8027840:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8027842:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8027846:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 802784a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 802784e:	f424 4540 	bic.w	r5, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8027852:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027856:	4334      	orrs	r4, r6
 8027858:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
 802785c:	e014      	b.n	8027888 <TIM_OC4_SetConfig+0x8c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802785e:	4d0f      	ldr	r5, [pc, #60]	@ (802789c <TIM_OC4_SetConfig+0xa0>)
 8027860:	42a8      	cmp	r0, r5
 8027862:	d0f4      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
 8027864:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027868:	42a8      	cmp	r0, r5
 802786a:	d0f0      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
 802786c:	4d0c      	ldr	r5, [pc, #48]	@ (80278a0 <TIM_OC4_SetConfig+0xa4>)
 802786e:	42a8      	cmp	r0, r5
 8027870:	d0ed      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
 8027872:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027876:	42a8      	cmp	r0, r5
 8027878:	d0e9      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
 802787a:	4d0a      	ldr	r5, [pc, #40]	@ (80278a4 <TIM_OC4_SetConfig+0xa8>)
 802787c:	42a8      	cmp	r0, r5
 802787e:	d0e6      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
 8027880:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027884:	42a8      	cmp	r0, r5
 8027886:	d0e2      	beq.n	802784e <TIM_OC4_SetConfig+0x52>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8027888:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802788a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 802788c:	684a      	ldr	r2, [r1, #4]
 802788e:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8027890:	6203      	str	r3, [r0, #32]
}
 8027892:	bd70      	pop	{r4, r5, r6, pc}
 8027894:	40012c00 	.word	0x40012c00
 8027898:	40013400 	.word	0x40013400
 802789c:	40014000 	.word	0x40014000
 80278a0:	40014400 	.word	0x40014400
 80278a4:	40014800 	.word	0x40014800

080278a8 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80278a8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80278aa:	6a02      	ldr	r2, [r0, #32]
{
 80278ac:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80278ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80278b2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80278b4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80278b6:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80278b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80278ba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80278be:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 80278c2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80278c4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80278c6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80278ca:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80278ce:	4d17      	ldr	r5, [pc, #92]	@ (802792c <TIM_OC5_SetConfig+0x84>)
 80278d0:	42a8      	cmp	r0, r5
 80278d2:	d01f      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278d4:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80278d8:	42a8      	cmp	r0, r5
 80278da:	d01b      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278dc:	4d14      	ldr	r5, [pc, #80]	@ (8027930 <TIM_OC5_SetConfig+0x88>)
 80278de:	42a8      	cmp	r0, r5
 80278e0:	d018      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278e2:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80278e6:	42a8      	cmp	r0, r5
 80278e8:	d014      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278ea:	4d12      	ldr	r5, [pc, #72]	@ (8027934 <TIM_OC5_SetConfig+0x8c>)
 80278ec:	42a8      	cmp	r0, r5
 80278ee:	d011      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278f0:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80278f4:	42a8      	cmp	r0, r5
 80278f6:	d00d      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278f8:	4d0f      	ldr	r5, [pc, #60]	@ (8027938 <TIM_OC5_SetConfig+0x90>)
 80278fa:	42a8      	cmp	r0, r5
 80278fc:	d00a      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 80278fe:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027902:	42a8      	cmp	r0, r5
 8027904:	d006      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 8027906:	4d0d      	ldr	r5, [pc, #52]	@ (802793c <TIM_OC5_SetConfig+0x94>)
 8027908:	42a8      	cmp	r0, r5
 802790a:	d003      	beq.n	8027914 <TIM_OC5_SetConfig+0x6c>
 802790c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027910:	42a8      	cmp	r0, r5
 8027912:	d104      	bne.n	802791e <TIM_OC5_SetConfig+0x76>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8027914:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8027916:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 802791a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802791e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8027920:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8027922:	684a      	ldr	r2, [r1, #4]
 8027924:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8027926:	6203      	str	r3, [r0, #32]
}
 8027928:	bd30      	pop	{r4, r5, pc}
 802792a:	bf00      	nop
 802792c:	40012c00 	.word	0x40012c00
 8027930:	40013400 	.word	0x40013400
 8027934:	40014000 	.word	0x40014000
 8027938:	40014400 	.word	0x40014400
 802793c:	40014800 	.word	0x40014800

08027940 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8027940:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8027942:	6a02      	ldr	r2, [r0, #32]
{
 8027944:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8027946:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 802794a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802794c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 802794e:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027950:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8027952:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027956:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802795a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 802795e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8027960:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8027964:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027968:	4d16      	ldr	r5, [pc, #88]	@ (80279c4 <TIM_OC6_SetConfig+0x84>)
 802796a:	42a8      	cmp	r0, r5
 802796c:	d01f      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 802796e:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027972:	42a8      	cmp	r0, r5
 8027974:	d01b      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 8027976:	4d14      	ldr	r5, [pc, #80]	@ (80279c8 <TIM_OC6_SetConfig+0x88>)
 8027978:	42a8      	cmp	r0, r5
 802797a:	d018      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 802797c:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027980:	42a8      	cmp	r0, r5
 8027982:	d014      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 8027984:	4d11      	ldr	r5, [pc, #68]	@ (80279cc <TIM_OC6_SetConfig+0x8c>)
 8027986:	42a8      	cmp	r0, r5
 8027988:	d011      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 802798a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802798e:	42a8      	cmp	r0, r5
 8027990:	d00d      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 8027992:	4d0f      	ldr	r5, [pc, #60]	@ (80279d0 <TIM_OC6_SetConfig+0x90>)
 8027994:	42a8      	cmp	r0, r5
 8027996:	d00a      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 8027998:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802799c:	42a8      	cmp	r0, r5
 802799e:	d006      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 80279a0:	4d0c      	ldr	r5, [pc, #48]	@ (80279d4 <TIM_OC6_SetConfig+0x94>)
 80279a2:	42a8      	cmp	r0, r5
 80279a4:	d003      	beq.n	80279ae <TIM_OC6_SetConfig+0x6e>
 80279a6:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 80279aa:	42a8      	cmp	r0, r5
 80279ac:	d104      	bne.n	80279b8 <TIM_OC6_SetConfig+0x78>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80279ae:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80279b0:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80279b4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80279b8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80279ba:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80279bc:	684a      	ldr	r2, [r1, #4]
 80279be:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80279c0:	6203      	str	r3, [r0, #32]
}
 80279c2:	bd30      	pop	{r4, r5, pc}
 80279c4:	40012c00 	.word	0x40012c00
 80279c8:	40013400 	.word	0x40013400
 80279cc:	40014000 	.word	0x40014000
 80279d0:	40014400 	.word	0x40014400
 80279d4:	40014800 	.word	0x40014800

080279d8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80279d8:	4770      	bx	lr

080279da <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80279da:	4770      	bx	lr

080279dc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279dc:	4770      	bx	lr

080279de <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80279de:	4770      	bx	lr

080279e0 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80279e0:	4770      	bx	lr

080279e2 <HAL_TIM_IC_CaptureHalfCpltCallback>:
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279e2:	4770      	bx	lr

080279e4 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80279e4:	4770      	bx	lr

080279e6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279e6:	4770      	bx	lr

080279e8 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80279e8:	4770      	bx	lr

080279ea <HAL_TIM_TriggerHalfCpltCallback>:
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
 80279ea:	4770      	bx	lr

080279ec <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 80279ec:	4770      	bx	lr
	...

080279f0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80279f0:	4a4a      	ldr	r2, [pc, #296]	@ (8027b1c <TIM_Base_SetConfig+0x12c>)
  tmpcr1 = TIMx->CR1;
 80279f2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80279f4:	4290      	cmp	r0, r2
 80279f6:	d025      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 80279f8:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 80279fc:	4290      	cmp	r0, r2
 80279fe:	d021      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a00:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8027a04:	d01e      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a06:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8027a0a:	d01b      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a0c:	4a44      	ldr	r2, [pc, #272]	@ (8027b20 <TIM_Base_SetConfig+0x130>)
 8027a0e:	4290      	cmp	r0, r2
 8027a10:	d018      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a12:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a16:	4290      	cmp	r0, r2
 8027a18:	d014      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a1a:	4a42      	ldr	r2, [pc, #264]	@ (8027b24 <TIM_Base_SetConfig+0x134>)
 8027a1c:	4290      	cmp	r0, r2
 8027a1e:	d011      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a20:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a24:	4290      	cmp	r0, r2
 8027a26:	d00d      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a28:	4a3f      	ldr	r2, [pc, #252]	@ (8027b28 <TIM_Base_SetConfig+0x138>)
 8027a2a:	4290      	cmp	r0, r2
 8027a2c:	d00a      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a2e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a32:	4290      	cmp	r0, r2
 8027a34:	d006      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a36:	4a3d      	ldr	r2, [pc, #244]	@ (8027b2c <TIM_Base_SetConfig+0x13c>)
 8027a38:	4290      	cmp	r0, r2
 8027a3a:	d003      	beq.n	8027a44 <TIM_Base_SetConfig+0x54>
 8027a3c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a40:	4290      	cmp	r0, r2
 8027a42:	d108      	bne.n	8027a56 <TIM_Base_SetConfig+0x66>
    tmpcr1 |= Structure->CounterMode;
 8027a44:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8027a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8027a4a:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8027a4c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8027a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8027a52:	4313      	orrs	r3, r2
 8027a54:	e029      	b.n	8027aaa <TIM_Base_SetConfig+0xba>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8027a56:	4a36      	ldr	r2, [pc, #216]	@ (8027b30 <TIM_Base_SetConfig+0x140>)
 8027a58:	4290      	cmp	r0, r2
 8027a5a:	d0f7      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a5c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a60:	4290      	cmp	r0, r2
 8027a62:	d0f3      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a64:	4a33      	ldr	r2, [pc, #204]	@ (8027b34 <TIM_Base_SetConfig+0x144>)
 8027a66:	4290      	cmp	r0, r2
 8027a68:	d0f0      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a6a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a6e:	4290      	cmp	r0, r2
 8027a70:	d0ec      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a72:	4a31      	ldr	r2, [pc, #196]	@ (8027b38 <TIM_Base_SetConfig+0x148>)
 8027a74:	4290      	cmp	r0, r2
 8027a76:	d0e9      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a78:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a7c:	4290      	cmp	r0, r2
 8027a7e:	d0e5      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a80:	4a2e      	ldr	r2, [pc, #184]	@ (8027b3c <TIM_Base_SetConfig+0x14c>)
 8027a82:	4290      	cmp	r0, r2
 8027a84:	d0e2      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a86:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a8a:	4290      	cmp	r0, r2
 8027a8c:	d0de      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8027b40 <TIM_Base_SetConfig+0x150>)
 8027a90:	4290      	cmp	r0, r2
 8027a92:	d0db      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a94:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027a98:	4290      	cmp	r0, r2
 8027a9a:	d0d7      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027a9c:	4a29      	ldr	r2, [pc, #164]	@ (8027b44 <TIM_Base_SetConfig+0x154>)
 8027a9e:	4290      	cmp	r0, r2
 8027aa0:	d0d4      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
 8027aa2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8027aa6:	4290      	cmp	r0, r2
 8027aa8:	d0d0      	beq.n	8027a4c <TIM_Base_SetConfig+0x5c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8027aaa:	694a      	ldr	r2, [r1, #20]
 8027aac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8027ab0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8027ab2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8027ab4:	688b      	ldr	r3, [r1, #8]
 8027ab6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8027ab8:	680b      	ldr	r3, [r1, #0]
 8027aba:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8027abc:	4b17      	ldr	r3, [pc, #92]	@ (8027b1c <TIM_Base_SetConfig+0x12c>)
 8027abe:	4298      	cmp	r0, r3
 8027ac0:	d01f      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027ac2:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027ac6:	4298      	cmp	r0, r3
 8027ac8:	d01b      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027aca:	4b18      	ldr	r3, [pc, #96]	@ (8027b2c <TIM_Base_SetConfig+0x13c>)
 8027acc:	4298      	cmp	r0, r3
 8027ace:	d018      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027ad0:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027ad4:	4298      	cmp	r0, r3
 8027ad6:	d014      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027ad8:	4b18      	ldr	r3, [pc, #96]	@ (8027b3c <TIM_Base_SetConfig+0x14c>)
 8027ada:	4298      	cmp	r0, r3
 8027adc:	d011      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027ade:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027ae2:	4298      	cmp	r0, r3
 8027ae4:	d00d      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027ae6:	4b16      	ldr	r3, [pc, #88]	@ (8027b40 <TIM_Base_SetConfig+0x150>)
 8027ae8:	4298      	cmp	r0, r3
 8027aea:	d00a      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027aec:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027af0:	4298      	cmp	r0, r3
 8027af2:	d006      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027af4:	4b13      	ldr	r3, [pc, #76]	@ (8027b44 <TIM_Base_SetConfig+0x154>)
 8027af6:	4298      	cmp	r0, r3
 8027af8:	d003      	beq.n	8027b02 <TIM_Base_SetConfig+0x112>
 8027afa:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027afe:	4298      	cmp	r0, r3
 8027b00:	d101      	bne.n	8027b06 <TIM_Base_SetConfig+0x116>
    TIMx->RCR = Structure->RepetitionCounter;
 8027b02:	690b      	ldr	r3, [r1, #16]
 8027b04:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8027b06:	2301      	movs	r3, #1
 8027b08:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8027b0a:	6903      	ldr	r3, [r0, #16]
 8027b0c:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8027b0e:	bf42      	ittt	mi
 8027b10:	6903      	ldrmi	r3, [r0, #16]
 8027b12:	f023 0301 	bicmi.w	r3, r3, #1
 8027b16:	6103      	strmi	r3, [r0, #16]
}
 8027b18:	4770      	bx	lr
 8027b1a:	bf00      	nop
 8027b1c:	40012c00 	.word	0x40012c00
 8027b20:	40000400 	.word	0x40000400
 8027b24:	40000800 	.word	0x40000800
 8027b28:	40000c00 	.word	0x40000c00
 8027b2c:	40013400 	.word	0x40013400
 8027b30:	40001800 	.word	0x40001800
 8027b34:	40001c00 	.word	0x40001c00
 8027b38:	40002000 	.word	0x40002000
 8027b3c:	40014000 	.word	0x40014000
 8027b40:	40014400 	.word	0x40014400
 8027b44:	40014800 	.word	0x40014800

08027b48 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8027b48:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027b4a:	6a02      	ldr	r2, [r0, #32]
{
 8027b4c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027b4e:	f022 0210 	bic.w	r2, r2, #16
 8027b52:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8027b54:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8027b56:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027b58:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8027b5a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8027b5e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8027b62:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8027b66:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8027b68:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8027b6c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8027b70:	4d1b      	ldr	r5, [pc, #108]	@ (8027be0 <TIM_OC2_SetConfig+0x98>)
 8027b72:	42a8      	cmp	r0, r5
 8027b74:	d00a      	beq.n	8027b8c <TIM_OC2_SetConfig+0x44>
 8027b76:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027b7a:	42a8      	cmp	r0, r5
 8027b7c:	d006      	beq.n	8027b8c <TIM_OC2_SetConfig+0x44>
 8027b7e:	4d19      	ldr	r5, [pc, #100]	@ (8027be4 <TIM_OC2_SetConfig+0x9c>)
 8027b80:	42a8      	cmp	r0, r5
 8027b82:	d003      	beq.n	8027b8c <TIM_OC2_SetConfig+0x44>
 8027b84:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027b88:	42a8      	cmp	r0, r5
 8027b8a:	d10e      	bne.n	8027baa <TIM_OC2_SetConfig+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8027b8c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8027b8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8027b92:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8027b96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8027b9a:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8027b9e:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8027ba2:	4334      	orrs	r4, r6
 8027ba4:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
 8027ba8:	e014      	b.n	8027bd4 <TIM_OC2_SetConfig+0x8c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8027baa:	4d0f      	ldr	r5, [pc, #60]	@ (8027be8 <TIM_OC2_SetConfig+0xa0>)
 8027bac:	42a8      	cmp	r0, r5
 8027bae:	d0f4      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
 8027bb0:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027bb4:	42a8      	cmp	r0, r5
 8027bb6:	d0f0      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
 8027bb8:	4d0c      	ldr	r5, [pc, #48]	@ (8027bec <TIM_OC2_SetConfig+0xa4>)
 8027bba:	42a8      	cmp	r0, r5
 8027bbc:	d0ed      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
 8027bbe:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027bc2:	42a8      	cmp	r0, r5
 8027bc4:	d0e9      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
 8027bc6:	4d0a      	ldr	r5, [pc, #40]	@ (8027bf0 <TIM_OC2_SetConfig+0xa8>)
 8027bc8:	42a8      	cmp	r0, r5
 8027bca:	d0e6      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
 8027bcc:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 8027bd0:	42a8      	cmp	r0, r5
 8027bd2:	d0e2      	beq.n	8027b9a <TIM_OC2_SetConfig+0x52>
  TIMx->CR2 = tmpcr2;
 8027bd4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8027bd6:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8027bd8:	684a      	ldr	r2, [r1, #4]
 8027bda:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8027bdc:	6203      	str	r3, [r0, #32]
}
 8027bde:	bd70      	pop	{r4, r5, r6, pc}
 8027be0:	40012c00 	.word	0x40012c00
 8027be4:	40013400 	.word	0x40013400
 8027be8:	40014000 	.word	0x40014000
 8027bec:	40014400 	.word	0x40014400
 8027bf0:	40014800 	.word	0x40014800

08027bf4 <HAL_TIM_PWM_ConfigChannel>:
{
 8027bf4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8027bf6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8027bfa:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8027bfc:	2b01      	cmp	r3, #1
 8027bfe:	d073      	beq.n	8027ce8 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8027c00:	2001      	movs	r0, #1
  switch (Channel)
 8027c02:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8027c04:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8027c08:	d04e      	beq.n	8027ca8 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8027c0a:	d808      	bhi.n	8027c1e <HAL_TIM_PWM_ConfigChannel+0x2a>
 8027c0c:	2a04      	cmp	r2, #4
 8027c0e:	d02b      	beq.n	8027c68 <HAL_TIM_PWM_ConfigChannel+0x74>
 8027c10:	2a08      	cmp	r2, #8
 8027c12:	d039      	beq.n	8027c88 <HAL_TIM_PWM_ConfigChannel+0x94>
 8027c14:	b1ba      	cbz	r2, 8027c46 <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 8027c16:	2300      	movs	r3, #0
 8027c18:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8027c1c:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8027c1e:	2a10      	cmp	r2, #16
 8027c20:	d052      	beq.n	8027cc8 <HAL_TIM_PWM_ConfigChannel+0xd4>
 8027c22:	2a14      	cmp	r2, #20
 8027c24:	d1f7      	bne.n	8027c16 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8027c26:	6820      	ldr	r0, [r4, #0]
 8027c28:	f7ff fe8a 	bl	8027940 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8027c2c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027c2e:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8027c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027c34:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8027c36:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027c38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027c3c:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027c3e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027c40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027c44:	e04e      	b.n	8027ce4 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8027c46:	6820      	ldr	r0, [r4, #0]
 8027c48:	f7ff fd30 	bl	80276ac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8027c4c:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8027c4e:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8027c50:	f043 0308 	orr.w	r3, r3, #8
 8027c54:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8027c56:	6983      	ldr	r3, [r0, #24]
 8027c58:	f023 0304 	bic.w	r3, r3, #4
 8027c5c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8027c5e:	6983      	ldr	r3, [r0, #24]
 8027c60:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027c62:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8027c64:	2000      	movs	r0, #0
 8027c66:	e7d6      	b.n	8027c16 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8027c68:	6820      	ldr	r0, [r4, #0]
 8027c6a:	f7ff ff6d 	bl	8027b48 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8027c6e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027c70:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8027c72:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027c76:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8027c78:	6983      	ldr	r3, [r0, #24]
 8027c7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027c7e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8027c80:	6983      	ldr	r3, [r0, #24]
 8027c82:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027c86:	e7ec      	b.n	8027c62 <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8027c88:	6820      	ldr	r0, [r4, #0]
 8027c8a:	f7ff fd61 	bl	8027750 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8027c8e:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8027c90:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8027c92:	f043 0308 	orr.w	r3, r3, #8
 8027c96:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8027c98:	69c3      	ldr	r3, [r0, #28]
 8027c9a:	f023 0304 	bic.w	r3, r3, #4
 8027c9e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8027ca0:	69c3      	ldr	r3, [r0, #28]
 8027ca2:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027ca4:	61c3      	str	r3, [r0, #28]
      break;
 8027ca6:	e7dd      	b.n	8027c64 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8027ca8:	6820      	ldr	r0, [r4, #0]
 8027caa:	f7ff fda7 	bl	80277fc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8027cae:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027cb0:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8027cb2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8027cb6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8027cb8:	69c3      	ldr	r3, [r0, #28]
 8027cba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8027cbe:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8027cc0:	69c3      	ldr	r3, [r0, #28]
 8027cc2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8027cc6:	e7ed      	b.n	8027ca4 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8027cc8:	6820      	ldr	r0, [r4, #0]
 8027cca:	f7ff fded 	bl	80278a8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8027cce:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8027cd0:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8027cd2:	f043 0308 	orr.w	r3, r3, #8
 8027cd6:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8027cd8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027cda:	f023 0304 	bic.w	r3, r3, #4
 8027cde:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8027ce0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8027ce2:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8027ce4:	6503      	str	r3, [r0, #80]	@ 0x50
      break;
 8027ce6:	e7bd      	b.n	8027c64 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8027ce8:	2002      	movs	r0, #2
 8027cea:	e797      	b.n	8027c1c <HAL_TIM_PWM_ConfigChannel+0x28>

08027cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8027cec:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8027cee:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8027cf0:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8027cf2:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8027cf6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8027cfa:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8027cfc:	6082      	str	r2, [r0, #8]
}
 8027cfe:	bd10      	pop	{r4, pc}

08027d00 <HAL_TIM_ConfigClockSource>:
{
 8027d00:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8027d02:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8027d06:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8027d08:	2b01      	cmp	r3, #1
 8027d0a:	f04f 0302 	mov.w	r3, #2
 8027d0e:	f000 80b8 	beq.w	8027e82 <HAL_TIM_ConfigClockSource+0x182>
 8027d12:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8027d14:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8027d18:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8027d1c:	6800      	ldr	r0, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8027d1e:	4b5a      	ldr	r3, [pc, #360]	@ (8027e88 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 8027d20:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8027d22:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8027d24:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8027d26:	680b      	ldr	r3, [r1, #0]
 8027d28:	2b70      	cmp	r3, #112	@ 0x70
 8027d2a:	d04a      	beq.n	8027dc2 <HAL_TIM_ConfigClockSource+0xc2>
 8027d2c:	d81e      	bhi.n	8027d6c <HAL_TIM_ConfigClockSource+0x6c>
 8027d2e:	2b50      	cmp	r3, #80	@ 0x50
 8027d30:	d05b      	beq.n	8027dea <HAL_TIM_ConfigClockSource+0xea>
 8027d32:	d817      	bhi.n	8027d64 <HAL_TIM_ConfigClockSource+0x64>
 8027d34:	2b40      	cmp	r3, #64	@ 0x40
 8027d36:	f000 808b 	beq.w	8027e50 <HAL_TIM_ConfigClockSource+0x150>
 8027d3a:	d815      	bhi.n	8027d68 <HAL_TIM_ConfigClockSource+0x68>
 8027d3c:	2b20      	cmp	r3, #32
 8027d3e:	d007      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
 8027d40:	d804      	bhi.n	8027d4c <HAL_TIM_ConfigClockSource+0x4c>
 8027d42:	f033 0210 	bics.w	r2, r3, #16
 8027d46:	d003      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
      status = HAL_ERROR;
 8027d48:	2001      	movs	r0, #1
 8027d4a:	e017      	b.n	8027d7c <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8027d4c:	2b30      	cmp	r3, #48	@ 0x30
 8027d4e:	d1fb      	bne.n	8027d48 <HAL_TIM_ConfigClockSource+0x48>
  tmpsmcr = TIMx->SMCR;
 8027d50:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027d52:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8027d56:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027d5a:	431a      	orrs	r2, r3
 8027d5c:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8027d60:	6082      	str	r2, [r0, #8]
}
 8027d62:	e037      	b.n	8027dd4 <HAL_TIM_ConfigClockSource+0xd4>
  switch (sClockSourceConfig->ClockSource)
 8027d64:	2b60      	cmp	r3, #96	@ 0x60
 8027d66:	d059      	beq.n	8027e1c <HAL_TIM_ConfigClockSource+0x11c>
      status = HAL_ERROR;
 8027d68:	4610      	mov	r0, r2
 8027d6a:	e007      	b.n	8027d7c <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8027d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8027d70:	d032      	beq.n	8027dd8 <HAL_TIM_ConfigClockSource+0xd8>
 8027d72:	d80a      	bhi.n	8027d8a <HAL_TIM_ConfigClockSource+0x8a>
 8027d74:	f5b3 5080 	subs.w	r0, r3, #4096	@ 0x1000
 8027d78:	bf18      	it	ne
 8027d7a:	2001      	movne	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8027d7c:	2301      	movs	r3, #1
 8027d7e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8027d82:	2300      	movs	r3, #0
 8027d84:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8027d88:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8027d8a:	4a40      	ldr	r2, [pc, #256]	@ (8027e8c <HAL_TIM_ConfigClockSource+0x18c>)
 8027d8c:	4293      	cmp	r3, r2
 8027d8e:	d0df      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
 8027d90:	d80b      	bhi.n	8027daa <HAL_TIM_ConfigClockSource+0xaa>
 8027d92:	3a20      	subs	r2, #32
 8027d94:	4293      	cmp	r3, r2
 8027d96:	d0db      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
 8027d98:	d804      	bhi.n	8027da4 <HAL_TIM_ConfigClockSource+0xa4>
 8027d9a:	f023 0210 	bic.w	r2, r3, #16
 8027d9e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8027da2:	e7d4      	b.n	8027d4e <HAL_TIM_ConfigClockSource+0x4e>
 8027da4:	4a3a      	ldr	r2, [pc, #232]	@ (8027e90 <HAL_TIM_ConfigClockSource+0x190>)
 8027da6:	4293      	cmp	r3, r2
 8027da8:	e7d1      	b.n	8027d4e <HAL_TIM_ConfigClockSource+0x4e>
 8027daa:	4a3a      	ldr	r2, [pc, #232]	@ (8027e94 <HAL_TIM_ConfigClockSource+0x194>)
 8027dac:	4293      	cmp	r3, r2
 8027dae:	d0cf      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
 8027db0:	d804      	bhi.n	8027dbc <HAL_TIM_ConfigClockSource+0xbc>
 8027db2:	3a20      	subs	r2, #32
 8027db4:	4293      	cmp	r3, r2
 8027db6:	d0cb      	beq.n	8027d50 <HAL_TIM_ConfigClockSource+0x50>
 8027db8:	3210      	adds	r2, #16
 8027dba:	e7f4      	b.n	8027da6 <HAL_TIM_ConfigClockSource+0xa6>
 8027dbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8027dc0:	e7c5      	b.n	8027d4e <HAL_TIM_ConfigClockSource+0x4e>
      TIM_ETR_SetConfig(htim->Instance,
 8027dc2:	68cb      	ldr	r3, [r1, #12]
 8027dc4:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8027dc8:	f7ff ff90 	bl	8027cec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8027dcc:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8027dce:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8027dd2:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8027dd4:	2000      	movs	r0, #0
 8027dd6:	e7d1      	b.n	8027d7c <HAL_TIM_ConfigClockSource+0x7c>
      TIM_ETR_SetConfig(htim->Instance,
 8027dd8:	68cb      	ldr	r3, [r1, #12]
 8027dda:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8027dde:	f7ff ff85 	bl	8027cec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8027de2:	6883      	ldr	r3, [r0, #8]
 8027de4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8027de8:	e7f3      	b.n	8027dd2 <HAL_TIM_ConfigClockSource+0xd2>
                               sClockSourceConfig->ClockPolarity,
 8027dea:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8027dec:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8027dee:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027df0:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8027df2:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027df6:	f023 0301 	bic.w	r3, r3, #1
 8027dfa:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027dfc:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8027dfe:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8027e00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8027e04:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8027e08:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8027e0a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027e0c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027e0e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027e16:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8027e1a:	e7da      	b.n	8027dd2 <HAL_TIM_ConfigClockSource+0xd2>
  tmpccer = TIMx->CCER;
 8027e1c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027e1e:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8027e20:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027e22:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 8027e26:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8027e28:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027e2a:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8027e2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8027e30:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8027e34:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8027e38:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8027e3c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8027e3e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027e40:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027e42:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027e4a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8027e4e:	e7c0      	b.n	8027dd2 <HAL_TIM_ConfigClockSource+0xd2>
                               sClockSourceConfig->ClockPolarity,
 8027e50:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8027e52:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8027e54:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027e56:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8027e58:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8027e5c:	f023 0301 	bic.w	r3, r3, #1
 8027e60:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8027e62:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8027e64:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8027e66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8027e6a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8027e6e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8027e70:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8027e72:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8027e74:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8027e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8027e7c:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8027e80:	e7a7      	b.n	8027dd2 <HAL_TIM_ConfigClockSource+0xd2>
  __HAL_LOCK(htim);
 8027e82:	4618      	mov	r0, r3
 8027e84:	e780      	b.n	8027d88 <HAL_TIM_ConfigClockSource+0x88>
 8027e86:	bf00      	nop
 8027e88:	ffce0088 	.word	0xffce0088
 8027e8c:	00100040 	.word	0x00100040
 8027e90:	00100030 	.word	0x00100030
 8027e94:	00100070 	.word	0x00100070

08027e98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8027e98:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8027e9a:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8027e9c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8027e9e:	f001 011f 	and.w	r1, r1, #31
 8027ea2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8027ea4:	ea23 0304 	bic.w	r3, r3, r4
 8027ea8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8027eaa:	6a03      	ldr	r3, [r0, #32]
 8027eac:	408a      	lsls	r2, r1
 8027eae:	431a      	orrs	r2, r3
 8027eb0:	6202      	str	r2, [r0, #32]
}
 8027eb2:	bd10      	pop	{r4, pc}

08027eb4 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027eb4:	2908      	cmp	r1, #8
{
 8027eb6:	b508      	push	{r3, lr}
 8027eb8:	d018      	beq.n	8027eec <HAL_TIM_OC_Start+0x38>
 8027eba:	d805      	bhi.n	8027ec8 <HAL_TIM_OC_Start+0x14>
 8027ebc:	b159      	cbz	r1, 8027ed6 <HAL_TIM_OC_Start+0x22>
 8027ebe:	2904      	cmp	r1, #4
 8027ec0:	d011      	beq.n	8027ee6 <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027ec2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8027ec6:	e008      	b.n	8027eda <HAL_TIM_OC_Start+0x26>
 8027ec8:	290c      	cmp	r1, #12
 8027eca:	d012      	beq.n	8027ef2 <HAL_TIM_OC_Start+0x3e>
 8027ecc:	2910      	cmp	r1, #16
 8027ece:	d1f8      	bne.n	8027ec2 <HAL_TIM_OC_Start+0xe>
 8027ed0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8027ed4:	e001      	b.n	8027eda <HAL_TIM_OC_Start+0x26>
 8027ed6:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8027eda:	3b01      	subs	r3, #1
 8027edc:	bf18      	it	ne
 8027ede:	2301      	movne	r3, #1
 8027ee0:	b153      	cbz	r3, 8027ef8 <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 8027ee2:	2001      	movs	r0, #1
 8027ee4:	e051      	b.n	8027f8a <HAL_TIM_OC_Start+0xd6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8027ee6:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8027eea:	e7f6      	b.n	8027eda <HAL_TIM_OC_Start+0x26>
 8027eec:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8027ef0:	e7f3      	b.n	8027eda <HAL_TIM_OC_Start+0x26>
 8027ef2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8027ef6:	e7f0      	b.n	8027eda <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8027ef8:	2908      	cmp	r1, #8
 8027efa:	f04f 0302 	mov.w	r3, #2
 8027efe:	d048      	beq.n	8027f92 <HAL_TIM_OC_Start+0xde>
 8027f00:	d806      	bhi.n	8027f10 <HAL_TIM_OC_Start+0x5c>
 8027f02:	b161      	cbz	r1, 8027f1e <HAL_TIM_OC_Start+0x6a>
 8027f04:	2904      	cmp	r1, #4
 8027f06:	d041      	beq.n	8027f8c <HAL_TIM_OC_Start+0xd8>
 8027f08:	2302      	movs	r3, #2
 8027f0a:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 8027f0e:	e008      	b.n	8027f22 <HAL_TIM_OC_Start+0x6e>
 8027f10:	290c      	cmp	r1, #12
 8027f12:	d041      	beq.n	8027f98 <HAL_TIM_OC_Start+0xe4>
 8027f14:	2910      	cmp	r1, #16
 8027f16:	d1f7      	bne.n	8027f08 <HAL_TIM_OC_Start+0x54>
 8027f18:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8027f1c:	e001      	b.n	8027f22 <HAL_TIM_OC_Start+0x6e>
 8027f1e:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8027f22:	6800      	ldr	r0, [r0, #0]
 8027f24:	2201      	movs	r2, #1
 8027f26:	f7ff ffb7 	bl	8027e98 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8027f2a:	4b3a      	ldr	r3, [pc, #232]	@ (8028014 <HAL_TIM_OC_Start+0x160>)
 8027f2c:	4298      	cmp	r0, r3
 8027f2e:	d01f      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f30:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027f34:	4298      	cmp	r0, r3
 8027f36:	d01b      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f38:	4b37      	ldr	r3, [pc, #220]	@ (8028018 <HAL_TIM_OC_Start+0x164>)
 8027f3a:	4298      	cmp	r0, r3
 8027f3c:	d018      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f3e:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027f42:	4298      	cmp	r0, r3
 8027f44:	d014      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f46:	4b35      	ldr	r3, [pc, #212]	@ (802801c <HAL_TIM_OC_Start+0x168>)
 8027f48:	4298      	cmp	r0, r3
 8027f4a:	d011      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f4c:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027f50:	4298      	cmp	r0, r3
 8027f52:	d00d      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f54:	4b32      	ldr	r3, [pc, #200]	@ (8028020 <HAL_TIM_OC_Start+0x16c>)
 8027f56:	4298      	cmp	r0, r3
 8027f58:	d00a      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f5a:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027f5e:	4298      	cmp	r0, r3
 8027f60:	d006      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f62:	4b30      	ldr	r3, [pc, #192]	@ (8028024 <HAL_TIM_OC_Start+0x170>)
 8027f64:	4298      	cmp	r0, r3
 8027f66:	d003      	beq.n	8027f70 <HAL_TIM_OC_Start+0xbc>
 8027f68:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027f6c:	4298      	cmp	r0, r3
 8027f6e:	d11a      	bne.n	8027fa6 <HAL_TIM_OC_Start+0xf2>
    __HAL_TIM_MOE_ENABLE(htim);
 8027f70:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8027f72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8027f76:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8027f78:	4b26      	ldr	r3, [pc, #152]	@ (8028014 <HAL_TIM_OC_Start+0x160>)
 8027f7a:	4298      	cmp	r0, r3
 8027f7c:	d130      	bne.n	8027fe0 <HAL_TIM_OC_Start+0x12c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8027f7e:	6882      	ldr	r2, [r0, #8]
 8027f80:	4b29      	ldr	r3, [pc, #164]	@ (8028028 <HAL_TIM_OC_Start+0x174>)
 8027f82:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8027f84:	2b06      	cmp	r3, #6
 8027f86:	d10a      	bne.n	8027f9e <HAL_TIM_OC_Start+0xea>
  return HAL_OK;
 8027f88:	2000      	movs	r0, #0
}
 8027f8a:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8027f8c:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8027f90:	e7c7      	b.n	8027f22 <HAL_TIM_OC_Start+0x6e>
 8027f92:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8027f96:	e7c4      	b.n	8027f22 <HAL_TIM_OC_Start+0x6e>
 8027f98:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8027f9c:	e7c1      	b.n	8027f22 <HAL_TIM_OC_Start+0x6e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8027f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8027fa2:	d131      	bne.n	8028008 <HAL_TIM_OC_Start+0x154>
 8027fa4:	e7f0      	b.n	8027f88 <HAL_TIM_OC_Start+0xd4>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8027fa6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8027faa:	d0e8      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fac:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
 8027fb0:	d0e5      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fb2:	4b1e      	ldr	r3, [pc, #120]	@ (802802c <HAL_TIM_OC_Start+0x178>)
 8027fb4:	4298      	cmp	r0, r3
 8027fb6:	d0e2      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fb8:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fbc:	4298      	cmp	r0, r3
 8027fbe:	d0de      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8028030 <HAL_TIM_OC_Start+0x17c>)
 8027fc2:	4298      	cmp	r0, r3
 8027fc4:	d0db      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fc6:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fca:	4298      	cmp	r0, r3
 8027fcc:	d0d7      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fce:	4b19      	ldr	r3, [pc, #100]	@ (8028034 <HAL_TIM_OC_Start+0x180>)
 8027fd0:	4298      	cmp	r0, r3
 8027fd2:	d0d4      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fd4:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027fd8:	4298      	cmp	r0, r3
 8027fda:	d0d0      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fdc:	4b16      	ldr	r3, [pc, #88]	@ (8028038 <HAL_TIM_OC_Start+0x184>)
 8027fde:	e007      	b.n	8027ff0 <HAL_TIM_OC_Start+0x13c>
 8027fe0:	4b16      	ldr	r3, [pc, #88]	@ (802803c <HAL_TIM_OC_Start+0x188>)
 8027fe2:	4298      	cmp	r0, r3
 8027fe4:	d0cb      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8028018 <HAL_TIM_OC_Start+0x164>)
 8027fe8:	4298      	cmp	r0, r3
 8027fea:	d0c8      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027fec:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8027ff0:	4298      	cmp	r0, r3
 8027ff2:	d0c4      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027ff4:	4b12      	ldr	r3, [pc, #72]	@ (8028040 <HAL_TIM_OC_Start+0x18c>)
 8027ff6:	4298      	cmp	r0, r3
 8027ff8:	d0c1      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8027ffa:	4b08      	ldr	r3, [pc, #32]	@ (802801c <HAL_TIM_OC_Start+0x168>)
 8027ffc:	4298      	cmp	r0, r3
 8027ffe:	d0be      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
 8028000:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8028004:	4298      	cmp	r0, r3
 8028006:	d0ba      	beq.n	8027f7e <HAL_TIM_OC_Start+0xca>
      __HAL_TIM_ENABLE(htim);
 8028008:	6803      	ldr	r3, [r0, #0]
 802800a:	f043 0301 	orr.w	r3, r3, #1
 802800e:	6003      	str	r3, [r0, #0]
 8028010:	e7ba      	b.n	8027f88 <HAL_TIM_OC_Start+0xd4>
 8028012:	bf00      	nop
 8028014:	40012c00 	.word	0x40012c00
 8028018:	40013400 	.word	0x40013400
 802801c:	40014000 	.word	0x40014000
 8028020:	40014400 	.word	0x40014400
 8028024:	40014800 	.word	0x40014800
 8028028:	00010007 	.word	0x00010007
 802802c:	40000400 	.word	0x40000400
 8028030:	40000800 	.word	0x40000800
 8028034:	40000c00 	.word	0x40000c00
 8028038:	40001800 	.word	0x40001800
 802803c:	50012c00 	.word	0x50012c00
 8028040:	50001800 	.word	0x50001800

08028044 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8028044:	f7ff bf36 	b.w	8027eb4 <HAL_TIM_OC_Start>

08028048 <TIM_ResetCallback>:
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8028048:	4b1b      	ldr	r3, [pc, #108]	@ (80280b8 <TIM_ResetCallback+0x70>)
 802804a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 802804e:	4b1b      	ldr	r3, [pc, #108]	@ (80280bc <TIM_ResetCallback+0x74>)
 8028050:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8028054:	4b1a      	ldr	r3, [pc, #104]	@ (80280c0 <TIM_ResetCallback+0x78>)
 8028056:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 802805a:	4b1a      	ldr	r3, [pc, #104]	@ (80280c4 <TIM_ResetCallback+0x7c>)
 802805c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8028060:	4b19      	ldr	r3, [pc, #100]	@ (80280c8 <TIM_ResetCallback+0x80>)
 8028062:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8028066:	4b19      	ldr	r3, [pc, #100]	@ (80280cc <TIM_ResetCallback+0x84>)
 8028068:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 802806c:	4b18      	ldr	r3, [pc, #96]	@ (80280d0 <TIM_ResetCallback+0x88>)
 802806e:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8028072:	4b18      	ldr	r3, [pc, #96]	@ (80280d4 <TIM_ResetCallback+0x8c>)
 8028074:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8028078:	4b17      	ldr	r3, [pc, #92]	@ (80280d8 <TIM_ResetCallback+0x90>)
 802807a:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 802807e:	4b17      	ldr	r3, [pc, #92]	@ (80280dc <TIM_ResetCallback+0x94>)
 8028080:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8028084:	4b16      	ldr	r3, [pc, #88]	@ (80280e0 <TIM_ResetCallback+0x98>)
 8028086:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 802808a:	4b16      	ldr	r3, [pc, #88]	@ (80280e4 <TIM_ResetCallback+0x9c>)
 802808c:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8028090:	4b15      	ldr	r3, [pc, #84]	@ (80280e8 <TIM_ResetCallback+0xa0>)
 8028092:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8028096:	4b15      	ldr	r3, [pc, #84]	@ (80280ec <TIM_ResetCallback+0xa4>)
 8028098:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 802809c:	4b14      	ldr	r3, [pc, #80]	@ (80280f0 <TIM_ResetCallback+0xa8>)
 802809e:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 80280a2:	4b14      	ldr	r3, [pc, #80]	@ (80280f4 <TIM_ResetCallback+0xac>)
 80280a4:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 80280a8:	4b13      	ldr	r3, [pc, #76]	@ (80280f8 <TIM_ResetCallback+0xb0>)
 80280aa:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 80280ae:	4b13      	ldr	r3, [pc, #76]	@ (80280fc <TIM_ResetCallback+0xb4>)
 80280b0:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
}
 80280b4:	4770      	bx	lr
 80280b6:	bf00      	nop
 80280b8:	080279db 	.word	0x080279db
 80280bc:	080279dd 	.word	0x080279dd
 80280c0:	080279e9 	.word	0x080279e9
 80280c4:	080279eb 	.word	0x080279eb
 80280c8:	080279e1 	.word	0x080279e1
 80280cc:	080279e3 	.word	0x080279e3
 80280d0:	080279df 	.word	0x080279df
 80280d4:	080279e5 	.word	0x080279e5
 80280d8:	080279e7 	.word	0x080279e7
 80280dc:	080279ed 	.word	0x080279ed
 80280e0:	080282d9 	.word	0x080282d9
 80280e4:	080282db 	.word	0x080282db
 80280e8:	080282dd 	.word	0x080282dd
 80280ec:	080282df 	.word	0x080282df
 80280f0:	080282e1 	.word	0x080282e1
 80280f4:	080282e3 	.word	0x080282e3
 80280f8:	080282e5 	.word	0x080282e5
 80280fc:	080282e7 	.word	0x080282e7

08028100 <HAL_TIM_Base_Init>:
{
 8028100:	b510      	push	{r4, lr}
  if (htim == NULL)
 8028102:	4604      	mov	r4, r0
 8028104:	b388      	cbz	r0, 802816a <HAL_TIM_Base_Init+0x6a>
  if (htim->State == HAL_TIM_STATE_RESET)
 8028106:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 802810a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 802810e:	b953      	cbnz	r3, 8028126 <HAL_TIM_Base_Init+0x26>
    htim->Lock = HAL_UNLOCKED;
 8028110:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    TIM_ResetCallback(htim);
 8028114:	f7ff ff98 	bl	8028048 <TIM_ResetCallback>
    if (htim->Base_MspInitCallback == NULL)
 8028118:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 802811a:	b90b      	cbnz	r3, 8028120 <HAL_TIM_Base_Init+0x20>
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 802811c:	4b14      	ldr	r3, [pc, #80]	@ (8028170 <HAL_TIM_Base_Init+0x70>)
 802811e:	64c3      	str	r3, [r0, #76]	@ 0x4c
    htim->Base_MspInitCallback(htim);
 8028120:	4620      	mov	r0, r4
 8028122:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8028124:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 8028126:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8028128:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 802812a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802812e:	1d21      	adds	r1, r4, #4
 8028130:	f7ff fc5e 	bl	80279f0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8028134:	2301      	movs	r3, #1
  return HAL_OK;
 8028136:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8028138:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802813c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8028140:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8028144:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8028148:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 802814c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8028150:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8028154:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8028158:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 802815c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8028160:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8028164:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8028168:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 802816a:	2001      	movs	r0, #1
 802816c:	e7fc      	b.n	8028168 <HAL_TIM_Base_Init+0x68>
 802816e:	bf00      	nop
 8028170:	08021aa5 	.word	0x08021aa5

08028174 <HAL_TIM_PWM_Init>:
{
 8028174:	b510      	push	{r4, lr}
  if (htim == NULL)
 8028176:	4604      	mov	r4, r0
 8028178:	b388      	cbz	r0, 80281de <HAL_TIM_PWM_Init+0x6a>
  if (htim->State == HAL_TIM_STATE_RESET)
 802817a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 802817e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8028182:	b953      	cbnz	r3, 802819a <HAL_TIM_PWM_Init+0x26>
    htim->Lock = HAL_UNLOCKED;
 8028184:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    TIM_ResetCallback(htim);
 8028188:	f7ff ff5e 	bl	8028048 <TIM_ResetCallback>
    if (htim->PWM_MspInitCallback == NULL)
 802818c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 802818e:	b90b      	cbnz	r3, 8028194 <HAL_TIM_PWM_Init+0x20>
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8028190:	4b14      	ldr	r3, [pc, #80]	@ (80281e4 <HAL_TIM_PWM_Init+0x70>)
 8028192:	6643      	str	r3, [r0, #100]	@ 0x64
    htim->PWM_MspInitCallback(htim);
 8028194:	4620      	mov	r0, r4
 8028196:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8028198:	4798      	blx	r3
  htim->State = HAL_TIM_STATE_BUSY;
 802819a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802819c:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 802819e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80281a2:	1d21      	adds	r1, r4, #4
 80281a4:	f7ff fc24 	bl	80279f0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80281a8:	2301      	movs	r3, #1
  return HAL_OK;
 80281aa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80281ac:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80281b0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80281b4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80281b8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80281bc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80281c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80281c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80281c8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80281cc:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80281d0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80281d4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80281d8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80281dc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80281de:	2001      	movs	r0, #1
 80281e0:	e7fc      	b.n	80281dc <HAL_TIM_PWM_Init+0x68>
 80281e2:	bf00      	nop
 80281e4:	080279d9 	.word	0x080279d9

080281e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80281e8:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80281ea:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 80281ee:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80281f0:	2b01      	cmp	r3, #1
 80281f2:	f04f 0002 	mov.w	r0, #2
 80281f6:	d05f      	beq.n	80282b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80281f8:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80281fa:	4d30      	ldr	r5, [pc, #192]	@ (80282bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80281fc:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8028200:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8028202:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8028204:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8028206:	d00a      	beq.n	802821e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8028208:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802820c:	42ab      	cmp	r3, r5
 802820e:	d006      	beq.n	802821e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8028210:	4d2b      	ldr	r5, [pc, #172]	@ (80282c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8028212:	42ab      	cmp	r3, r5
 8028214:	d003      	beq.n	802821e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8028216:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 802821a:	42ab      	cmp	r3, r5
 802821c:	d103      	bne.n	8028226 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 802821e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8028220:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8028224:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8028226:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8028228:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 802822c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8028230:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8028232:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8028234:	4a21      	ldr	r2, [pc, #132]	@ (80282bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8028236:	4293      	cmp	r3, r2
 8028238:	d033      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802823a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 802823e:	4293      	cmp	r3, r2
 8028240:	d02f      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8028246:	d02c      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028248:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802824c:	d029      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802824e:	4a1d      	ldr	r2, [pc, #116]	@ (80282c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8028250:	4293      	cmp	r3, r2
 8028252:	d026      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028254:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028258:	4293      	cmp	r3, r2
 802825a:	d022      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802825c:	4a1a      	ldr	r2, [pc, #104]	@ (80282c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 802825e:	4293      	cmp	r3, r2
 8028260:	d01f      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028262:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028266:	4293      	cmp	r3, r2
 8028268:	d01b      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802826a:	4a18      	ldr	r2, [pc, #96]	@ (80282cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 802826c:	4293      	cmp	r3, r2
 802826e:	d018      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028270:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028274:	4293      	cmp	r3, r2
 8028276:	d014      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028278:	4a11      	ldr	r2, [pc, #68]	@ (80282c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 802827a:	4293      	cmp	r3, r2
 802827c:	d011      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802827e:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028282:	4293      	cmp	r3, r2
 8028284:	d00d      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028286:	4a12      	ldr	r2, [pc, #72]	@ (80282d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8028288:	4293      	cmp	r3, r2
 802828a:	d00a      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802828c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028290:	4293      	cmp	r3, r2
 8028292:	d006      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8028294:	4a0f      	ldr	r2, [pc, #60]	@ (80282d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8028296:	4293      	cmp	r3, r2
 8028298:	d003      	beq.n	80282a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 802829a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 802829e:	4293      	cmp	r3, r2
 80282a0:	d104      	bne.n	80282ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80282a2:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80282a4:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80282a8:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80282aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80282ac:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80282ae:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80282b0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80282b4:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 80282b8:	bd30      	pop	{r4, r5, pc}
 80282ba:	bf00      	nop
 80282bc:	40012c00 	.word	0x40012c00
 80282c0:	40013400 	.word	0x40013400
 80282c4:	40000400 	.word	0x40000400
 80282c8:	40000800 	.word	0x40000800
 80282cc:	40000c00 	.word	0x40000c00
 80282d0:	40001800 	.word	0x40001800
 80282d4:	40014000 	.word	0x40014000

080282d8 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80282d8:	4770      	bx	lr

080282da <HAL_TIMEx_CommutHalfCpltCallback>:
/**
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
 80282da:	4770      	bx	lr

080282dc <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80282dc:	4770      	bx	lr

080282de <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80282de:	4770      	bx	lr

080282e0 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 80282e0:	4770      	bx	lr

080282e2 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 80282e2:	4770      	bx	lr

080282e4 <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 80282e4:	4770      	bx	lr

080282e6 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 80282e6:	4770      	bx	lr

080282e8 <HAL_UARTEx_RxEventCallback>:
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80282e8:	4770      	bx	lr

080282ea <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80282ea:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80282ec:	e852 3f00 	ldrex	r3, [r2]
 80282f0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80282f4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80282f8:	6802      	ldr	r2, [r0, #0]
 80282fa:	2900      	cmp	r1, #0
 80282fc:	d1f5      	bne.n	80282ea <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80282fe:	f102 0308 	add.w	r3, r2, #8
 8028302:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8028306:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802830a:	f102 0c08 	add.w	ip, r2, #8
 802830e:	e84c 3100 	strex	r1, r3, [ip]
 8028312:	2900      	cmp	r1, #0
 8028314:	d1f3      	bne.n	80282fe <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8028316:	2320      	movs	r3, #32
 8028318:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 802831c:	4770      	bx	lr
	...

08028320 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8028320:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028322:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028324:	e852 3f00 	ldrex	r3, [r2]
 8028328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802832c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8028330:	6802      	ldr	r2, [r0, #0]
 8028332:	2900      	cmp	r1, #0
 8028334:	d1f5      	bne.n	8028322 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8028336:	4c0f      	ldr	r4, [pc, #60]	@ (8028374 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028338:	f102 0308 	add.w	r3, r2, #8
 802833c:	e853 3f00 	ldrex	r3, [r3]
 8028340:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028342:	f102 0c08 	add.w	ip, r2, #8
 8028346:	e84c 3100 	strex	r1, r3, [ip]
 802834a:	2900      	cmp	r1, #0
 802834c:	d1f4      	bne.n	8028338 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802834e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8028350:	2b01      	cmp	r3, #1
 8028352:	d107      	bne.n	8028364 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028354:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8028358:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802835c:	e842 3100 	strex	r1, r3, [r2]
 8028360:	2900      	cmp	r1, #0
 8028362:	d1f7      	bne.n	8028354 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8028364:	2320      	movs	r3, #32
 8028366:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802836a:	2300      	movs	r3, #0
 802836c:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 802836e:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8028370:	bd10      	pop	{r4, pc}
 8028372:	bf00      	nop
 8028374:	effffffe 	.word	0xeffffffe

08028378 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8028378:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 802837a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 802837c:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 802837e:	2b81      	cmp	r3, #129	@ 0x81
 8028380:	d00c      	beq.n	802839c <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 8028382:	2300      	movs	r3, #0
 8028384:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8028388:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802838a:	e852 3f00 	ldrex	r3, [r2]
 802838e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028392:	e842 3100 	strex	r1, r3, [r2]
 8028396:	2900      	cmp	r1, #0
 8028398:	d1f6      	bne.n	8028388 <UART_DMATransmitCplt+0x10>
 802839a:	4770      	bx	lr
  /* DMA Circular mode */
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
 802839c:	f8d0 3098 	ldr.w	r3, [r0, #152]	@ 0x98
 80283a0:	4718      	bx	r3

080283a2 <UART_DMATxHalfCplt>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80283a2:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 80283a4:	f8d0 3094 	ldr.w	r3, [r0, #148]	@ 0x94
 80283a8:	4718      	bx	r3

080283aa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80283aa:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80283ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
{
 80283ae:	b410      	push	{r4}
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80283b0:	2a81      	cmp	r2, #129	@ 0x81
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80283b2:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80283b4:	d026      	beq.n	8028404 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80283b6:	2200      	movs	r2, #0
 80283b8:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80283bc:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283be:	e851 2f00 	ldrex	r2, [r1]
 80283c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283c6:	e841 2400 	strex	r4, r2, [r1]
   return(result);
 80283ca:	6801      	ldr	r1, [r0, #0]
 80283cc:	2c00      	cmp	r4, #0
 80283ce:	d1f5      	bne.n	80283bc <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283d0:	f101 0208 	add.w	r2, r1, #8
 80283d4:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80283d8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283dc:	f101 0c08 	add.w	ip, r1, #8
 80283e0:	e84c 2400 	strex	r4, r2, [ip]
 80283e4:	2c00      	cmp	r4, #0
 80283e6:	d1f3      	bne.n	80283d0 <UART_DMAReceiveCplt+0x26>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80283e8:	2220      	movs	r2, #32
 80283ea:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80283ee:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80283f0:	2a01      	cmp	r2, #1
 80283f2:	d107      	bne.n	8028404 <UART_DMAReceiveCplt+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80283f4:	e851 2f00 	ldrex	r2, [r1]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80283f8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80283fc:	e841 2400 	strex	r4, r2, [r1]
 8028400:	2c00      	cmp	r4, #0
 8028402:	d1f7      	bne.n	80283f4 <UART_DMAReceiveCplt+0x4a>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8028404:	2200      	movs	r2, #0
 8028406:	6702      	str	r2, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028408:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 802840a:	2901      	cmp	r1, #1
 802840c:	d113      	bne.n	8028436 <UART_DMAReceiveCplt+0x8c>
    huart->RxXferCount = 0;

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 802840e:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = 0;
 8028410:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8028414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    if (nb_remaining_rx_data < huart->RxXferSize)
 8028416:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 802841a:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 802841c:	4299      	cmp	r1, r3
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 802841e:	bf88      	it	hi
 8028420:	f8a0 305e 	strhhi.w	r3, [r0, #94]	@ 0x5e
    }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8028424:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8028428:	f85d 4b04 	ldr.w	r4, [sp], #4
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 802842c:	1ac9      	subs	r1, r1, r3
 802842e:	b289      	uxth	r1, r1
 8028430:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 8028434:	4718      	bx	r3
    huart->RxCpltCallback(huart);
 8028436:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
}
 802843a:	f85d 4b04 	ldr.w	r4, [sp], #4
    huart->RxCpltCallback(huart);
 802843e:	4718      	bx	r3

08028440 <UART_DMARxHalfCplt>:
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8028440:	2201      	movs	r2, #1
{
 8028442:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8028444:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8028446:	6702      	str	r2, [r0, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028448:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 802844a:	2a01      	cmp	r2, #1
 802844c:	d112      	bne.n	8028474 <UART_DMARxHalfCplt+0x34>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 802844e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8028452:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = huart->RxXferSize / 2U;
 8028454:	084a      	lsrs	r2, r1, #1
 8028456:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 802845a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802845c:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 802845e:	4299      	cmp	r1, r3
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8028460:	bf28      	it	cs
 8028462:	f8a0 305e 	strhcs.w	r3, [r0, #94]	@ 0x5e
    }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8028466:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 802846a:	1ac9      	subs	r1, r1, r3
 802846c:	b289      	uxth	r1, r1
 802846e:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 8028472:	4718      	bx	r3
  else
  {
    /* In other cases : use Rx Half Complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Half complete callback*/
    huart->RxHalfCpltCallback(huart);
 8028474:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8028478:	4718      	bx	r3

0802847a <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 802847a:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
{
 802847c:	b570      	push	{r4, r5, r6, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 802847e:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8028480:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8028484:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8028488:	68a2      	ldr	r2, [r4, #8]
 802848a:	0612      	lsls	r2, r2, #24
 802848c:	d506      	bpl.n	802849c <UART_DMAError+0x22>
 802848e:	2b21      	cmp	r3, #33	@ 0x21
 8028490:	d104      	bne.n	802849c <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8028492:	2300      	movs	r3, #0
 8028494:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8028498:	f7ff ff27 	bl	80282ea <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 802849c:	68a3      	ldr	r3, [r4, #8]
 802849e:	065b      	lsls	r3, r3, #25
 80284a0:	d506      	bpl.n	80284b0 <UART_DMAError+0x36>
 80284a2:	2d22      	cmp	r5, #34	@ 0x22
 80284a4:	d104      	bne.n	80284b0 <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80284a6:	2300      	movs	r3, #0
 80284a8:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80284ac:	f7ff ff38 	bl	8028320 <UART_EndRxTransfer>
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80284b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80284b4:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80284b8:	f043 0310 	orr.w	r3, r3, #16
 80284bc:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->ErrorCallback(huart);
 80284c0:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 80284c4:	4718      	bx	r3

080284c6 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 80284c6:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80284c8:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxXferCount = 0U;
 80284ca:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80284ce:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 80284d2:	4718      	bx	r3

080284d4 <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 80284d4:	4770      	bx	lr

080284d6 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80284d6:	4770      	bx	lr

080284d8 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80284d8:	4770      	bx	lr

080284da <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80284da:	4770      	bx	lr

080284dc <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80284dc:	4770      	bx	lr

080284de <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80284de:	4770      	bx	lr

080284e0 <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 80284e0:	4770      	bx	lr

080284e2 <HAL_UART_AbortTransmitCpltCallback>:
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
 80284e2:	4770      	bx	lr

080284e4 <HAL_UART_RegisterCallback>:
  if (pCallback == NULL)
 80284e4:	b93a      	cbnz	r2, 80284f6 <HAL_UART_RegisterCallback+0x12>
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80284e6:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80284ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80284ee:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    return HAL_ERROR;
 80284f2:	2001      	movs	r0, #1
}
 80284f4:	4770      	bx	lr
  if (huart->gState == HAL_UART_STATE_READY)
 80284f6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80284fa:	2b20      	cmp	r3, #32
 80284fc:	d12f      	bne.n	802855e <HAL_UART_RegisterCallback+0x7a>
    switch (CallbackID)
 80284fe:	290c      	cmp	r1, #12
 8028500:	d8f1      	bhi.n	80284e6 <HAL_UART_RegisterCallback+0x2>
 8028502:	e8df f001 	tbb	[pc, r1]
 8028506:	0b07      	.short	0x0b07
 8028508:	1714110e 	.word	0x1714110e
 802850c:	23201d1a 	.word	0x23201d1a
 8028510:	2926      	.short	0x2926
 8028512:	34          	.byte	0x34
 8028513:	00          	.byte	0x00
        huart->TxHalfCpltCallback = pCallback;
 8028514:	f8c0 2094 	str.w	r2, [r0, #148]	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 8028518:	2000      	movs	r0, #0
 802851a:	4770      	bx	lr
        huart->TxCpltCallback = pCallback;
 802851c:	f8c0 2098 	str.w	r2, [r0, #152]	@ 0x98
        break;
 8028520:	e7fa      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->RxHalfCpltCallback = pCallback;
 8028522:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
        break;
 8028526:	e7f7      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->RxCpltCallback = pCallback;
 8028528:	f8c0 20a0 	str.w	r2, [r0, #160]	@ 0xa0
        break;
 802852c:	e7f4      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->ErrorCallback = pCallback;
 802852e:	f8c0 20a4 	str.w	r2, [r0, #164]	@ 0xa4
        break;
 8028532:	e7f1      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->AbortCpltCallback = pCallback;
 8028534:	f8c0 20a8 	str.w	r2, [r0, #168]	@ 0xa8
        break;
 8028538:	e7ee      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->AbortTransmitCpltCallback = pCallback;
 802853a:	f8c0 20ac 	str.w	r2, [r0, #172]	@ 0xac
        break;
 802853e:	e7eb      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->AbortReceiveCpltCallback = pCallback;
 8028540:	f8c0 20b0 	str.w	r2, [r0, #176]	@ 0xb0
        break;
 8028544:	e7e8      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->WakeupCallback = pCallback;
 8028546:	f8c0 20b4 	str.w	r2, [r0, #180]	@ 0xb4
        break;
 802854a:	e7e5      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->RxFifoFullCallback = pCallback;
 802854c:	f8c0 20b8 	str.w	r2, [r0, #184]	@ 0xb8
        break;
 8028550:	e7e2      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->TxFifoEmptyCallback = pCallback;
 8028552:	f8c0 20bc 	str.w	r2, [r0, #188]	@ 0xbc
        break;
 8028556:	e7df      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
        huart->MspInitCallback = pCallback;
 8028558:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
        break;
 802855c:	e7dc      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>
  else if (huart->gState == HAL_UART_STATE_RESET)
 802855e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028562:	2b00      	cmp	r3, #0
 8028564:	d1bf      	bne.n	80284e6 <HAL_UART_RegisterCallback+0x2>
    switch (CallbackID)
 8028566:	290b      	cmp	r1, #11
 8028568:	d0f6      	beq.n	8028558 <HAL_UART_RegisterCallback+0x74>
 802856a:	290c      	cmp	r1, #12
 802856c:	d1bb      	bne.n	80284e6 <HAL_UART_RegisterCallback+0x2>
        huart->MspDeInitCallback = pCallback;
 802856e:	f8c0 20c8 	str.w	r2, [r0, #200]	@ 0xc8
        break;
 8028572:	e7d1      	b.n	8028518 <HAL_UART_RegisterCallback+0x34>

08028574 <HAL_UART_UnRegisterCallback>:
  if (HAL_UART_STATE_READY == huart->gState)
 8028574:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028578:	2b20      	cmp	r3, #32
 802857a:	d13f      	bne.n	80285fc <HAL_UART_UnRegisterCallback+0x88>
    switch (CallbackID)
 802857c:	290c      	cmp	r1, #12
 802857e:	d844      	bhi.n	802860a <HAL_UART_UnRegisterCallback+0x96>
 8028580:	e8df f001 	tbb	[pc, r1]
 8028584:	14100c07 	.word	0x14100c07
 8028588:	24201c18 	.word	0x24201c18
 802858c:	34302c28 	.word	0x34302c28
 8028590:	38          	.byte	0x38
 8028591:	00          	.byte	0x00
        huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback    */
 8028592:	4b22      	ldr	r3, [pc, #136]	@ (802861c <HAL_UART_UnRegisterCallback+0xa8>)
 8028594:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  HAL_StatusTypeDef status = HAL_OK;
 8028598:	2000      	movs	r0, #0
 802859a:	4770      	bx	lr
        huart->TxCpltCallback = HAL_UART_TxCpltCallback;                       /* Legacy weak TxCpltCallback         */
 802859c:	4b20      	ldr	r3, [pc, #128]	@ (8028620 <HAL_UART_UnRegisterCallback+0xac>)
 802859e:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
        break;
 80285a2:	e7f9      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback     */
 80285a4:	4b1f      	ldr	r3, [pc, #124]	@ (8028624 <HAL_UART_UnRegisterCallback+0xb0>)
 80285a6:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        break;
 80285aa:	e7f5      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxCpltCallback = HAL_UART_RxCpltCallback;                       /* Legacy weak RxCpltCallback         */
 80285ac:	4b1e      	ldr	r3, [pc, #120]	@ (8028628 <HAL_UART_UnRegisterCallback+0xb4>)
 80285ae:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
        break;
 80285b2:	e7f1      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->ErrorCallback = HAL_UART_ErrorCallback;                         /* Legacy weak ErrorCallback          */
 80285b4:	4b1d      	ldr	r3, [pc, #116]	@ (802862c <HAL_UART_UnRegisterCallback+0xb8>)
 80285b6:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
        break;
 80285ba:	e7ed      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortCpltCallback = HAL_UART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback      */
 80285bc:	4b1c      	ldr	r3, [pc, #112]	@ (8028630 <HAL_UART_UnRegisterCallback+0xbc>)
 80285be:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
        break;
 80285c2:	e7e9      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak
 80285c4:	4b1b      	ldr	r3, [pc, #108]	@ (8028634 <HAL_UART_UnRegisterCallback+0xc0>)
 80285c6:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
        break;
 80285ca:	e7e5      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback;   /* Legacy weak
 80285cc:	4b1a      	ldr	r3, [pc, #104]	@ (8028638 <HAL_UART_UnRegisterCallback+0xc4>)
 80285ce:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
        break;
 80285d2:	e7e1      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->WakeupCallback = HAL_UARTEx_WakeupCallback;                     /* Legacy weak WakeupCallback         */
 80285d4:	4b19      	ldr	r3, [pc, #100]	@ (802863c <HAL_UART_UnRegisterCallback+0xc8>)
 80285d6:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
        break;
 80285da:	e7dd      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->RxFifoFullCallback = HAL_UARTEx_RxFifoFullCallback;             /* Legacy weak RxFifoFullCallback     */
 80285dc:	4b18      	ldr	r3, [pc, #96]	@ (8028640 <HAL_UART_UnRegisterCallback+0xcc>)
 80285de:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
        break;
 80285e2:	e7d9      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->TxFifoEmptyCallback = HAL_UARTEx_TxFifoEmptyCallback;           /* Legacy weak TxFifoEmptyCallback    */
 80285e4:	4b17      	ldr	r3, [pc, #92]	@ (8028644 <HAL_UART_UnRegisterCallback+0xd0>)
 80285e6:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
        break;
 80285ea:	e7d5      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->MspInitCallback = HAL_UART_MspInit;                             /* Legacy weak MspInitCallback        */
 80285ec:	4b16      	ldr	r3, [pc, #88]	@ (8028648 <HAL_UART_UnRegisterCallback+0xd4>)
 80285ee:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
        break;
 80285f2:	e7d1      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
        huart->MspDeInitCallback = HAL_UART_MspDeInit;                         /* Legacy weak MspDeInitCallback      */
 80285f4:	4b15      	ldr	r3, [pc, #84]	@ (802864c <HAL_UART_UnRegisterCallback+0xd8>)
 80285f6:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
        break;
 80285fa:	e7cd      	b.n	8028598 <HAL_UART_UnRegisterCallback+0x24>
  else if (HAL_UART_STATE_RESET == huart->gState)
 80285fc:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028600:	b91b      	cbnz	r3, 802860a <HAL_UART_UnRegisterCallback+0x96>
    switch (CallbackID)
 8028602:	290b      	cmp	r1, #11
 8028604:	d0f2      	beq.n	80285ec <HAL_UART_UnRegisterCallback+0x78>
 8028606:	290c      	cmp	r1, #12
 8028608:	d0f4      	beq.n	80285f4 <HAL_UART_UnRegisterCallback+0x80>
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 802860a:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 802860e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8028612:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    status =  HAL_ERROR;
 8028616:	2001      	movs	r0, #1
}
 8028618:	4770      	bx	lr
 802861a:	bf00      	nop
 802861c:	080284d9 	.word	0x080284d9
 8028620:	080284d7 	.word	0x080284d7
 8028624:	080284dd 	.word	0x080284dd
 8028628:	080284db 	.word	0x080284db
 802862c:	080284df 	.word	0x080284df
 8028630:	080284e1 	.word	0x080284e1
 8028634:	080284e3 	.word	0x080284e3
 8028638:	080284d5 	.word	0x080284d5
 802863c:	08029161 	.word	0x08029161
 8028640:	08029163 	.word	0x08029163
 8028644:	08029165 	.word	0x08029165
 8028648:	08021c31 	.word	0x08021c31
 802864c:	08021d95 	.word	0x08021d95

08028650 <HAL_UART_RegisterRxEventCallback>:
  if (pCallback == NULL)
 8028650:	b939      	cbnz	r1, 8028662 <HAL_UART_RegisterRxEventCallback+0x12>
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8028652:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8028656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802865a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    return HAL_ERROR;
 802865e:	2001      	movs	r0, #1
}
 8028660:	4770      	bx	lr
  if (huart->RxState == HAL_UART_STATE_READY)
 8028662:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8028666:	2b20      	cmp	r3, #32
 8028668:	d1f3      	bne.n	8028652 <HAL_UART_RegisterRxEventCallback+0x2>
    huart->RxEventCallback = pCallback;
 802866a:	f8c0 10c0 	str.w	r1, [r0, #192]	@ 0xc0
  HAL_StatusTypeDef status = HAL_OK;
 802866e:	2000      	movs	r0, #0
 8028670:	4770      	bx	lr
	...

08028674 <HAL_UART_UnRegisterRxEventCallback>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8028674:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8028678:	2b20      	cmp	r3, #32
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 802867a:	bf15      	itete	ne
 802867c:	f8d0 3090 	ldrne.w	r3, [r0, #144]	@ 0x90
    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
 8028680:	4b05      	ldreq	r3, [pc, #20]	@ (8028698 <HAL_UART_UnRegisterRxEventCallback+0x24>)
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8028682:	f043 0340 	orrne.w	r3, r3, #64	@ 0x40
    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
 8028686:	f8c0 30c0 	streq.w	r3, [r0, #192]	@ 0xc0
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 802868a:	bf16      	itet	ne
 802868c:	f8c0 3090 	strne.w	r3, [r0, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;
 8028690:	2000      	moveq	r0, #0
    status =  HAL_ERROR;
 8028692:	2001      	movne	r0, #1
}
 8028694:	4770      	bx	lr
 8028696:	bf00      	nop
 8028698:	080282e9 	.word	0x080282e9

0802869c <HAL_UART_Transmit_DMA>:
{
 802869c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 802869e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 80286a2:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80286a4:	2a20      	cmp	r2, #32
{
 80286a6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80286a8:	d149      	bne.n	802873e <HAL_UART_Transmit_DMA+0xa2>
    if ((pData == NULL) || (Size == 0U))
 80286aa:	2900      	cmp	r1, #0
 80286ac:	d034      	beq.n	8028718 <HAL_UART_Transmit_DMA+0x7c>
 80286ae:	2b00      	cmp	r3, #0
 80286b0:	d032      	beq.n	8028718 <HAL_UART_Transmit_DMA+0x7c>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80286b2:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80286b4:	2500      	movs	r5, #0
    huart->TxXferCount = Size;
 80286b6:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    huart->pTxBuffPtr  = pData;
 80286ba:	6501      	str	r1, [r0, #80]	@ 0x50
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80286bc:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->TxXferSize  = Size;
 80286c0:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80286c4:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80286c8:	6802      	ldr	r2, [r0, #0]
 80286ca:	2040      	movs	r0, #64	@ 0x40
 80286cc:	6210      	str	r0, [r2, #32]
    if (huart->hdmatx != NULL)
 80286ce:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80286d0:	b340      	cbz	r0, 8028724 <HAL_UART_Transmit_DMA+0x88>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80286d2:	4e1c      	ldr	r6, [pc, #112]	@ (8028744 <HAL_UART_Transmit_DMA+0xa8>)
 80286d4:	6606      	str	r6, [r0, #96]	@ 0x60
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80286d6:	4e1c      	ldr	r6, [pc, #112]	@ (8028748 <HAL_UART_Transmit_DMA+0xac>)
 80286d8:	6646      	str	r6, [r0, #100]	@ 0x64
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80286da:	4e1c      	ldr	r6, [pc, #112]	@ (802874c <HAL_UART_Transmit_DMA+0xb0>)
      huart->hdmatx->XferAbortCallback = NULL;
 80286dc:	e9c0 651a 	strd	r6, r5, [r0, #104]	@ 0x68
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80286e0:	68a5      	ldr	r5, [r4, #8]
 80286e2:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80286e6:	d103      	bne.n	80286f0 <HAL_UART_Transmit_DMA+0x54>
 80286e8:	6925      	ldr	r5, [r4, #16]
 80286ea:	b90d      	cbnz	r5, 80286f0 <HAL_UART_Transmit_DMA+0x54>
        nbByte = Size * 2U;
 80286ec:	005b      	lsls	r3, r3, #1
 80286ee:	b29b      	uxth	r3, r3
      if ((huart->hdmatx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80286f0:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 80286f2:	062d      	lsls	r5, r5, #24
 80286f4:	d512      	bpl.n	802871c <HAL_UART_Transmit_DMA+0x80>
        if ((huart->hdmatx->LinkedListQueue != NULL) && (huart->hdmatx->LinkedListQueue->Head != NULL))
 80286f6:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 80286f8:	b145      	cbz	r5, 802870c <HAL_UART_Transmit_DMA+0x70>
 80286fa:	682d      	ldr	r5, [r5, #0]
 80286fc:	b135      	cbz	r5, 802870c <HAL_UART_Transmit_DMA+0x70>
            (uint32_t)&huart->Instance->TDR;
 80286fe:	3228      	adds	r2, #40	@ 0x28
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = (uint32_t)huart->pTxBuffPtr;
 8028700:	e9c5 3102 	strd	r3, r1, [r5, #8]
          huart->hdmatx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] =
 8028704:	612a      	str	r2, [r5, #16]
          status = HAL_DMAEx_List_Start_IT(huart->hdmatx);
 8028706:	f7fa fe91 	bl	802342c <HAL_DMAEx_List_Start_IT>
      if (status != HAL_OK)
 802870a:	b158      	cbz	r0, 8028724 <HAL_UART_Transmit_DMA+0x88>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 802870c:	2310      	movs	r3, #16
 802870e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 8028712:	2320      	movs	r3, #32
 8028714:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_ERROR;
 8028718:	2001      	movs	r0, #1
}
 802871a:	bd70      	pop	{r4, r5, r6, pc}
        status = HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, nbByte);
 802871c:	3228      	adds	r2, #40	@ 0x28
 802871e:	f7fa fcf5 	bl	802310c <HAL_DMA_Start_IT>
 8028722:	e7f2      	b.n	802870a <HAL_UART_Transmit_DMA+0x6e>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8028724:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028726:	f102 0308 	add.w	r3, r2, #8
 802872a:	e853 3f00 	ldrex	r3, [r3]
 802872e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028732:	3208      	adds	r2, #8
 8028734:	e842 3000 	strex	r0, r3, [r2]
 8028738:	2800      	cmp	r0, #0
 802873a:	d1f3      	bne.n	8028724 <HAL_UART_Transmit_DMA+0x88>
 802873c:	e7ed      	b.n	802871a <HAL_UART_Transmit_DMA+0x7e>
    return HAL_BUSY;
 802873e:	2002      	movs	r0, #2
 8028740:	e7eb      	b.n	802871a <HAL_UART_Transmit_DMA+0x7e>
 8028742:	bf00      	nop
 8028744:	08028379 	.word	0x08028379
 8028748:	080283a3 	.word	0x080283a3
 802874c:	0802847b 	.word	0x0802847b

08028750 <HAL_UART_Abort>:
{
 8028750:	b510      	push	{r4, lr}
 8028752:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8028754:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028756:	e852 3f00 	ldrex	r3, [r2]
 802875a:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802875e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8028762:	6823      	ldr	r3, [r4, #0]
 8028764:	2900      	cmp	r1, #0
 8028766:	d1f5      	bne.n	8028754 <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8028768:	482c      	ldr	r0, [pc, #176]	@ (802881c <HAL_UART_Abort+0xcc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802876a:	f103 0208 	add.w	r2, r3, #8
 802876e:	e852 2f00 	ldrex	r2, [r2]
 8028772:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028774:	f103 0c08 	add.w	ip, r3, #8
 8028778:	e84c 2100 	strex	r1, r2, [ip]
 802877c:	2900      	cmp	r1, #0
 802877e:	d1f4      	bne.n	802876a <HAL_UART_Abort+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8028780:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8028782:	2a01      	cmp	r2, #1
 8028784:	d107      	bne.n	8028796 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028786:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 802878a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802878e:	e843 2100 	strex	r1, r2, [r3]
 8028792:	2900      	cmp	r1, #0
 8028794:	d1f7      	bne.n	8028786 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8028796:	689b      	ldr	r3, [r3, #8]
 8028798:	061a      	lsls	r2, r3, #24
 802879a:	d50f      	bpl.n	80287bc <HAL_UART_Abort+0x6c>
    if (huart->hdmatx != NULL)
 802879c:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 802879e:	b168      	cbz	r0, 80287bc <HAL_UART_Abort+0x6c>
      huart->hdmatx->XferAbortCallback = NULL;
 80287a0:	2300      	movs	r3, #0
 80287a2:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80287a4:	f7fa fcef 	bl	8023186 <HAL_DMA_Abort>
 80287a8:	b140      	cbz	r0, 80287bc <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80287aa:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80287ac:	f7fa fe09 	bl	80233c2 <HAL_DMA_GetError>
 80287b0:	2810      	cmp	r0, #16
 80287b2:	d103      	bne.n	80287bc <HAL_UART_Abort+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80287b4:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80287b8:	2003      	movs	r0, #3
}
 80287ba:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80287bc:	6823      	ldr	r3, [r4, #0]
 80287be:	689b      	ldr	r3, [r3, #8]
 80287c0:	065b      	lsls	r3, r3, #25
 80287c2:	d50d      	bpl.n	80287e0 <HAL_UART_Abort+0x90>
    if (huart->hdmarx != NULL)
 80287c4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80287c8:	b150      	cbz	r0, 80287e0 <HAL_UART_Abort+0x90>
      huart->hdmarx->XferAbortCallback = NULL;
 80287ca:	2300      	movs	r3, #0
 80287cc:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80287ce:	f7fa fcda 	bl	8023186 <HAL_DMA_Abort>
 80287d2:	b128      	cbz	r0, 80287e0 <HAL_UART_Abort+0x90>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80287d4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80287d8:	f7fa fdf3 	bl	80233c2 <HAL_DMA_GetError>
 80287dc:	2810      	cmp	r0, #16
 80287de:	d0e9      	beq.n	80287b4 <HAL_UART_Abort+0x64>
  huart->TxXferCount = 0U;
 80287e0:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80287e2:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 80287e4:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80287e8:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80287ec:	6823      	ldr	r3, [r4, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80287ee:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80287f0:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80287f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80287f4:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80287f8:	bf02      	ittt	eq
 80287fa:	699a      	ldreq	r2, [r3, #24]
 80287fc:	f042 0210 	orreq.w	r2, r2, #16
 8028800:	619a      	streq	r2, [r3, #24]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8028802:	699a      	ldr	r2, [r3, #24]
 8028804:	f042 0208 	orr.w	r2, r2, #8
 8028808:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 802880a:	2320      	movs	r3, #32
 802880c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8028810:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028814:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028816:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
  return HAL_OK;
 802881a:	e7ce      	b.n	80287ba <HAL_UART_Abort+0x6a>
 802881c:	ef7ffffe 	.word	0xef7ffffe

08028820 <HAL_UART_AbortTransmit>:
{
 8028820:	b510      	push	{r4, lr}
 8028822:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8028824:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028826:	e852 3f00 	ldrex	r3, [r2]
 802882a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802882e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8028832:	6822      	ldr	r2, [r4, #0]
 8028834:	2900      	cmp	r1, #0
 8028836:	d1f5      	bne.n	8028824 <HAL_UART_AbortTransmit+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028838:	f102 0308 	add.w	r3, r2, #8
 802883c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8028840:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028844:	f102 0008 	add.w	r0, r2, #8
 8028848:	e840 3100 	strex	r1, r3, [r0]
 802884c:	2900      	cmp	r1, #0
 802884e:	d1f3      	bne.n	8028838 <HAL_UART_AbortTransmit+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8028850:	6893      	ldr	r3, [r2, #8]
 8028852:	061b      	lsls	r3, r3, #24
 8028854:	d50e      	bpl.n	8028874 <HAL_UART_AbortTransmit+0x54>
    if (huart->hdmatx != NULL)
 8028856:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8028858:	b160      	cbz	r0, 8028874 <HAL_UART_AbortTransmit+0x54>
      huart->hdmatx->XferAbortCallback = NULL;
 802885a:	66c1      	str	r1, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 802885c:	f7fa fc93 	bl	8023186 <HAL_DMA_Abort>
 8028860:	b140      	cbz	r0, 8028874 <HAL_UART_AbortTransmit+0x54>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8028862:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8028864:	f7fa fdad 	bl	80233c2 <HAL_DMA_GetError>
 8028868:	2810      	cmp	r0, #16
 802886a:	d103      	bne.n	8028874 <HAL_UART_AbortTransmit+0x54>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 802886c:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8028870:	2003      	movs	r0, #3
}
 8028872:	bd10      	pop	{r4, pc}
  huart->TxXferCount = 0U;
 8028874:	2300      	movs	r3, #0
 8028876:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 802887a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  return HAL_OK;
 802887c:	2000      	movs	r0, #0
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 802887e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8028882:	bf01      	itttt	eq
 8028884:	6822      	ldreq	r2, [r4, #0]
 8028886:	6993      	ldreq	r3, [r2, #24]
 8028888:	f043 0310 	orreq.w	r3, r3, #16
 802888c:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 802888e:	2320      	movs	r3, #32
 8028890:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  return HAL_OK;
 8028894:	e7ed      	b.n	8028872 <HAL_UART_AbortTransmit+0x52>
	...

08028898 <HAL_UART_IRQHandler>:
{
 8028898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 802889c:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80288a0:	6803      	ldr	r3, [r0, #0]
{
 80288a2:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80288a4:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80288a6:	681a      	ldr	r2, [r3, #0]
  if (errorflags == 0U)
 80288a8:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80288aa:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80288ac:	d10f      	bne.n	80288ce <HAL_UART_IRQHandler+0x36>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80288ae:	068e      	lsls	r6, r1, #26
 80288b0:	f140 808a 	bpl.w	80289c8 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80288b4:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80288b8:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 80288bc:	433e      	orrs	r6, r7
 80288be:	f000 8083 	beq.w	80289c8 <HAL_UART_IRQHandler+0x130>
      if (huart->RxISR != NULL)
 80288c2:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 80288c4:	2b00      	cmp	r3, #0
 80288c6:	d07d      	beq.n	80289c4 <HAL_UART_IRQHandler+0x12c>
}
 80288c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    huart->RxFifoFullCallback(huart);
 80288cc:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80288ce:	4e9f      	ldr	r6, [pc, #636]	@ (8028b4c <HAL_UART_IRQHandler+0x2b4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80288d0:	489f      	ldr	r0, [pc, #636]	@ (8028b50 <HAL_UART_IRQHandler+0x2b8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80288d2:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80288d4:	4010      	ands	r0, r2
 80288d6:	4330      	orrs	r0, r6
 80288d8:	d076      	beq.n	80289c8 <HAL_UART_IRQHandler+0x130>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80288da:	07cf      	lsls	r7, r1, #31
 80288dc:	d509      	bpl.n	80288f2 <HAL_UART_IRQHandler+0x5a>
 80288de:	05d0      	lsls	r0, r2, #23
 80288e0:	d507      	bpl.n	80288f2 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80288e2:	2001      	movs	r0, #1
 80288e4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80288e6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80288ea:	f040 0001 	orr.w	r0, r0, #1
 80288ee:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80288f2:	078f      	lsls	r7, r1, #30
 80288f4:	d509      	bpl.n	802890a <HAL_UART_IRQHandler+0x72>
 80288f6:	07e8      	lsls	r0, r5, #31
 80288f8:	d507      	bpl.n	802890a <HAL_UART_IRQHandler+0x72>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80288fa:	2002      	movs	r0, #2
 80288fc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80288fe:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8028902:	f040 0004 	orr.w	r0, r0, #4
 8028906:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 802890a:	074f      	lsls	r7, r1, #29
 802890c:	d509      	bpl.n	8028922 <HAL_UART_IRQHandler+0x8a>
 802890e:	07e8      	lsls	r0, r5, #31
 8028910:	d507      	bpl.n	8028922 <HAL_UART_IRQHandler+0x8a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8028912:	2004      	movs	r0, #4
 8028914:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8028916:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 802891a:	f040 0002 	orr.w	r0, r0, #2
 802891e:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8028922:	070f      	lsls	r7, r1, #28
 8028924:	d50b      	bpl.n	802893e <HAL_UART_IRQHandler+0xa6>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8028926:	f002 0020 	and.w	r0, r2, #32
 802892a:	4330      	orrs	r0, r6
 802892c:	d007      	beq.n	802893e <HAL_UART_IRQHandler+0xa6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 802892e:	2008      	movs	r0, #8
 8028930:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8028932:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8028936:	f040 0008 	orr.w	r0, r0, #8
 802893a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 802893e:	050e      	lsls	r6, r1, #20
 8028940:	d50a      	bpl.n	8028958 <HAL_UART_IRQHandler+0xc0>
 8028942:	0150      	lsls	r0, r2, #5
 8028944:	d508      	bpl.n	8028958 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028946:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 802894a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 802894c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8028950:	f043 0320 	orr.w	r3, r3, #32
 8028954:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8028958:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 802895c:	b393      	cbz	r3, 80289c4 <HAL_UART_IRQHandler+0x12c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 802895e:	068b      	lsls	r3, r1, #26
 8028960:	d509      	bpl.n	8028976 <HAL_UART_IRQHandler+0xde>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8028962:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8028966:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 802896a:	432a      	orrs	r2, r5
 802896c:	d003      	beq.n	8028976 <HAL_UART_IRQHandler+0xde>
        if (huart->RxISR != NULL)
 802896e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8028970:	b10b      	cbz	r3, 8028976 <HAL_UART_IRQHandler+0xde>
          huart->RxISR(huart);
 8028972:	4620      	mov	r0, r4
 8028974:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8028976:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 8028978:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 802897c:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 802897e:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8028982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8028986:	ea53 0502 	orrs.w	r5, r3, r2
 802898a:	d015      	beq.n	80289b8 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 802898c:	4620      	mov	r0, r4
 802898e:	f7ff fcc7 	bl	8028320 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8028992:	68b3      	ldr	r3, [r6, #8]
 8028994:	065f      	lsls	r7, r3, #25
 8028996:	d50c      	bpl.n	80289b2 <HAL_UART_IRQHandler+0x11a>
          if (huart->hdmarx != NULL)
 8028998:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 802899c:	b14b      	cbz	r3, 80289b2 <HAL_UART_IRQHandler+0x11a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802899e:	4a6d      	ldr	r2, [pc, #436]	@ (8028b54 <HAL_UART_IRQHandler+0x2bc>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80289a0:	4618      	mov	r0, r3
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80289a2:	66da      	str	r2, [r3, #108]	@ 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80289a4:	f7fa fc39 	bl	802321a <HAL_DMA_Abort_IT>
 80289a8:	b160      	cbz	r0, 80289c4 <HAL_UART_IRQHandler+0x12c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80289aa:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80289ae:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80289b0:	e78a      	b.n	80288c8 <HAL_UART_IRQHandler+0x30>
          huart->ErrorCallback(huart);
 80289b2:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80289b6:	e787      	b.n	80288c8 <HAL_UART_IRQHandler+0x30>
        huart->ErrorCallback(huart);
 80289b8:	4620      	mov	r0, r4
 80289ba:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80289be:	4798      	blx	r3
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80289c0:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 80289c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80289c8:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80289ca:	2801      	cmp	r0, #1
 80289cc:	f040 8084 	bne.w	8028ad8 <HAL_UART_IRQHandler+0x240>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80289d0:	06ce      	lsls	r6, r1, #27
 80289d2:	f140 8081 	bpl.w	8028ad8 <HAL_UART_IRQHandler+0x240>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80289d6:	06d0      	lsls	r0, r2, #27
 80289d8:	d57e      	bpl.n	8028ad8 <HAL_UART_IRQHandler+0x240>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80289da:	2210      	movs	r2, #16
 80289dc:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80289de:	6899      	ldr	r1, [r3, #8]
          && (nb_remaining_rx_data < huart->RxXferSize))
 80289e0:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80289e4:	0649      	lsls	r1, r1, #25
 80289e6:	d549      	bpl.n	8028a7c <HAL_UART_IRQHandler+0x1e4>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80289e8:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80289ec:	6801      	ldr	r1, [r0, #0]
 80289ee:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 80289f0:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 80289f2:	2900      	cmp	r1, #0
 80289f4:	d038      	beq.n	8028a68 <HAL_UART_IRQHandler+0x1d0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80289f6:	4291      	cmp	r1, r2
 80289f8:	d236      	bcs.n	8028a68 <HAL_UART_IRQHandler+0x1d0>
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80289fa:	6d02      	ldr	r2, [r0, #80]	@ 0x50
        huart->RxXferCount = nb_remaining_rx_data;
 80289fc:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8028a00:	2a81      	cmp	r2, #129	@ 0x81
 8028a02:	d023      	beq.n	8028a4c <HAL_UART_IRQHandler+0x1b4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a04:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8028a08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a0c:	e843 2100 	strex	r1, r2, [r3]
 8028a10:	2900      	cmp	r1, #0
 8028a12:	d1f7      	bne.n	8028a04 <HAL_UART_IRQHandler+0x16c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a14:	f103 0208 	add.w	r2, r3, #8
 8028a18:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8028a1c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a20:	f103 0008 	add.w	r0, r3, #8
 8028a24:	e840 2100 	strex	r1, r2, [r0]
 8028a28:	2900      	cmp	r1, #0
 8028a2a:	d1f3      	bne.n	8028a14 <HAL_UART_IRQHandler+0x17c>
          huart->RxState = HAL_UART_STATE_READY;
 8028a2c:	2220      	movs	r2, #32
 8028a2e:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028a32:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a34:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8028a38:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a3c:	e843 2100 	strex	r1, r2, [r3]
 8028a40:	2900      	cmp	r1, #0
 8028a42:	d1f7      	bne.n	8028a34 <HAL_UART_IRQHandler+0x19c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8028a44:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8028a48:	f7fa fb9d 	bl	8023186 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8028a4c:	2302      	movs	r3, #2
 8028a4e:	6723      	str	r3, [r4, #112]	@ 0x70
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8028a50:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8028a54:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8028a58:	1ac9      	subs	r1, r1, r3
 8028a5a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 8028a5e:	b289      	uxth	r1, r1
        huart->RxEventCallback(huart, nb_rx_data);
 8028a60:	4620      	mov	r0, r4
}
 8028a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        huart->RxEventCallback(huart, nb_rx_data);
 8028a66:	4718      	bx	r3
        if (nb_remaining_rx_data == huart->RxXferSize)
 8028a68:	4291      	cmp	r1, r2
 8028a6a:	d1ab      	bne.n	80289c4 <HAL_UART_IRQHandler+0x12c>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8028a6c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8028a6e:	2b81      	cmp	r3, #129	@ 0x81
 8028a70:	d1a8      	bne.n	80289c4 <HAL_UART_IRQHandler+0x12c>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8028a72:	2302      	movs	r3, #2
 8028a74:	6723      	str	r3, [r4, #112]	@ 0x70
        huart->RxEventCallback(huart, nb_rx_data);
 8028a76:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
 8028a7a:	e7f1      	b.n	8028a60 <HAL_UART_IRQHandler+0x1c8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028a7c:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8028a80:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028a84:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8028a86:	b280      	uxth	r0, r0
 8028a88:	2800      	cmp	r0, #0
 8028a8a:	d09b      	beq.n	80289c4 <HAL_UART_IRQHandler+0x12c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8028a8c:	1a52      	subs	r2, r2, r1
 8028a8e:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8028a90:	2900      	cmp	r1, #0
 8028a92:	d097      	beq.n	80289c4 <HAL_UART_IRQHandler+0x12c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028a94:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028a98:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028a9c:	e843 2000 	strex	r0, r2, [r3]
 8028aa0:	2800      	cmp	r0, #0
 8028aa2:	d1f7      	bne.n	8028a94 <HAL_UART_IRQHandler+0x1fc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8028aa4:	4d2c      	ldr	r5, [pc, #176]	@ (8028b58 <HAL_UART_IRQHandler+0x2c0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028aa6:	f103 0208 	add.w	r2, r3, #8
 8028aaa:	e852 2f00 	ldrex	r2, [r2]
 8028aae:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028ab0:	f103 0608 	add.w	r6, r3, #8
 8028ab4:	e846 2000 	strex	r0, r2, [r6]
 8028ab8:	2800      	cmp	r0, #0
 8028aba:	d1f4      	bne.n	8028aa6 <HAL_UART_IRQHandler+0x20e>
        huart->RxState = HAL_UART_STATE_READY;
 8028abc:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8028abe:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8028ac0:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028ac4:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028ac6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8028aca:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028ace:	e843 2000 	strex	r0, r2, [r3]
 8028ad2:	2800      	cmp	r0, #0
 8028ad4:	d1f7      	bne.n	8028ac6 <HAL_UART_IRQHandler+0x22e>
 8028ad6:	e7cc      	b.n	8028a72 <HAL_UART_IRQHandler+0x1da>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8028ad8:	02cf      	lsls	r7, r1, #11
 8028ada:	d508      	bpl.n	8028aee <HAL_UART_IRQHandler+0x256>
 8028adc:	026e      	lsls	r6, r5, #9
 8028ade:	d506      	bpl.n	8028aee <HAL_UART_IRQHandler+0x256>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8028ae0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8028ae4:	621a      	str	r2, [r3, #32]
    huart->WakeupCallback(huart);
 8028ae6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
    huart->RxFifoFullCallback(huart);
 8028aea:	4620      	mov	r0, r4
 8028aec:	e6ec      	b.n	80288c8 <HAL_UART_IRQHandler+0x30>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8028aee:	0608      	lsls	r0, r1, #24
 8028af0:	d509      	bpl.n	8028b06 <HAL_UART_IRQHandler+0x26e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8028af2:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8028af6:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 8028afa:	4328      	orrs	r0, r5
 8028afc:	d003      	beq.n	8028b06 <HAL_UART_IRQHandler+0x26e>
    if (huart->TxISR != NULL)
 8028afe:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8028b00:	2b00      	cmp	r3, #0
 8028b02:	d1f2      	bne.n	8028aea <HAL_UART_IRQHandler+0x252>
 8028b04:	e75e      	b.n	80289c4 <HAL_UART_IRQHandler+0x12c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8028b06:	064f      	lsls	r7, r1, #25
 8028b08:	d510      	bpl.n	8028b2c <HAL_UART_IRQHandler+0x294>
 8028b0a:	0656      	lsls	r6, r2, #25
 8028b0c:	d50e      	bpl.n	8028b2c <HAL_UART_IRQHandler+0x294>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028b0e:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8028b12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028b16:	e843 2100 	strex	r1, r2, [r3]
 8028b1a:	2900      	cmp	r1, #0
 8028b1c:	d1f7      	bne.n	8028b0e <HAL_UART_IRQHandler+0x276>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8028b1e:	2320      	movs	r3, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8028b20:	67a1      	str	r1, [r4, #120]	@ 0x78
  huart->gState = HAL_UART_STATE_READY;
 8028b22:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8028b26:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8028b2a:	e7de      	b.n	8028aea <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8028b2c:	020d      	lsls	r5, r1, #8
 8028b2e:	d504      	bpl.n	8028b3a <HAL_UART_IRQHandler+0x2a2>
 8028b30:	0050      	lsls	r0, r2, #1
 8028b32:	d502      	bpl.n	8028b3a <HAL_UART_IRQHandler+0x2a2>
    huart->TxFifoEmptyCallback(huart);
 8028b34:	f8d4 30bc 	ldr.w	r3, [r4, #188]	@ 0xbc
 8028b38:	e7d7      	b.n	8028aea <HAL_UART_IRQHandler+0x252>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8028b3a:	01cb      	lsls	r3, r1, #7
 8028b3c:	f57f af42 	bpl.w	80289c4 <HAL_UART_IRQHandler+0x12c>
 8028b40:	2a00      	cmp	r2, #0
 8028b42:	f6bf af3f 	bge.w	80289c4 <HAL_UART_IRQHandler+0x12c>
    huart->RxFifoFullCallback(huart);
 8028b46:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
 8028b4a:	e7ce      	b.n	8028aea <HAL_UART_IRQHandler+0x252>
 8028b4c:	10000001 	.word	0x10000001
 8028b50:	04000120 	.word	0x04000120
 8028b54:	080284c7 	.word	0x080284c7
 8028b58:	effffffe 	.word	0xeffffffe

08028b5c <UART_InitCallbacksToDefault>:
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8028b5c:	4b12      	ldr	r3, [pc, #72]	@ (8028ba8 <UART_InitCallbacksToDefault+0x4c>)
 8028b5e:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8028b62:	4b12      	ldr	r3, [pc, #72]	@ (8028bac <UART_InitCallbacksToDefault+0x50>)
 8028b64:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8028b68:	4b11      	ldr	r3, [pc, #68]	@ (8028bb0 <UART_InitCallbacksToDefault+0x54>)
 8028b6a:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8028b6e:	4b11      	ldr	r3, [pc, #68]	@ (8028bb4 <UART_InitCallbacksToDefault+0x58>)
 8028b70:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8028b74:	4b10      	ldr	r3, [pc, #64]	@ (8028bb8 <UART_InitCallbacksToDefault+0x5c>)
 8028b76:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8028b7a:	4b10      	ldr	r3, [pc, #64]	@ (8028bbc <UART_InitCallbacksToDefault+0x60>)
 8028b7c:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8028b80:	4b0f      	ldr	r3, [pc, #60]	@ (8028bc0 <UART_InitCallbacksToDefault+0x64>)
 8028b82:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8028b86:	4b0f      	ldr	r3, [pc, #60]	@ (8028bc4 <UART_InitCallbacksToDefault+0x68>)
 8028b88:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8028b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8028bc8 <UART_InitCallbacksToDefault+0x6c>)
 8028b8e:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8028b92:	4b0e      	ldr	r3, [pc, #56]	@ (8028bcc <UART_InitCallbacksToDefault+0x70>)
 8028b94:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8028b98:	4b0d      	ldr	r3, [pc, #52]	@ (8028bd0 <UART_InitCallbacksToDefault+0x74>)
 8028b9a:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8028b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8028bd4 <UART_InitCallbacksToDefault+0x78>)
 8028ba0:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
}
 8028ba4:	4770      	bx	lr
 8028ba6:	bf00      	nop
 8028ba8:	080284d9 	.word	0x080284d9
 8028bac:	080284d7 	.word	0x080284d7
 8028bb0:	080284dd 	.word	0x080284dd
 8028bb4:	080284db 	.word	0x080284db
 8028bb8:	080284df 	.word	0x080284df
 8028bbc:	080284e1 	.word	0x080284e1
 8028bc0:	080284e3 	.word	0x080284e3
 8028bc4:	080284d5 	.word	0x080284d5
 8028bc8:	08029161 	.word	0x08029161
 8028bcc:	08029163 	.word	0x08029163
 8028bd0:	08029165 	.word	0x08029165
 8028bd4:	080282e9 	.word	0x080282e9

08028bd8 <UART_SetConfig>:
{
 8028bd8:	b538      	push	{r3, r4, r5, lr}
 8028bda:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8028bdc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028bde:	69c1      	ldr	r1, [r0, #28]
 8028be0:	6882      	ldr	r2, [r0, #8]
 8028be2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028be4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028be6:	4302      	orrs	r2, r0
 8028be8:	6960      	ldr	r0, [r4, #20]
 8028bea:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028bec:	4877      	ldr	r0, [pc, #476]	@ (8028dcc <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8028bee:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8028bf0:	4028      	ands	r0, r5
 8028bf2:	4302      	orrs	r2, r0
 8028bf4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8028bf6:	685a      	ldr	r2, [r3, #4]
 8028bf8:	68e0      	ldr	r0, [r4, #12]
 8028bfa:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8028bfe:	4302      	orrs	r2, r0
 8028c00:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8028c02:	4a73      	ldr	r2, [pc, #460]	@ (8028dd0 <UART_SetConfig+0x1f8>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8028c04:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8028c06:	4293      	cmp	r3, r2
 8028c08:	d005      	beq.n	8028c16 <UART_SetConfig+0x3e>
 8028c0a:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028c0e:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8028c10:	bf1c      	itt	ne
 8028c12:	6a22      	ldrne	r2, [r4, #32]
 8028c14:	4310      	orrne	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8028c16:	689a      	ldr	r2, [r3, #8]
 8028c18:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8028c1c:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8028c20:	4302      	orrs	r2, r0
 8028c22:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8028c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8028c26:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8028c28:	f022 020f 	bic.w	r2, r2, #15
 8028c2c:	4302      	orrs	r2, r0
 8028c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028c30:	4a68      	ldr	r2, [pc, #416]	@ (8028dd4 <UART_SetConfig+0x1fc>)
 8028c32:	4293      	cmp	r3, r2
 8028c34:	d072      	beq.n	8028d1c <UART_SetConfig+0x144>
 8028c36:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8028c3a:	4293      	cmp	r3, r2
 8028c3c:	f000 8093 	beq.w	8028d66 <UART_SetConfig+0x18e>
 8028c40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c44:	4293      	cmp	r3, r2
 8028c46:	f000 8090 	beq.w	8028d6a <UART_SetConfig+0x192>
 8028c4a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c4e:	4293      	cmp	r3, r2
 8028c50:	f000 808d 	beq.w	8028d6e <UART_SetConfig+0x196>
 8028c54:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c58:	4293      	cmp	r3, r2
 8028c5a:	f000 808a 	beq.w	8028d72 <UART_SetConfig+0x19a>
 8028c5e:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8028c62:	4293      	cmp	r3, r2
 8028c64:	f000 8087 	beq.w	8028d76 <UART_SetConfig+0x19e>
 8028c68:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8028c6c:	4293      	cmp	r3, r2
 8028c6e:	f000 8084 	beq.w	8028d7a <UART_SetConfig+0x1a2>
 8028c72:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c76:	4293      	cmp	r3, r2
 8028c78:	f000 8081 	beq.w	8028d7e <UART_SetConfig+0x1a6>
 8028c7c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c80:	4293      	cmp	r3, r2
 8028c82:	d07e      	beq.n	8028d82 <UART_SetConfig+0x1aa>
 8028c84:	f5a2 52c0 	sub.w	r2, r2, #6144	@ 0x1800
 8028c88:	4293      	cmp	r3, r2
 8028c8a:	d07d      	beq.n	8028d88 <UART_SetConfig+0x1b0>
 8028c8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8028c90:	4293      	cmp	r3, r2
 8028c92:	d07c      	beq.n	8028d8e <UART_SetConfig+0x1b6>
 8028c94:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8028c98:	4293      	cmp	r3, r2
 8028c9a:	d07b      	beq.n	8028d94 <UART_SetConfig+0x1bc>
 8028c9c:	4a4c      	ldr	r2, [pc, #304]	@ (8028dd0 <UART_SetConfig+0x1f8>)
 8028c9e:	4293      	cmp	r3, r2
 8028ca0:	d01c      	beq.n	8028cdc <UART_SetConfig+0x104>
  if (UART_INSTANCE_LOWPOWER(huart))
 8028ca2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
 8028ca6:	4293      	cmp	r3, r2
 8028ca8:	f04f 0000 	mov.w	r0, #0
 8028cac:	d137      	bne.n	8028d1e <UART_SetConfig+0x146>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028cae:	2100      	movs	r1, #0
 8028cb0:	f7fd fa8a 	bl	80261c8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028cb4:	b380      	cbz	r0, 8028d18 <UART_SetConfig+0x140>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028cb6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028cb8:	4a47      	ldr	r2, [pc, #284]	@ (8028dd8 <UART_SetConfig+0x200>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028cba:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028cbc:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028cc0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8028cc4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028cc8:	4299      	cmp	r1, r3
 8028cca:	d90a      	bls.n	8028ce2 <UART_SetConfig+0x10a>
        ret = HAL_ERROR;
 8028ccc:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 8028cce:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8028cd2:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8028cd4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8028cd6:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8028cda:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028cdc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8028ce0:	e7e5      	b.n	8028cae <UART_SetConfig+0xd6>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8028ce2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8028ce6:	d8f1      	bhi.n	8028ccc <UART_SetConfig+0xf4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028ce8:	2300      	movs	r3, #0
 8028cea:	4619      	mov	r1, r3
 8028cec:	f7f8 f994 	bl	8021018 <__aeabi_uldivmod>
 8028cf0:	0209      	lsls	r1, r1, #8
 8028cf2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8028cf6:	086b      	lsrs	r3, r5, #1
 8028cf8:	0200      	lsls	r0, r0, #8
 8028cfa:	18c0      	adds	r0, r0, r3
 8028cfc:	462a      	mov	r2, r5
 8028cfe:	f04f 0300 	mov.w	r3, #0
 8028d02:	f141 0100 	adc.w	r1, r1, #0
 8028d06:	f7f8 f987 	bl	8021018 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8028d0a:	4b34      	ldr	r3, [pc, #208]	@ (8028ddc <UART_SetConfig+0x204>)
 8028d0c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8028d10:	429a      	cmp	r2, r3
 8028d12:	d8db      	bhi.n	8028ccc <UART_SetConfig+0xf4>
          huart->Instance->BRR = usartdiv;
 8028d14:	6823      	ldr	r3, [r4, #0]
 8028d16:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8028d18:	2000      	movs	r0, #0
 8028d1a:	e7d8      	b.n	8028cce <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028d1c:	2001      	movs	r0, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8028d1e:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028d22:	f04f 0100 	mov.w	r1, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8028d26:	d138      	bne.n	8028d9a <UART_SetConfig+0x1c2>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028d28:	f7fd fa4e 	bl	80261c8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028d2c:	2800      	cmp	r0, #0
 8028d2e:	d0f3      	beq.n	8028d18 <UART_SetConfig+0x140>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028d30:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028d32:	4b29      	ldr	r3, [pc, #164]	@ (8028dd8 <UART_SetConfig+0x200>)
 8028d34:	6862      	ldr	r2, [r4, #4]
 8028d36:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8028d3a:	fbb0 f0f3 	udiv	r0, r0, r3
 8028d3e:	0853      	lsrs	r3, r2, #1
 8028d40:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8028d44:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8028d48:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8028d4c:	f1a3 0110 	sub.w	r1, r3, #16
 8028d50:	4291      	cmp	r1, r2
 8028d52:	d8bb      	bhi.n	8028ccc <UART_SetConfig+0xf4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8028d54:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8028d58:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8028d5a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8028d5c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8028d60:	4313      	orrs	r3, r2
 8028d62:	60cb      	str	r3, [r1, #12]
 8028d64:	e7d8      	b.n	8028d18 <UART_SetConfig+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8028d66:	2002      	movs	r0, #2
 8028d68:	e7d9      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d6a:	2004      	movs	r0, #4
 8028d6c:	e7d7      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d6e:	2008      	movs	r0, #8
 8028d70:	e7d5      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d72:	2010      	movs	r0, #16
 8028d74:	e7d3      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d76:	2020      	movs	r0, #32
 8028d78:	e7d1      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d7a:	2040      	movs	r0, #64	@ 0x40
 8028d7c:	e7cf      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d7e:	2080      	movs	r0, #128	@ 0x80
 8028d80:	e7cd      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d82:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8028d86:	e7ca      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d88:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8028d8c:	e7c7      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d8e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8028d92:	e7c4      	b.n	8028d1e <UART_SetConfig+0x146>
 8028d94:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8028d98:	e7c1      	b.n	8028d1e <UART_SetConfig+0x146>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8028d9a:	f7fd fa15 	bl	80261c8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8028d9e:	2800      	cmp	r0, #0
 8028da0:	d0ba      	beq.n	8028d18 <UART_SetConfig+0x140>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8028da2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8028da4:	4b0c      	ldr	r3, [pc, #48]	@ (8028dd8 <UART_SetConfig+0x200>)
 8028da6:	6862      	ldr	r2, [r4, #4]
 8028da8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8028dac:	fbb0 f3f3 	udiv	r3, r0, r3
 8028db0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8028db4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8028db8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8028dbc:	f1a3 0110 	sub.w	r1, r3, #16
 8028dc0:	4291      	cmp	r1, r2
 8028dc2:	d883      	bhi.n	8028ccc <UART_SetConfig+0xf4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8028dc4:	6822      	ldr	r2, [r4, #0]
 8028dc6:	60d3      	str	r3, [r2, #12]
 8028dc8:	e7a6      	b.n	8028d18 <UART_SetConfig+0x140>
 8028dca:	bf00      	nop
 8028dcc:	cfff69f3 	.word	0xcfff69f3
 8028dd0:	44002400 	.word	0x44002400
 8028dd4:	40013800 	.word	0x40013800
 8028dd8:	0802c398 	.word	0x0802c398
 8028ddc:	000ffcff 	.word	0x000ffcff

08028de0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8028de0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8028de2:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8028de4:	071a      	lsls	r2, r3, #28
 8028de6:	d506      	bpl.n	8028df6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8028de8:	6801      	ldr	r1, [r0, #0]
 8028dea:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8028dec:	684a      	ldr	r2, [r1, #4]
 8028dee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8028df2:	4322      	orrs	r2, r4
 8028df4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8028df6:	07dc      	lsls	r4, r3, #31
 8028df8:	d506      	bpl.n	8028e08 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8028dfa:	6801      	ldr	r1, [r0, #0]
 8028dfc:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8028dfe:	684a      	ldr	r2, [r1, #4]
 8028e00:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8028e04:	4322      	orrs	r2, r4
 8028e06:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8028e08:	0799      	lsls	r1, r3, #30
 8028e0a:	d506      	bpl.n	8028e1a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8028e0c:	6801      	ldr	r1, [r0, #0]
 8028e0e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8028e10:	684a      	ldr	r2, [r1, #4]
 8028e12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8028e16:	4322      	orrs	r2, r4
 8028e18:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8028e1a:	075a      	lsls	r2, r3, #29
 8028e1c:	d506      	bpl.n	8028e2c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8028e1e:	6801      	ldr	r1, [r0, #0]
 8028e20:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8028e22:	684a      	ldr	r2, [r1, #4]
 8028e24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8028e28:	4322      	orrs	r2, r4
 8028e2a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8028e2c:	06dc      	lsls	r4, r3, #27
 8028e2e:	d506      	bpl.n	8028e3e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8028e30:	6801      	ldr	r1, [r0, #0]
 8028e32:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8028e34:	688a      	ldr	r2, [r1, #8]
 8028e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8028e3a:	4322      	orrs	r2, r4
 8028e3c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8028e3e:	0699      	lsls	r1, r3, #26
 8028e40:	d506      	bpl.n	8028e50 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8028e42:	6801      	ldr	r1, [r0, #0]
 8028e44:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8028e46:	688a      	ldr	r2, [r1, #8]
 8028e48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8028e4c:	4322      	orrs	r2, r4
 8028e4e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8028e50:	065a      	lsls	r2, r3, #25
 8028e52:	d510      	bpl.n	8028e76 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8028e54:	6801      	ldr	r1, [r0, #0]
 8028e56:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8028e58:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8028e5a:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8028e5e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8028e62:	ea42 0204 	orr.w	r2, r2, r4
 8028e66:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8028e68:	d105      	bne.n	8028e76 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8028e6a:	684a      	ldr	r2, [r1, #4]
 8028e6c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8028e6e:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8028e72:	4322      	orrs	r2, r4
 8028e74:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8028e76:	061b      	lsls	r3, r3, #24
 8028e78:	d506      	bpl.n	8028e88 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8028e7a:	6802      	ldr	r2, [r0, #0]
 8028e7c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8028e7e:	6853      	ldr	r3, [r2, #4]
 8028e80:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8028e84:	430b      	orrs	r3, r1
 8028e86:	6053      	str	r3, [r2, #4]
}
 8028e88:	bd10      	pop	{r4, pc}

08028e8a <UART_WaitOnFlagUntilTimeout>:
{
 8028e8a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8028e8e:	4604      	mov	r4, r0
 8028e90:	460d      	mov	r5, r1
 8028e92:	4617      	mov	r7, r2
 8028e94:	4698      	mov	r8, r3
 8028e96:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8028e9a:	6822      	ldr	r2, [r4, #0]
 8028e9c:	69d3      	ldr	r3, [r2, #28]
 8028e9e:	ea35 0303 	bics.w	r3, r5, r3
 8028ea2:	bf0c      	ite	eq
 8028ea4:	2301      	moveq	r3, #1
 8028ea6:	2300      	movne	r3, #0
 8028ea8:	42bb      	cmp	r3, r7
 8028eaa:	d001      	beq.n	8028eb0 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8028eac:	2000      	movs	r0, #0
 8028eae:	e022      	b.n	8028ef6 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8028eb0:	f1b9 3fff 	cmp.w	r9, #4294967295
 8028eb4:	d0f2      	beq.n	8028e9c <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8028eb6:	f7f9 f835 	bl	8021f24 <HAL_GetTick>
 8028eba:	eba0 0008 	sub.w	r0, r0, r8
 8028ebe:	4548      	cmp	r0, r9
 8028ec0:	d829      	bhi.n	8028f16 <UART_WaitOnFlagUntilTimeout+0x8c>
 8028ec2:	f1b9 0f00 	cmp.w	r9, #0
 8028ec6:	d026      	beq.n	8028f16 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8028ec8:	6821      	ldr	r1, [r4, #0]
 8028eca:	680b      	ldr	r3, [r1, #0]
 8028ecc:	075a      	lsls	r2, r3, #29
 8028ece:	d5e4      	bpl.n	8028e9a <UART_WaitOnFlagUntilTimeout+0x10>
 8028ed0:	2d80      	cmp	r5, #128	@ 0x80
 8028ed2:	d0e2      	beq.n	8028e9a <UART_WaitOnFlagUntilTimeout+0x10>
 8028ed4:	2d40      	cmp	r5, #64	@ 0x40
 8028ed6:	d0e0      	beq.n	8028e9a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8028ed8:	69ce      	ldr	r6, [r1, #28]
 8028eda:	f016 0608 	ands.w	r6, r6, #8
 8028ede:	d00c      	beq.n	8028efa <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8028ee0:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8028ee2:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8028ee4:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8028ee6:	f7ff fa1b 	bl	8028320 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8028eea:	2300      	movs	r3, #0
          return HAL_ERROR;
 8028eec:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8028eee:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8028ef2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8028ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8028efa:	69cb      	ldr	r3, [r1, #28]
 8028efc:	051b      	lsls	r3, r3, #20
 8028efe:	d5cc      	bpl.n	8028e9a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028f00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8028f04:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8028f06:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8028f08:	f7ff fa0a 	bl	8028320 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8028f0c:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8028f0e:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8028f12:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 8028f16:	2003      	movs	r0, #3
 8028f18:	e7ed      	b.n	8028ef6 <UART_WaitOnFlagUntilTimeout+0x6c>

08028f1a <UART_CheckIdleState>:
{
 8028f1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f1c:	2600      	movs	r6, #0
{
 8028f1e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8028f20:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8028f24:	f7f8 fffe 	bl	8021f24 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8028f28:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8028f2a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8028f2c:	681b      	ldr	r3, [r3, #0]
 8028f2e:	071a      	lsls	r2, r3, #28
 8028f30:	d51c      	bpl.n	8028f6c <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8028f32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8028f36:	4632      	mov	r2, r6
 8028f38:	9300      	str	r3, [sp, #0]
 8028f3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8028f3e:	4603      	mov	r3, r0
 8028f40:	4620      	mov	r0, r4
 8028f42:	f7ff ffa2 	bl	8028e8a <UART_WaitOnFlagUntilTimeout>
 8028f46:	b188      	cbz	r0, 8028f6c <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8028f48:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028f4a:	e852 3f00 	ldrex	r3, [r2]
 8028f4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028f52:	e842 3100 	strex	r1, r3, [r2]
 8028f56:	2900      	cmp	r1, #0
 8028f58:	d1f6      	bne.n	8028f48 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8028f5a:	2320      	movs	r3, #32
 8028f5c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8028f60:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8028f62:	2300      	movs	r3, #0
 8028f64:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8028f68:	b002      	add	sp, #8
 8028f6a:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8028f6c:	6823      	ldr	r3, [r4, #0]
 8028f6e:	681b      	ldr	r3, [r3, #0]
 8028f70:	075b      	lsls	r3, r3, #29
 8028f72:	d524      	bpl.n	8028fbe <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8028f74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8028f78:	2200      	movs	r2, #0
 8028f7a:	9300      	str	r3, [sp, #0]
 8028f7c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8028f80:	462b      	mov	r3, r5
 8028f82:	4620      	mov	r0, r4
 8028f84:	f7ff ff81 	bl	8028e8a <UART_WaitOnFlagUntilTimeout>
 8028f88:	b1c8      	cbz	r0, 8028fbe <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8028f8a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028f8c:	e852 3f00 	ldrex	r3, [r2]
 8028f90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028f94:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8028f98:	6822      	ldr	r2, [r4, #0]
 8028f9a:	2900      	cmp	r1, #0
 8028f9c:	d1f5      	bne.n	8028f8a <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8028f9e:	f102 0308 	add.w	r3, r2, #8
 8028fa2:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8028fa6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8028faa:	f102 0008 	add.w	r0, r2, #8
 8028fae:	e840 3100 	strex	r1, r3, [r0]
 8028fb2:	2900      	cmp	r1, #0
 8028fb4:	d1f3      	bne.n	8028f9e <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8028fb6:	2320      	movs	r3, #32
 8028fb8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8028fbc:	e7d0      	b.n	8028f60 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8028fbe:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028fc0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8028fc2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8028fc6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8028fca:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8028fcc:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8028fce:	e7c8      	b.n	8028f62 <UART_CheckIdleState+0x48>

08028fd0 <HAL_UART_Init>:
{
 8028fd0:	b510      	push	{r4, lr}
  if (huart == NULL)
 8028fd2:	4604      	mov	r4, r0
 8028fd4:	2800      	cmp	r0, #0
 8028fd6:	d034      	beq.n	8029042 <HAL_UART_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 8028fd8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8028fdc:	b96b      	cbnz	r3, 8028ffa <HAL_UART_Init+0x2a>
    huart->Lock = HAL_UNLOCKED;
 8028fde:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    UART_InitCallbacksToDefault(huart);
 8028fe2:	f7ff fdbb 	bl	8028b5c <UART_InitCallbacksToDefault>
    if (huart->MspInitCallback == NULL)
 8028fe6:	f8d0 30c4 	ldr.w	r3, [r0, #196]	@ 0xc4
 8028fea:	b913      	cbnz	r3, 8028ff2 <HAL_UART_Init+0x22>
      huart->MspInitCallback = HAL_UART_MspInit;
 8028fec:	4b16      	ldr	r3, [pc, #88]	@ (8029048 <HAL_UART_Init+0x78>)
 8028fee:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
    huart->MspInitCallback(huart);
 8028ff2:	4620      	mov	r0, r4
 8028ff4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8028ff8:	4798      	blx	r3
  huart->gState = HAL_UART_STATE_BUSY;
 8028ffa:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8028ffc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8028ffe:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8029002:	6813      	ldr	r3, [r2, #0]
 8029004:	f023 0301 	bic.w	r3, r3, #1
 8029008:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 802900a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 802900c:	b113      	cbz	r3, 8029014 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 802900e:	4620      	mov	r0, r4
 8029010:	f7ff fee6 	bl	8028de0 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8029014:	4620      	mov	r0, r4
 8029016:	f7ff fddf 	bl	8028bd8 <UART_SetConfig>
 802901a:	2801      	cmp	r0, #1
 802901c:	d011      	beq.n	8029042 <HAL_UART_Init+0x72>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802901e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8029020:	4620      	mov	r0, r4
}
 8029022:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8029026:	685a      	ldr	r2, [r3, #4]
 8029028:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 802902c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802902e:	689a      	ldr	r2, [r3, #8]
 8029030:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8029034:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8029036:	681a      	ldr	r2, [r3, #0]
 8029038:	f042 0201 	orr.w	r2, r2, #1
 802903c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 802903e:	f7ff bf6c 	b.w	8028f1a <UART_CheckIdleState>
}
 8029042:	2001      	movs	r0, #1
 8029044:	bd10      	pop	{r4, pc}
 8029046:	bf00      	nop
 8029048:	08021c31 	.word	0x08021c31

0802904c <UART_Start_Receive_DMA>:
{
 802904c:	b538      	push	{r3, r4, r5, lr}
  huart->RxXferSize = Size;
 802904e:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
{
 8029052:	4613      	mov	r3, r2
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029054:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8029056:	2222      	movs	r2, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8029058:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
{
 802905c:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 802905e:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8029060:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 8029064:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 8029068:	b338      	cbz	r0, 80290ba <UART_Start_Receive_DMA+0x6e>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 802906a:	4a29      	ldr	r2, [pc, #164]	@ (8029110 <UART_Start_Receive_DMA+0xc4>)
 802906c:	6602      	str	r2, [r0, #96]	@ 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 802906e:	4a29      	ldr	r2, [pc, #164]	@ (8029114 <UART_Start_Receive_DMA+0xc8>)
 8029070:	6642      	str	r2, [r0, #100]	@ 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8029072:	4a29      	ldr	r2, [pc, #164]	@ (8029118 <UART_Start_Receive_DMA+0xcc>)
    huart->hdmarx->XferAbortCallback = NULL;
 8029074:	e9c0 251a 	strd	r2, r5, [r0, #104]	@ 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8029078:	68a2      	ldr	r2, [r4, #8]
 802907a:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 802907e:	d103      	bne.n	8029088 <UART_Start_Receive_DMA+0x3c>
 8029080:	6922      	ldr	r2, [r4, #16]
 8029082:	b90a      	cbnz	r2, 8029088 <UART_Start_Receive_DMA+0x3c>
      nbByte = Size * 2U;
 8029084:	005b      	lsls	r3, r3, #1
 8029086:	b29b      	uxth	r3, r3
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8029088:	6d05      	ldr	r5, [r0, #80]	@ 0x50
 802908a:	062a      	lsls	r2, r5, #24
 802908c:	d539      	bpl.n	8029102 <UART_Start_Receive_DMA+0xb6>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 802908e:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 8029090:	b93d      	cbnz	r5, 80290a2 <UART_Start_Receive_DMA+0x56>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8029092:	2310      	movs	r3, #16
 8029094:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 8029098:	2320      	movs	r3, #32
      return HAL_ERROR;
 802909a:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 802909c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 80290a0:	bd38      	pop	{r3, r4, r5, pc}
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 80290a2:	682d      	ldr	r5, [r5, #0]
 80290a4:	2d00      	cmp	r5, #0
 80290a6:	d0f4      	beq.n	8029092 <UART_Start_Receive_DMA+0x46>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 80290a8:	60ab      	str	r3, [r5, #8]
          (uint32_t)&huart->Instance->RDR;
 80290aa:	6823      	ldr	r3, [r4, #0]
 80290ac:	3324      	adds	r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 80290ae:	e9c5 3103 	strd	r3, r1, [r5, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 80290b2:	f7fa f9bb 	bl	802342c <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 80290b6:	2800      	cmp	r0, #0
 80290b8:	d1eb      	bne.n	8029092 <UART_Start_Receive_DMA+0x46>
  if (huart->Init.Parity != UART_PARITY_NONE)
 80290ba:	6922      	ldr	r2, [r4, #16]
 80290bc:	6823      	ldr	r3, [r4, #0]
 80290be:	b13a      	cbz	r2, 80290d0 <UART_Start_Receive_DMA+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80290c0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80290c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80290c8:	e843 2100 	strex	r1, r2, [r3]
 80290cc:	2900      	cmp	r1, #0
 80290ce:	d1f7      	bne.n	80290c0 <UART_Start_Receive_DMA+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80290d0:	f103 0208 	add.w	r2, r3, #8
 80290d4:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80290d8:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80290dc:	f103 0008 	add.w	r0, r3, #8
 80290e0:	e840 2100 	strex	r1, r2, [r0]
 80290e4:	2900      	cmp	r1, #0
 80290e6:	d1f3      	bne.n	80290d0 <UART_Start_Receive_DMA+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80290e8:	f103 0208 	add.w	r2, r3, #8
 80290ec:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80290f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80290f4:	f103 0108 	add.w	r1, r3, #8
 80290f8:	e841 2000 	strex	r0, r2, [r1]
 80290fc:	2800      	cmp	r0, #0
 80290fe:	d1f3      	bne.n	80290e8 <UART_Start_Receive_DMA+0x9c>
 8029100:	e7ce      	b.n	80290a0 <UART_Start_Receive_DMA+0x54>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 8029102:	6825      	ldr	r5, [r4, #0]
 8029104:	460a      	mov	r2, r1
 8029106:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 802910a:	f7f9 ffff 	bl	802310c <HAL_DMA_Start_IT>
 802910e:	e7d2      	b.n	80290b6 <UART_Start_Receive_DMA+0x6a>
 8029110:	080283ab 	.word	0x080283ab
 8029114:	08028441 	.word	0x08028441
 8029118:	0802847b 	.word	0x0802847b

0802911c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 802911c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 802911e:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8029120:	b92b      	cbnz	r3, 802912e <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 8029122:	2301      	movs	r3, #1
 8029124:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8029128:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 802912c:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 802912e:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8029130:	4d09      	ldr	r5, [pc, #36]	@ (8029158 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8029132:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8029134:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8029136:	4c09      	ldr	r4, [pc, #36]	@ (802915c <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8029138:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802913a:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 802913c:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802913e:	00db      	lsls	r3, r3, #3
 8029140:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8029144:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8029148:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802914c:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 802914e:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8029150:	00db      	lsls	r3, r3, #3
 8029152:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8029156:	e7e7      	b.n	8029128 <UARTEx_SetNbDataToProcess+0xc>
 8029158:	0802c3b8 	.word	0x0802c3b8
 802915c:	0802c3b0 	.word	0x0802c3b0

08029160 <HAL_UARTEx_WakeupCallback>:
}
 8029160:	4770      	bx	lr

08029162 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8029162:	4770      	bx	lr

08029164 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8029164:	4770      	bx	lr

08029166 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8029166:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 802916a:	2b01      	cmp	r3, #1
 802916c:	d014      	beq.n	8029198 <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 802916e:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8029170:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8029172:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8029176:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8029178:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 802917a:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 802917e:	f023 0301 	bic.w	r3, r3, #1
 8029182:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8029184:	2300      	movs	r3, #0
 8029186:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8029188:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 802918a:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 802918c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8029190:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 8029194:	4618      	mov	r0, r3
 8029196:	4770      	bx	lr
  __HAL_LOCK(huart);
 8029198:	2002      	movs	r0, #2
}
 802919a:	4770      	bx	lr

0802919c <HAL_UARTEx_SetTxFifoThreshold>:
{
 802919c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 802919e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 80291a2:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80291a4:	2b01      	cmp	r3, #1
 80291a6:	d017      	beq.n	80291d8 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 80291a8:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291aa:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80291ac:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291b0:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80291b2:	682b      	ldr	r3, [r5, #0]
 80291b4:	f023 0301 	bic.w	r3, r3, #1
 80291b8:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80291ba:	68ab      	ldr	r3, [r5, #8]
 80291bc:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80291c0:	4319      	orrs	r1, r3
 80291c2:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 80291c4:	f7ff ffaa 	bl	802911c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 80291c8:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80291ca:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80291cc:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80291d0:	2000      	movs	r0, #0
 80291d2:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80291d6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 80291d8:	2002      	movs	r0, #2
 80291da:	e7fc      	b.n	80291d6 <HAL_UARTEx_SetTxFifoThreshold+0x3a>

080291dc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80291dc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80291de:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 80291e2:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80291e4:	2b01      	cmp	r3, #1
 80291e6:	d017      	beq.n	8029218 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 80291e8:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291ea:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80291ec:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80291f0:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80291f2:	682b      	ldr	r3, [r5, #0]
 80291f4:	f023 0301 	bic.w	r3, r3, #1
 80291f8:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80291fa:	68ab      	ldr	r3, [r5, #8]
 80291fc:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8029200:	4319      	orrs	r1, r3
 8029202:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8029204:	f7ff ff8a 	bl	802911c <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8029208:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 802920a:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 802920c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8029210:	2000      	movs	r0, #0
 8029212:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8029216:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8029218:	2002      	movs	r0, #2
 802921a:	e7fc      	b.n	8029216 <HAL_UARTEx_SetRxFifoThreshold+0x3a>

0802921c <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 802921c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 802921e:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 8029222:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8029224:	2e20      	cmp	r6, #32
 8029226:	d11c      	bne.n	8029262 <HAL_UARTEx_ReceiveToIdle_DMA+0x46>
    if ((pData == NULL) || (Size == 0U))
 8029228:	b909      	cbnz	r1, 802922e <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 802922a:	2001      	movs	r0, #1
}
 802922c:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 802922e:	2a00      	cmp	r2, #0
 8029230:	d0fb      	beq.n	802922a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8029232:	2301      	movs	r3, #1
 8029234:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8029236:	2300      	movs	r3, #0
 8029238:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 802923a:	f7ff ff07 	bl	802904c <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 802923e:	2800      	cmp	r0, #0
 8029240:	d1f4      	bne.n	802922c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8029242:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8029244:	2b01      	cmp	r3, #1
 8029246:	d1f0      	bne.n	802922a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8029248:	2210      	movs	r2, #16
 802924a:	6823      	ldr	r3, [r4, #0]
 802924c:	621a      	str	r2, [r3, #32]
 802924e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8029250:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8029254:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8029258:	e842 3100 	strex	r1, r3, [r2]
 802925c:	2900      	cmp	r1, #0
 802925e:	d1f7      	bne.n	8029250 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 8029260:	e7e4      	b.n	802922c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 8029262:	2002      	movs	r0, #2
 8029264:	e7e2      	b.n	802922c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

08029266 <gAppPreInit>:
void gAppPreInit(void)
{
  /* USER CODE BEGIN App PreInitializes */

  /* USER CODE END App PreInitializes */
}
 8029266:	4770      	bx	lr

08029268 <gAppInit>:
 * @param  None
 * @return None
 * @note   This function is called after all other initialization routines
 */
void gAppInit(void)
{
 8029268:	b508      	push	{r3, lr}
  /* USER CODE BEGIN App Initializes */
  gVibInit();
 802926a:	f000 f80f 	bl	802928c <gVibInit>
  gBuzPlay(gbuz_beep_beep_);
  /* USER CODE END App Initializes */
}
 802926e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  gBuzPlay(gbuz_beep_beep_);
 8029272:	4801      	ldr	r0, [pc, #4]	@ (8029278 <gAppInit+0x10>)
 8029274:	f000 bbd4 	b.w	8029a20 <gBuzPlay>
 8029278:	0802c3c0 	.word	0x0802c3c0

0802927c <gAppLoop>:
 * @param  None
 * @return None
 * @note   This function runs continuously, executing in core application tasks and responding to events
 */
void gAppLoop(void)
{
 802927c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN core Loop */
  gVibLoop();
 802927e:	f000 f9e9 	bl	8029654 <gVibLoop>
  mp8859Loop();
  /* USER CODE END core Loop */
}
 8029282:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mp8859Loop();
 8029286:	f000 bb33 	b.w	80298f0 <mp8859Loop>
	...

0802928c <gVibInit>:
 *         the `mp8859` component up to 500 times, with a 10 ms delay between each attempt.
 *         Halts the system if initialization fails.
 *         This function also refreshes the watchdog timer to prevent system reset during long delays.
 */
void gVibInit(void)
{
 802928c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802928e:	b08f      	sub	sp, #60	@ 0x3c
  const GVibGpioStruct gpio_pin_list[] = GVIB_GPIO_LIST;
 8029290:	466c      	mov	r4, sp
 8029292:	4d30      	ldr	r5, [pc, #192]	@ (8029354 <gVibInit+0xc8>)
 8029294:	4e30      	ldr	r6, [pc, #192]	@ (8029358 <gVibInit+0xcc>)
 8029296:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8029298:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802929a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802929c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802929e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80292a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80292a2:	e895 0003 	ldmia.w	r5, {r0, r1}
  bool found = false;
  memset(&gvib_, 0, sizeof(GVibHandle));
 80292a6:	4a2d      	ldr	r2, [pc, #180]	@ (802935c <gVibInit+0xd0>)
  const GVibGpioStruct gpio_pin_list[] = GVIB_GPIO_LIST;
 80292a8:	e884 0003 	stmia.w	r4, {r0, r1}
  memset(&gvib_, 0, sizeof(GVibHandle));
 80292ac:	2100      	movs	r1, #0
 80292ae:	482a      	ldr	r0, [pc, #168]	@ (8029358 <gVibInit+0xcc>)
 80292b0:	f002 f944 	bl	802b53c <memset>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292b4:	466c      	mov	r4, sp
 80292b6:	2500      	movs	r5, #0
 80292b8:	f106 071a 	add.w	r7, r6, #26
  {
    gvib_.gpio[i] = gpio_pin_list[i].gpio;
 80292bc:	6820      	ldr	r0, [r4, #0]
    gvib_.pin[i] = gpio_pin_list[i].pin;
 80292be:	88a1      	ldrh	r1, [r4, #4]
    gvib_.gpio[i] = gpio_pin_list[i].gpio;
 80292c0:	f846 0b04 	str.w	r0, [r6], #4
    HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 80292c4:	2200      	movs	r2, #0
    gvib_.pin[i] = gpio_pin_list[i].pin;
 80292c6:	f827 1f02 	strh.w	r1, [r7, #2]!
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292ca:	3501      	adds	r5, #1
    HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 80292cc:	f7fa fb80 	bl	80239d0 <HAL_GPIO_WritePin>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 80292d0:	2d07      	cmp	r5, #7
 80292d2:	f104 0408 	add.w	r4, r4, #8
 80292d6:	d1f1      	bne.n	80292bc <gVibInit+0x30>
  }
  HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 80292d8:	2200      	movs	r2, #0
 80292da:	2110      	movs	r1, #16
 80292dc:	4820      	ldr	r0, [pc, #128]	@ (8029360 <gVibInit+0xd4>)
 80292de:	f7fa fb77 	bl	80239d0 <HAL_GPIO_WritePin>
  gvib_.config.is_constant_trig = ginfo_storage_.config.is_constant_trig;
 80292e2:	4b20      	ldr	r3, [pc, #128]	@ (8029364 <gVibInit+0xd8>)
 80292e4:	4a20      	ldr	r2, [pc, #128]	@ (8029368 <gVibInit+0xdc>)
 80292e6:	f893 1204 	ldrb.w	r1, [r3, #516]	@ 0x204
  gvib_.config.max_ch = ginfo_storage_.config.max_ch;
  gvib_.config.trig_length = ginfo_storage_.config.trig_length;
  gvib_.config.sequence_len = 1;
  gvib_.config.led_on_duration = ginfo_storage_.config.led_on_duration;
  gvib_.config.led_off_duration = ginfo_storage_.config.led_off_duration;
 80292ea:	f44f 74fa 	mov.w	r4, #500	@ 0x1f4
  gvib_.config.is_constant_trig = ginfo_storage_.config.is_constant_trig;
 80292ee:	3900      	subs	r1, #0
 80292f0:	bf18      	it	ne
 80292f2:	2101      	movne	r1, #1
 80292f4:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
  gvib_.config.max_ch = ginfo_storage_.config.max_ch;
 80292f8:	f893 1207 	ldrb.w	r1, [r3, #519]	@ 0x207
  for (int i = 0; i < 500; i++)
  {
    HAL_IWDG_Refresh(&hiwdg);
 80292fc:	4d1b      	ldr	r5, [pc, #108]	@ (802936c <gVibInit+0xe0>)
  gvib_.config.max_ch = ginfo_storage_.config.max_ch;
 80292fe:	f882 102b 	strb.w	r1, [r2, #43]	@ 0x2b
  gvib_.config.trig_length = ginfo_storage_.config.trig_length;
 8029302:	f893 0206 	ldrb.w	r0, [r3, #518]	@ 0x206
 8029306:	f893 1205 	ldrb.w	r1, [r3, #517]	@ 0x205
 802930a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 802930e:	8591      	strh	r1, [r2, #44]	@ 0x2c
  gvib_.config.sequence_len = 1;
 8029310:	2101      	movs	r1, #1
 8029312:	85d1      	strh	r1, [r2, #46]	@ 0x2e
  gvib_.config.led_on_duration = ginfo_storage_.config.led_on_duration;
 8029314:	f893 120c 	ldrb.w	r1, [r3, #524]	@ 0x20c
 8029318:	f893 020d 	ldrb.w	r0, [r3, #525]	@ 0x20d
 802931c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8029320:	8611      	strh	r1, [r2, #48]	@ 0x30
  gvib_.config.led_off_duration = ginfo_storage_.config.led_off_duration;
 8029322:	f893 120e 	ldrb.w	r1, [r3, #526]	@ 0x20e
 8029326:	f893 320f 	ldrb.w	r3, [r3, #527]	@ 0x20f
 802932a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 802932e:	8653      	strh	r3, [r2, #50]	@ 0x32
    HAL_IWDG_Refresh(&hiwdg);
 8029330:	4628      	mov	r0, r5
 8029332:	f7fa ffdd 	bl	80242f0 <HAL_IWDG_Refresh>
    HAL_Delay(10);
 8029336:	200a      	movs	r0, #10
 8029338:	f7f8 fdfa 	bl	8021f30 <HAL_Delay>
		if (mp8859Init())
 802933c:	f000 fa9a 	bl	8029874 <mp8859Init>
 8029340:	b930      	cbnz	r0, 8029350 <gVibInit+0xc4>
  for (int i = 0; i < 500; i++)
 8029342:	3c01      	subs	r4, #1
 8029344:	d1f4      	bne.n	8029330 <gVibInit+0xa4>
  }
  if (found == false)
  {
    gCoreHalt();
  }
}
 8029346:	b00f      	add	sp, #60	@ 0x3c
 8029348:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    gCoreHalt();
 802934c:	f001 bac6 	b.w	802a8dc <gCoreHalt>
}
 8029350:	b00f      	add	sp, #60	@ 0x3c
 8029352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8029354:	0802c2c8 	.word	0x0802c2c8
 8029358:	2000042c 	.word	0x2000042c
 802935c:	0004004c 	.word	0x0004004c
 8029360:	42020800 	.word	0x42020800
 8029364:	200424dc 	.word	0x200424dc
 8029368:	2004042c 	.word	0x2004042c
 802936c:	20000188 	.word	0x20000188

08029370 <gVibGetState>:
 * @note   This function returns the state from the global vibration handle.
 */
GVibStateEnum gVibGetState(void)
{
  return gvib_.state;
}
 8029370:	4b01      	ldr	r3, [pc, #4]	@ (8029378 <gVibGetState+0x8>)
 8029372:	f893 0034 	ldrb.w	r0, [r3, #52]	@ 0x34
 8029376:	4770      	bx	lr
 8029378:	2004042c 	.word	0x2004042c

0802937c <gVibGetConstantTrig>:
 *         trigger length. If constant triggering is disabled, the length value remains unchanged.
 */

void gVibGetConstantTrig(uint8_t *enabled, uint16_t *length)
{
  if (length != NULL)
 802937c:	b111      	cbz	r1, 8029384 <gVibGetConstantTrig+0x8>
  {
    *length = gvib_.config.trig_length;
 802937e:	4b04      	ldr	r3, [pc, #16]	@ (8029390 <gVibGetConstantTrig+0x14>)
 8029380:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8029382:	800b      	strh	r3, [r1, #0]
  }
  if (enabled != NULL)
 8029384:	b118      	cbz	r0, 802938e <gVibGetConstantTrig+0x12>
  {
    *enabled = gvib_.config.is_constant_trig;
 8029386:	4b02      	ldr	r3, [pc, #8]	@ (8029390 <gVibGetConstantTrig+0x14>)
 8029388:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 802938c:	7003      	strb	r3, [r0, #0]
  }
}
 802938e:	4770      	bx	lr
 8029390:	2004042c 	.word	0x2004042c

08029394 <gVibSetConstantTrig>:
 *         and sets the duration for which it should be active.
 */

void gVibSetConstantTrig(bool enable, uint16_t length)
{
  gvib_.config.is_constant_trig = enable;
 8029394:	4b02      	ldr	r3, [pc, #8]	@ (80293a0 <gVibSetConstantTrig+0xc>)
 8029396:	f883 002a 	strb.w	r0, [r3, #42]	@ 0x2a
  gvib_.config.trig_length = length;
 802939a:	8599      	strh	r1, [r3, #44]	@ 0x2c
}
 802939c:	4770      	bx	lr
 802939e:	bf00      	nop
 80293a0:	2004042c 	.word	0x2004042c

080293a4 <gVibGetMaxCh>:
 */

uint8_t gVibGetMaxCh(void)
{
  return gvib_.config.max_ch;
}
 80293a4:	4b01      	ldr	r3, [pc, #4]	@ (80293ac <gVibGetMaxCh+0x8>)
 80293a6:	f893 002b 	ldrb.w	r0, [r3, #43]	@ 0x2b
 80293aa:	4770      	bx	lr
 80293ac:	2004042c 	.word	0x2004042c

080293b0 <gVibSetMaxCh>:
bool gVibSetMaxCh(uint8_t max_ch)
{
  bool answer = false;
  do
  {
    if ((max_ch == 0) || (max_ch > GVIB_STIMULATION_CHANNEL))
 80293b0:	1e43      	subs	r3, r0, #1
 80293b2:	2b06      	cmp	r3, #6
    {
      break;
    }
    gvib_.config.max_ch = max_ch;
 80293b4:	bf9d      	ittte	ls
 80293b6:	4b03      	ldrls	r3, [pc, #12]	@ (80293c4 <gVibSetMaxCh+0x14>)
 80293b8:	f883 002b 	strbls.w	r0, [r3, #43]	@ 0x2b
    answer = true;
 80293bc:	2001      	movls	r0, #1
  bool answer = false;
 80293be:	2000      	movhi	r0, #0

  } while (0);

  return answer;
}
 80293c0:	4770      	bx	lr
 80293c2:	bf00      	nop
 80293c4:	2004042c 	.word	0x2004042c

080293c8 <gVibGetSeqLen>:
 */

uint16_t gVibGetSeqLen(void)
{
  return gvib_.config.sequence_len;
}
 80293c8:	4b01      	ldr	r3, [pc, #4]	@ (80293d0 <gVibGetSeqLen+0x8>)
 80293ca:	8dd8      	ldrh	r0, [r3, #46]	@ 0x2e
 80293cc:	4770      	bx	lr
 80293ce:	bf00      	nop
 80293d0:	2004042c 	.word	0x2004042c

080293d4 <gVibSetSeqLen>:
bool gVibSetSeqLen(uint16_t len)
{
  bool answer = false;
  do
  {
    if (len == 0)
 80293d4:	b110      	cbz	r0, 80293dc <gVibSetSeqLen+0x8>
    {
      break;
    }
    gvib_.config.sequence_len = len;
 80293d6:	4b02      	ldr	r3, [pc, #8]	@ (80293e0 <gVibSetSeqLen+0xc>)
 80293d8:	85d8      	strh	r0, [r3, #46]	@ 0x2e
    answer = true;
 80293da:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 80293dc:	4770      	bx	lr
 80293de:	bf00      	nop
 80293e0:	2004042c 	.word	0x2004042c

080293e4 <gVibGetSettings>:
 * @note   This function checks if the input parameters are valid and retrieves the specified number
 *         of settings starting from the given index into the provided settings array.
 */

bool gVibGetSettings(uint16_t start_index, uint16_t cnt, GVibSettingsStruct *settings)
{
 80293e4:	b530      	push	{r4, r5, lr}
  bool answer = false;
  GVibSettingsStruct *settings_tmp = settings;
  do
  {
    if (settings == NULL)
 80293e6:	b1c2      	cbz	r2, 802941a <gVibGetSettings+0x36>
    {
      break;
    }
    if (start_index + cnt > GVIB_MAX_SETTINGS)
 80293e8:	1843      	adds	r3, r0, r1
 80293ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80293ee:	dc14      	bgt.n	802941a <gVibGetSettings+0x36>
 80293f0:	4b0b      	ldr	r3, [pc, #44]	@ (8029420 <gVibGetSettings+0x3c>)
      break;
    }
    for (uint16_t i = 0; i < cnt; i++)
    {
      settings_tmp->ch = gvib_.settings[start_index + i].ch;
      settings_tmp->length = gvib_.settings[start_index + i].length;
 80293f2:	1c95      	adds	r5, r2, #2
 80293f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    if (start_index + cnt > GVIB_MAX_SETTINGS)
 80293f8:	2300      	movs	r3, #0
    for (uint16_t i = 0; i < cnt; i++)
 80293fa:	b29c      	uxth	r4, r3
 80293fc:	42a1      	cmp	r1, r4
 80293fe:	f100 0004 	add.w	r0, r0, #4
 8029402:	d801      	bhi.n	8029408 <gVibGetSettings+0x24>
      settings_tmp++;
    }
    answer = true;
 8029404:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 8029406:	bd30      	pop	{r4, r5, pc}
      settings_tmp->ch = gvib_.settings[start_index + i].ch;
 8029408:	f890 4026 	ldrb.w	r4, [r0, #38]	@ 0x26
 802940c:	f802 4023 	strb.w	r4, [r2, r3, lsl #2]
      settings_tmp->length = gvib_.settings[start_index + i].length;
 8029410:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 8029412:	f825 4023 	strh.w	r4, [r5, r3, lsl #2]
    for (uint16_t i = 0; i < cnt; i++)
 8029416:	3301      	adds	r3, #1
 8029418:	e7ef      	b.n	80293fa <gVibGetSettings+0x16>
  bool answer = false;
 802941a:	2000      	movs	r0, #0
 802941c:	e7f3      	b.n	8029406 <gVibGetSettings+0x22>
 802941e:	bf00      	nop
 8029420:	2000042c 	.word	0x2000042c

08029424 <gVibSetSettings>:
 *         settings. It also validates the number of channels specified in each setting against
 *         the maximum channel configuration. If any setting fails validation, no settings are added.
 */

bool gVibSetSettings(uint16_t cnt, GVibSettingsStruct *settings)
{
 8029424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  bool answer = false;
  bool error_max_ch = false;
  GVibSettingsStruct *settings_tmp = settings;
  do
  {
    if (cnt > (GVIB_MAX_SETTINGS - gvib_.instance.settings_len))
 8029428:	4e23      	ldr	r6, [pc, #140]	@ (80294b8 <gVibSetSettings+0x94>)
 802942a:	f8b6 7048 	ldrh.w	r7, [r6, #72]	@ 0x48
 802942e:	f5c7 3380 	rsb	r3, r7, #65536	@ 0x10000
 8029432:	4298      	cmp	r0, r3
 8029434:	dc3d      	bgt.n	80294b2 <gVibSetSettings+0x8e>
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
        {
          sum++;
        }
      }
      if (sum > gvib_.config.max_ch)
 8029436:	2500      	movs	r5, #0
 8029438:	46aa      	mov	sl, r5
 802943a:	f896 e02b 	ldrb.w	lr, [r6, #43]	@ 0x2b
      {
        error_max_ch = true;
        break;
      }
      gvib_.settings[gvib_.instance.settings_len].ch = settings_tmp->ch;
 802943e:	f5a6 2880 	sub.w	r8, r6, #262144	@ 0x40000
      gvib_.settings[gvib_.instance.settings_len].length = settings_tmp->length;
 8029442:	f1a1 0902 	sub.w	r9, r1, #2
 8029446:	b2aa      	uxth	r2, r5
 8029448:	fa17 f385 	uxtah	r3, r7, r5
    for (uint16_t i = 0; i < cnt; i++)
 802944c:	4290      	cmp	r0, r2
 802944e:	b29b      	uxth	r3, r3
 8029450:	d806      	bhi.n	8029460 <gVibSetSettings+0x3c>
 8029452:	f1ba 0f00 	cmp.w	sl, #0
 8029456:	d001      	beq.n	802945c <gVibSetSettings+0x38>
 8029458:	f8a6 3048 	strh.w	r3, [r6, #72]	@ 0x48
  bool error_max_ch = false;
 802945c:	2000      	movs	r0, #0
 802945e:	e019      	b.n	8029494 <gVibSetSettings+0x70>
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
 8029460:	2400      	movs	r4, #0
      uint8_t sum = 0;
 8029462:	4622      	mov	r2, r4
        if ((settings_tmp->ch & (1 << found_idx)) != 0)
 8029464:	f811 c025 	ldrb.w	ip, [r1, r5, lsl #2]
 8029468:	fa4c fb04 	asr.w	fp, ip, r4
 802946c:	f01b 0f01 	tst.w	fp, #1
          sum++;
 8029470:	bf18      	it	ne
 8029472:	3201      	addne	r2, #1
      for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 8029474:	f104 0401 	add.w	r4, r4, #1
          sum++;
 8029478:	bf18      	it	ne
 802947a:	b2d2      	uxtbne	r2, r2
      for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 802947c:	2c07      	cmp	r4, #7
 802947e:	d1f3      	bne.n	8029468 <gVibSetSettings+0x44>
      if (sum > gvib_.config.max_ch)
 8029480:	4596      	cmp	lr, r2
 8029482:	f105 0501 	add.w	r5, r5, #1
 8029486:	d209      	bcs.n	802949c <gVibSetSettings+0x78>
 8029488:	f1ba 0f00 	cmp.w	sl, #0
 802948c:	d001      	beq.n	8029492 <gVibSetSettings+0x6e>
 802948e:	f8a6 3048 	strh.w	r3, [r6, #72]	@ 0x48
        error_max_ch = true;
 8029492:	2001      	movs	r0, #1
      gvib_.instance.settings_len++;
      settings_tmp++;
    }
    if (!error_max_ch)
 8029494:	f080 0001 	eor.w	r0, r0, #1
    }

  } while (0);

  return answer;
}
 8029498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      gvib_.settings[gvib_.instance.settings_len].ch = settings_tmp->ch;
 802949c:	330a      	adds	r3, #10
 802949e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80294a2:	f883 c002 	strb.w	ip, [r3, #2]
      gvib_.settings[gvib_.instance.settings_len].length = settings_tmp->length;
 80294a6:	f839 2025 	ldrh.w	r2, [r9, r5, lsl #2]
 80294aa:	f04f 0a01 	mov.w	sl, #1
 80294ae:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < cnt; i++)
 80294b0:	e7c9      	b.n	8029446 <gVibSetSettings+0x22>
  bool answer = false;
 80294b2:	2000      	movs	r0, #0
 80294b4:	e7f0      	b.n	8029498 <gVibSetSettings+0x74>
 80294b6:	bf00      	nop
 80294b8:	2004042c 	.word	0x2004042c

080294bc <gVibGetSeqIndex>:
 */

uint16_t gVibGetSeqIndex(void)
{
  return gvib_.instance.sequence_index;
}
 80294bc:	4b01      	ldr	r3, [pc, #4]	@ (80294c4 <gVibGetSeqIndex+0x8>)
 80294be:	f8b3 0044 	ldrh.w	r0, [r3, #68]	@ 0x44
 80294c2:	4770      	bx	lr
 80294c4:	2004042c 	.word	0x2004042c

080294c8 <gVibGetSettingsIndex>:
 */

uint16_t gVibGetSettingsIndex(void)
{
  return gvib_.instance.settings_index;
}
 80294c8:	4b01      	ldr	r3, [pc, #4]	@ (80294d0 <gVibGetSettingsIndex+0x8>)
 80294ca:	f8b3 0046 	ldrh.w	r0, [r3, #70]	@ 0x46
 80294ce:	4770      	bx	lr
 80294d0:	2004042c 	.word	0x2004042c

080294d4 <gVibGetLedDuration>:
 * @note   This function populates the provided pointers with the current on and off durations
 *         for the LED, which are used to control the LED behavior during vibration stimulation.
 */
void gVibGetLedDuration(uint16_t *on_duration, uint16_t *off_duration)
{
  if (on_duration != NULL)
 80294d4:	b110      	cbz	r0, 80294dc <gVibGetLedDuration+0x8>
  {
    *on_duration = gvib_.config.led_on_duration;
 80294d6:	4b04      	ldr	r3, [pc, #16]	@ (80294e8 <gVibGetLedDuration+0x14>)
 80294d8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80294da:	8003      	strh	r3, [r0, #0]
  }
  if (off_duration != NULL)
 80294dc:	b111      	cbz	r1, 80294e4 <gVibGetLedDuration+0x10>
  {
    *off_duration = gvib_.config.led_off_duration;
 80294de:	4b02      	ldr	r3, [pc, #8]	@ (80294e8 <gVibGetLedDuration+0x14>)
 80294e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80294e2:	800b      	strh	r3, [r1, #0]
  }
}
 80294e4:	4770      	bx	lr
 80294e6:	bf00      	nop
 80294e8:	2004042c 	.word	0x2004042c

080294ec <gVibSetLedDuration>:
 * @note   This function updates the configuration for the LED durations used during vibration
 *         stimulation, allowing for customizable LED behavior.
 */
void gVibSetLedDuration(uint16_t on_duration, uint16_t off_duration)
{
  gvib_.config.led_on_duration = on_duration;
 80294ec:	4b01      	ldr	r3, [pc, #4]	@ (80294f4 <gVibSetLedDuration+0x8>)
 80294ee:	8618      	strh	r0, [r3, #48]	@ 0x30
  gvib_.config.led_off_duration = off_duration;
 80294f0:	8659      	strh	r1, [r3, #50]	@ 0x32
}
 80294f2:	4770      	bx	lr
 80294f4:	2004042c 	.word	0x2004042c

080294f8 <gVibGetSettingsLen>:
 *         vibration system, which can be useful for managing or iterating through the settings.
 */
uint16_t gVibGetSettingsLen(void)
{
  return gvib_.instance.settings_len;
}
 80294f8:	4b01      	ldr	r3, [pc, #4]	@ (8029500 <gVibGetSettingsLen+0x8>)
 80294fa:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 80294fe:	4770      	bx	lr
 8029500:	2004042c 	.word	0x2004042c

08029504 <gVibResetSettings>:
 * @note   This function clears the settings array and resets the instance state,
 *         ensuring that all previously configured vibration settings are removed.
 *         It can be used to initialize the system before setting new configurations.
 */
void gVibResetSettings(void)
{
 8029504:	b508      	push	{r3, lr}
  memset(gvib_.settings, 0, sizeof(GVibSettingsStruct) * GVIB_MAX_SETTINGS);
 8029506:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 802950a:	2100      	movs	r1, #0
 802950c:	4804      	ldr	r0, [pc, #16]	@ (8029520 <gVibResetSettings+0x1c>)
 802950e:	f002 f815 	bl	802b53c <memset>
  memset(&gvib_.instance, 0, sizeof(GVibInstanceStruct));
}
 8029512:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memset(&gvib_.instance, 0, sizeof(GVibInstanceStruct));
 8029516:	2214      	movs	r2, #20
 8029518:	2100      	movs	r1, #0
 802951a:	4802      	ldr	r0, [pc, #8]	@ (8029524 <gVibResetSettings+0x20>)
 802951c:	f002 b80e 	b.w	802b53c <memset>
 8029520:	20000456 	.word	0x20000456
 8029524:	20040464 	.word	0x20040464

08029528 <gVibClearSettings>:
{
 8029528:	b508      	push	{r3, lr}
    if (gvib_.state == GVIB_STATE_STOP)
 802952a:	4b05      	ldr	r3, [pc, #20]	@ (8029540 <gVibClearSettings+0x18>)
 802952c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8029530:	b91b      	cbnz	r3, 802953a <gVibClearSettings+0x12>
      gVibResetSettings();
 8029532:	f7ff ffe7 	bl	8029504 <gVibResetSettings>
      answer = true;
 8029536:	2001      	movs	r0, #1
}
 8029538:	bd08      	pop	{r3, pc}
  bool answer = false;
 802953a:	2000      	movs	r0, #0
 802953c:	e7fc      	b.n	8029538 <gVibClearSettings+0x10>
 802953e:	bf00      	nop
 8029540:	2004042c 	.word	0x2004042c

08029544 <gVibSetPins>:
 *         based on the constant trigger configuration.
 *         If a channel is active and constant triggering is enabled, it sets the trigger pin high
 *         and records the current time for potential timing purposes.
 */
void gVibSetPins(uint8_t mask)
{
 8029544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t count_ch = 0;
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 8029548:	2500      	movs	r5, #0
{
 802954a:	4607      	mov	r7, r0
  uint8_t count_ch = 0;
 802954c:	462c      	mov	r4, r5
 802954e:	4e18      	ldr	r6, [pc, #96]	@ (80295b0 <gVibSetPins+0x6c>)
  {
    if (gvib_.gpio[i] != NULL)
 8029550:	f1c6 0800 	rsb	r8, r6, #0
 8029554:	f858 0016 	ldr.w	r0, [r8, r6, lsl #1]
 8029558:	b138      	cbz	r0, 802956a <gVibSetPins+0x26>
    {
      if ((mask & (1 << i)) == 0)
 802955a:	fa47 f205 	asr.w	r2, r7, r5
 802955e:	f012 0201 	ands.w	r2, r2, #1
      {
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 8029562:	8bb1      	ldrh	r1, [r6, #28]
      if ((mask & (1 << i)) == 0)
 8029564:	d114      	bne.n	8029590 <gVibSetPins+0x4c>
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_RESET);
 8029566:	f7fa fa33 	bl	80239d0 <HAL_GPIO_WritePin>
  for (int i = 0; i < GVIB_STIMULATION_CHANNEL; i++)
 802956a:	3501      	adds	r5, #1
 802956c:	2d07      	cmp	r5, #7
 802956e:	f106 0602 	add.w	r6, r6, #2
 8029572:	d1ef      	bne.n	8029554 <gVibSetPins+0x10>
      }
    }
  }
  if (count_ch == 0)
  {
    if (gvib_.config.is_constant_trig == false)
 8029574:	4d0f      	ldr	r5, [pc, #60]	@ (80295b4 <gVibSetPins+0x70>)
 8029576:	f895 302a 	ldrb.w	r3, [r5, #42]	@ 0x2a
  if (count_ch == 0)
 802957a:	b97c      	cbnz	r4, 802959c <gVibSetPins+0x58>
    if (gvib_.config.is_constant_trig == false)
 802957c:	b9ab      	cbnz	r3, 80295aa <gVibSetPins+0x66>
    {
      if ((mask & (1 << GVIB_STIMULATION_CHANNEL)) == 0)
 802957e:	063b      	lsls	r3, r7, #24
 8029580:	d411      	bmi.n	80295a6 <gVibSetPins+0x62>
      {
        HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 8029582:	2200      	movs	r2, #0
      {
        HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_SET);
      }
    }
  }
}
 8029584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_SET);
 8029588:	2110      	movs	r1, #16
 802958a:	480b      	ldr	r0, [pc, #44]	@ (80295b8 <gVibSetPins+0x74>)
 802958c:	f7fa ba20 	b.w	80239d0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_SET);
 8029590:	2201      	movs	r2, #1
        count_ch++;
 8029592:	3401      	adds	r4, #1
        HAL_GPIO_WritePin(gvib_.gpio[i], gvib_.pin[i], GPIO_PIN_SET);
 8029594:	f7fa fa1c 	bl	80239d0 <HAL_GPIO_WritePin>
        count_ch++;
 8029598:	b2e4      	uxtb	r4, r4
 802959a:	e7e6      	b.n	802956a <gVibSetPins+0x26>
    if (gvib_.config.is_constant_trig == true)
 802959c:	2b00      	cmp	r3, #0
 802959e:	d0ee      	beq.n	802957e <gVibSetPins+0x3a>
      gvib_.instance.time_trig = HAL_GetTick();
 80295a0:	f7f8 fcc0 	bl	8021f24 <HAL_GetTick>
 80295a4:	63e8      	str	r0, [r5, #60]	@ 0x3c
      HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_SET);
 80295a6:	2201      	movs	r2, #1
 80295a8:	e7ec      	b.n	8029584 <gVibSetPins+0x40>
}
 80295aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80295ae:	bf00      	nop
 80295b0:	2000042c 	.word	0x2000042c
 80295b4:	2004042c 	.word	0x2004042c
 80295b8:	42020800 	.word	0x42020800

080295bc <gVibSetState>:
    switch (state)
 80295bc:	2801      	cmp	r0, #1
{
 80295be:	b570      	push	{r4, r5, r6, lr}
 80295c0:	4604      	mov	r4, r0
    switch (state)
 80295c2:	d015      	beq.n	80295f0 <gVibSetState+0x34>
 80295c4:	2802      	cmp	r0, #2
 80295c6:	d031      	beq.n	802962c <gVibSetState+0x70>
 80295c8:	2800      	cmp	r0, #0
 80295ca:	d13b      	bne.n	8029644 <gVibSetState+0x88>
      HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 80295cc:	4602      	mov	r2, r0
 80295ce:	2110      	movs	r1, #16
 80295d0:	481d      	ldr	r0, [pc, #116]	@ (8029648 <gVibSetState+0x8c>)
 80295d2:	f7fa f9fd 	bl	80239d0 <HAL_GPIO_WritePin>
      gVibSetPins(0x00);
 80295d6:	4620      	mov	r0, r4
 80295d8:	f7ff ffb4 	bl	8029544 <gVibSetPins>
      gVibResetSettings();
 80295dc:	f7ff ff92 	bl	8029504 <gVibResetSettings>
      mp8859Enable(true);
 80295e0:	2001      	movs	r0, #1
 80295e2:	f000 f8f7 	bl	80297d4 <mp8859Enable>
      gvib_.state = GVIB_STATE_STOP;
 80295e6:	4b19      	ldr	r3, [pc, #100]	@ (802964c <gVibSetState+0x90>)
 80295e8:	f883 4034 	strb.w	r4, [r3, #52]	@ 0x34
      answer = true;
 80295ec:	2001      	movs	r0, #1
}
 80295ee:	bd70      	pop	{r4, r5, r6, pc}
      if ((gvib_.state == GVIB_STATE_STOP) && (gvib_.instance.settings_len > 0))
 80295f0:	4e17      	ldr	r6, [pc, #92]	@ (8029650 <gVibSetState+0x94>)
 80295f2:	f506 2580 	add.w	r5, r6, #262144	@ 0x40000
 80295f6:	f895 3034 	ldrb.w	r3, [r5, #52]	@ 0x34
 80295fa:	b96b      	cbnz	r3, 8029618 <gVibSetState+0x5c>
 80295fc:	f8b5 0048 	ldrh.w	r0, [r5, #72]	@ 0x48
 8029600:	2800      	cmp	r0, #0
 8029602:	d0f4      	beq.n	80295ee <gVibSetState+0x32>
        gvib_.instance.time = HAL_GetTick();
 8029604:	f7f8 fc8e 	bl	8021f24 <HAL_GetTick>
 8029608:	63a8      	str	r0, [r5, #56]	@ 0x38
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 802960a:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
        gVibSetPins(0x00);
 802960e:	f7ff ff99 	bl	8029544 <gVibSetPins>
        gvib_.state = GVIB_STATE_PAUSE;
 8029612:	f885 4034 	strb.w	r4, [r5, #52]	@ 0x34
        answer = true;
 8029616:	e7e9      	b.n	80295ec <gVibSetState+0x30>
      else if (gvib_.state == GVIB_STATE_PAUSE)
 8029618:	2b02      	cmp	r3, #2
 802961a:	d113      	bne.n	8029644 <gVibSetState+0x88>
        gvib_.instance.time = HAL_GetTick();
 802961c:	f7f8 fc82 	bl	8021f24 <HAL_GetTick>
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 8029620:	f8b5 3046 	ldrh.w	r3, [r5, #70]	@ 0x46
        gvib_.instance.time = HAL_GetTick();
 8029624:	63a8      	str	r0, [r5, #56]	@ 0x38
        gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 8029626:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 802962a:	e7ee      	b.n	802960a <gVibSetState+0x4e>
      if (gvib_.state == GVIB_STATE_STIMULATION)
 802962c:	4d07      	ldr	r5, [pc, #28]	@ (802964c <gVibSetState+0x90>)
 802962e:	f895 3034 	ldrb.w	r3, [r5, #52]	@ 0x34
 8029632:	2b01      	cmp	r3, #1
 8029634:	d106      	bne.n	8029644 <gVibSetState+0x88>
        HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 8029636:	4804      	ldr	r0, [pc, #16]	@ (8029648 <gVibSetState+0x8c>)
 8029638:	2200      	movs	r2, #0
 802963a:	2110      	movs	r1, #16
 802963c:	f7fa f9c8 	bl	80239d0 <HAL_GPIO_WritePin>
        gVibSetPins(0x00);
 8029640:	2000      	movs	r0, #0
 8029642:	e7e4      	b.n	802960e <gVibSetState+0x52>
 8029644:	2000      	movs	r0, #0
 8029646:	e7d2      	b.n	80295ee <gVibSetState+0x32>
 8029648:	42020800 	.word	0x42020800
 802964c:	2004042c 	.word	0x2004042c
 8029650:	2000042c 	.word	0x2000042c

08029654 <gVibLoop>:
{
 8029654:	b538      	push	{r3, r4, r5, lr}
  if (gvib_.state == GVIB_STATE_STIMULATION)
 8029656:	4d3d      	ldr	r5, [pc, #244]	@ (802974c <gVibLoop+0xf8>)
 8029658:	f505 2480 	add.w	r4, r5, #262144	@ 0x40000
 802965c:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 8029660:	2b01      	cmp	r3, #1
 8029662:	d16c      	bne.n	802973e <gVibLoop+0xea>
    if (gvib_.settings[gvib_.instance.settings_index].length != 0xFFFF)
 8029664:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8029668:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 802966c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 802966e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8029672:	429a      	cmp	r2, r3
 8029674:	d025      	beq.n	80296c2 <gVibLoop+0x6e>
      if (HAL_GetTick() - gvib_.instance.time  >= gvib_.settings[gvib_.instance.settings_index].length)
 8029676:	f7f8 fc55 	bl	8021f24 <HAL_GetTick>
 802967a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 802967c:	1ac0      	subs	r0, r0, r3
 802967e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8029682:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8029686:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8029688:	4298      	cmp	r0, r3
 802968a:	d31a      	bcc.n	80296c2 <gVibLoop+0x6e>
        gvib_.instance.time = HAL_GetTick();
 802968c:	f7f8 fc4a 	bl	8021f24 <HAL_GetTick>
        gvib_.instance.settings_index++;
 8029690:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 8029694:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
        gvib_.instance.settings_index++;
 8029698:	3301      	adds	r3, #1
 802969a:	b29b      	uxth	r3, r3
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 802969c:	429a      	cmp	r2, r3
        gvib_.instance.time = HAL_GetTick();
 802969e:	63a0      	str	r0, [r4, #56]	@ 0x38
        gvib_.instance.settings_index++;
 80296a0:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        if (gvib_.instance.settings_index >= gvib_.instance.settings_len)
 80296a4:	d838      	bhi.n	8029718 <gVibLoop+0xc4>
          gvib_.instance.settings_index = 0;
 80296a6:	2000      	movs	r0, #0
          gvib_.instance.sequence_index++;
 80296a8:	f8b4 3044 	ldrh.w	r3, [r4, #68]	@ 0x44
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 80296ac:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
          gvib_.instance.sequence_index++;
 80296ae:	3301      	adds	r3, #1
 80296b0:	b29b      	uxth	r3, r3
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 80296b2:	429a      	cmp	r2, r3
          gvib_.instance.settings_index = 0;
 80296b4:	f8a4 0046 	strh.w	r0, [r4, #70]	@ 0x46
          gvib_.instance.sequence_index++;
 80296b8:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
          if (gvib_.instance.sequence_index == gvib_.config.sequence_len)
 80296bc:	d12e      	bne.n	802971c <gVibLoop+0xc8>
            gVibSetState(GVIB_STATE_STOP);
 80296be:	f7ff ff7d 	bl	80295bc <gVibSetState>
    if ((gvib_.config.is_constant_trig == true)  && (HAL_GPIO_ReadPin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN) == GPIO_PIN_SET))
 80296c2:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 80296c6:	b18b      	cbz	r3, 80296ec <gVibLoop+0x98>
 80296c8:	2110      	movs	r1, #16
 80296ca:	4821      	ldr	r0, [pc, #132]	@ (8029750 <gVibLoop+0xfc>)
 80296cc:	f7fa f97a 	bl	80239c4 <HAL_GPIO_ReadPin>
 80296d0:	2801      	cmp	r0, #1
 80296d2:	d10b      	bne.n	80296ec <gVibLoop+0x98>
      if (HAL_GetTick() - gvib_.instance.time_trig >= (uint32_t) gvib_.config.trig_length)
 80296d4:	f7f8 fc26 	bl	8021f24 <HAL_GetTick>
 80296d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80296da:	1ac0      	subs	r0, r0, r3
 80296dc:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 80296de:	4298      	cmp	r0, r3
 80296e0:	d304      	bcc.n	80296ec <gVibLoop+0x98>
        HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 80296e2:	2200      	movs	r2, #0
 80296e4:	2110      	movs	r1, #16
 80296e6:	481a      	ldr	r0, [pc, #104]	@ (8029750 <gVibLoop+0xfc>)
 80296e8:	f7fa f972 	bl	80239d0 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(GVIB_LED_GPIO, GVIB_LED_PIN) == GPIO_PIN_RESET)
 80296ec:	2101      	movs	r1, #1
 80296ee:	4818      	ldr	r0, [pc, #96]	@ (8029750 <gVibLoop+0xfc>)
 80296f0:	f7fa f968 	bl	80239c4 <HAL_GPIO_ReadPin>
 80296f4:	b9b8      	cbnz	r0, 8029726 <gVibLoop+0xd2>
      if (HAL_GetTick() - gvib_.instance.time_led >= (uint32_t) gvib_.config.led_on_duration)
 80296f6:	f7f8 fc15 	bl	8021f24 <HAL_GetTick>
 80296fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80296fc:	1ac0      	subs	r0, r0, r3
 80296fe:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8029700:	4298      	cmp	r0, r3
 8029702:	d322      	bcc.n	802974a <gVibLoop+0xf6>
        gvib_.instance.time_led = HAL_GetTick();
 8029704:	f7f8 fc0e 	bl	8021f24 <HAL_GetTick>
        HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_SET);
 8029708:	2201      	movs	r2, #1
        gvib_.instance.time_led = HAL_GetTick();
 802970a:	6420      	str	r0, [r4, #64]	@ 0x40
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 802970c:	2101      	movs	r1, #1
}
 802970e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 8029712:	480f      	ldr	r0, [pc, #60]	@ (8029750 <gVibLoop+0xfc>)
 8029714:	f7fa b95c 	b.w	80239d0 <HAL_GPIO_WritePin>
        	gVibSetPins(gvib_.settings[gvib_.instance.settings_index].ch);
 8029718:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 802971c:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8029720:	f7ff ff10 	bl	8029544 <gVibSetPins>
 8029724:	e7cd      	b.n	80296c2 <gVibLoop+0x6e>
      if (HAL_GetTick() - gvib_.instance.time_led >= (uint32_t) gvib_.config.led_off_duration)
 8029726:	f7f8 fbfd 	bl	8021f24 <HAL_GetTick>
 802972a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802972c:	1ac0      	subs	r0, r0, r3
 802972e:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8029730:	4298      	cmp	r0, r3
 8029732:	d30a      	bcc.n	802974a <gVibLoop+0xf6>
        gvib_.instance.time_led = HAL_GetTick();
 8029734:	f7f8 fbf6 	bl	8021f24 <HAL_GetTick>
 8029738:	6420      	str	r0, [r4, #64]	@ 0x40
    HAL_GPIO_WritePin(GVIB_LED_GPIO, GVIB_LED_PIN, GPIO_PIN_RESET);
 802973a:	2200      	movs	r2, #0
 802973c:	e7e6      	b.n	802970c <gVibLoop+0xb8>
    HAL_GPIO_WritePin(GVIB_TRIG_GPIO, GVIB_TRIG_PIN, GPIO_PIN_RESET);
 802973e:	2200      	movs	r2, #0
 8029740:	2110      	movs	r1, #16
 8029742:	4803      	ldr	r0, [pc, #12]	@ (8029750 <gVibLoop+0xfc>)
 8029744:	f7fa f944 	bl	80239d0 <HAL_GPIO_WritePin>
 8029748:	e7f7      	b.n	802973a <gVibLoop+0xe6>
}
 802974a:	bd38      	pop	{r3, r4, r5, pc}
 802974c:	2000042c 	.word	0x2000042c
 8029750:	42020800 	.word	0x42020800

08029754 <gVibSingleSetting>:
{
 8029754:	2300      	movs	r3, #0
 8029756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802975a:	4680      	mov	r8, r0
 802975c:	460f      	mov	r7, r1
    uint8_t sum = 0;
 802975e:	461c      	mov	r4, r3
      if ((ch & (1 << found_idx)) != 0)
 8029760:	fa48 f203 	asr.w	r2, r8, r3
 8029764:	07d2      	lsls	r2, r2, #31
        sum++;
 8029766:	bf48      	it	mi
 8029768:	3401      	addmi	r4, #1
    for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 802976a:	f103 0301 	add.w	r3, r3, #1
        sum++;
 802976e:	bf48      	it	mi
 8029770:	b2e4      	uxtbmi	r4, r4
    for (uint16_t found_idx = 0; found_idx < GVIB_STIMULATION_CHANNEL; found_idx++)
 8029772:	2b07      	cmp	r3, #7
 8029774:	d1f4      	bne.n	8029760 <gVibSingleSetting+0xc>
    if (sum <= gvib_.config.max_ch)
 8029776:	4e11      	ldr	r6, [pc, #68]	@ (80297bc <gVibSingleSetting+0x68>)
 8029778:	f506 2580 	add.w	r5, r6, #262144	@ 0x40000
 802977c:	f895 302b 	ldrb.w	r3, [r5, #43]	@ 0x2b
 8029780:	42a3      	cmp	r3, r4
 8029782:	d319      	bcc.n	80297b8 <gVibSingleSetting+0x64>
      gVibResetSettings();
 8029784:	f7ff febe 	bl	8029504 <gVibResetSettings>
      gvib_.instance.settings_len = 1;
 8029788:	2301      	movs	r3, #1
      gvib_.settings[0].ch = ch;
 802978a:	f886 802a 	strb.w	r8, [r6, #42]	@ 0x2a
      gvib_.settings[0].length = duration;
 802978e:	85b7      	strh	r7, [r6, #44]	@ 0x2c
      gvib_.instance.settings_len = 1;
 8029790:	f8a5 3048 	strh.w	r3, [r5, #72]	@ 0x48
      if ((sum == 0) || (duration == 0))
 8029794:	b104      	cbz	r4, 8029798 <gVibSingleSetting+0x44>
 8029796:	b93f      	cbnz	r7, 80297a8 <gVibSingleSetting+0x54>
        gvib_.state = GVIB_STATE_STOP;
 8029798:	2000      	movs	r0, #0
 802979a:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
        gVibSetPins(0);
 802979e:	f7ff fed1 	bl	8029544 <gVibSetPins>
      answer = true;
 80297a2:	2001      	movs	r0, #1
}
 80297a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        gvib_.state = GVIB_STATE_STIMULATION;
 80297a8:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
        gvib_.instance.time = HAL_GetTick();
 80297ac:	f7f8 fbba 	bl	8021f24 <HAL_GetTick>
 80297b0:	63a8      	str	r0, [r5, #56]	@ 0x38
        gVibSetPins(gvib_.settings[0].ch);
 80297b2:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 80297b6:	e7f2      	b.n	802979e <gVibSingleSetting+0x4a>
  bool answer = false;
 80297b8:	2000      	movs	r0, #0
 80297ba:	e7f3      	b.n	80297a4 <gVibSingleSetting+0x50>
 80297bc:	2000042c 	.word	0x2000042c

080297c0 <mp8859CallbackOverCurrent>:
 * @brief  OverCurrent callback
 * @return None
 * @note   This function is a weak function in mp8859 library. it calls after over current
 */
void mp8859CallbackOverCurrent(void)
{
 80297c0:	b508      	push	{r3, lr}
  gVibSetState(GVIB_STATE_STOP);
 80297c2:	2000      	movs	r0, #0
 80297c4:	f7ff fefa 	bl	80295bc <gVibSetState>
  gComSetStatusCode(GCOM_STATUS_CODE_OVER_CURRENT);
}
 80297c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  gComSetStatusCode(GCOM_STATUS_CODE_OVER_CURRENT);
 80297cc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80297d0:	f000 ba18 	b.w	8029c04 <gComSetStatusCode>

080297d4 <mp8859Enable>:
/**
 * ************************************************************************************************
 *
 */
void mp8859Enable(bool enable_disable)
{
 80297d4:	b508      	push	{r3, lr}
 80297d6:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(MP8859_EN_GPIO, MP8859_EN_PIN, (GPIO_PinState)enable_disable);
 80297d8:	2140      	movs	r1, #64	@ 0x40
 80297da:	4804      	ldr	r0, [pc, #16]	@ (80297ec <mp8859Enable+0x18>)
 80297dc:	f7fa f8f8 	bl	80239d0 <HAL_GPIO_WritePin>
  HAL_Delay(1);
}
 80297e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_Delay(1);
 80297e4:	2001      	movs	r0, #1
 80297e6:	f7f8 bba3 	b.w	8021f30 <HAL_Delay>
 80297ea:	bf00      	nop
 80297ec:	42020800 	.word	0x42020800

080297f0 <mp8859WriteReg>:
/**
 * ************************************************************************************************
 *
 */
bool mp8859WriteReg(Mp8859Reg reg, uint8_t data)
{
 80297f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  bool answer = false;
  do
  {
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 80297f2:	2301      	movs	r3, #1
{
 80297f4:	f88d 1017 	strb.w	r1, [sp, #23]
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 80297f8:	210a      	movs	r1, #10
 80297fa:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80297fe:	f10d 0117 	add.w	r1, sp, #23
{
 8029802:	4602      	mov	r2, r0
    if (HAL_I2C_Mem_Write(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 10) != HAL_OK)
 8029804:	9100      	str	r1, [sp, #0]
 8029806:	4805      	ldr	r0, [pc, #20]	@ (802981c <mp8859WriteReg+0x2c>)
 8029808:	21c0      	movs	r1, #192	@ 0xc0
 802980a:	f7fa fa77 	bl	8023cfc <HAL_I2C_Mem_Write>
    answer = true;

  } while (0);

  return answer;
}
 802980e:	fab0 f080 	clz	r0, r0
 8029812:	0940      	lsrs	r0, r0, #5
 8029814:	b007      	add	sp, #28
 8029816:	f85d fb04 	ldr.w	pc, [sp], #4
 802981a:	bf00      	nop
 802981c:	20000134 	.word	0x20000134

08029820 <mp8859SetVol>:
    if ((voltage_mv < MP8859_MIN_VOLTAGE) || (voltage_mv > MP8859_MAX_VOLTAGE))
 8029820:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8029824:	f5a0 62fa 	sub.w	r2, r0, #2000	@ 0x7d0
 8029828:	429a      	cmp	r2, r3
{
 802982a:	b510      	push	{r4, lr}
    if ((voltage_mv < MP8859_MIN_VOLTAGE) || (voltage_mv > MP8859_MAX_VOLTAGE))
 802982c:	d814      	bhi.n	8029858 <mp8859SetVol+0x38>
    if (mp8859WriteReg(MP8859_REG_VOUT_L, (voltage_mv / 10) & 0x0007) == false)
 802982e:	230a      	movs	r3, #10
 8029830:	fbb0 f4f3 	udiv	r4, r0, r3
 8029834:	2000      	movs	r0, #0
 8029836:	f004 0107 	and.w	r1, r4, #7
 802983a:	f7ff ffd9 	bl	80297f0 <mp8859WriteReg>
 802983e:	b158      	cbz	r0, 8029858 <mp8859SetVol+0x38>
    if (mp8859WriteReg(MP8859_REG_VOUT_H, (voltage_mv / 10) >> 3) == false)
 8029840:	2001      	movs	r0, #1
 8029842:	f3c4 01c7 	ubfx	r1, r4, #3, #8
 8029846:	f7ff ffd3 	bl	80297f0 <mp8859WriteReg>
 802984a:	b128      	cbz	r0, 8029858 <mp8859SetVol+0x38>
}
 802984c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    if (mp8859WriteReg(MP8859_REG_VOUT_GO, 0x01) == false)
 8029850:	2101      	movs	r1, #1
 8029852:	2002      	movs	r0, #2
 8029854:	f7ff bfcc 	b.w	80297f0 <mp8859WriteReg>
}
 8029858:	2000      	movs	r0, #0
 802985a:	bd10      	pop	{r4, pc}

0802985c <mp8859SetCur>:
    if (current_ma > MP8859_MAX_CURRENT)
 802985c:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8029860:	d806      	bhi.n	8029870 <mp8859SetCur+0x14>
    if (mp8859WriteReg(MP8859_REG_IOUT_LIM, current_ma / 50) == false)
 8029862:	2332      	movs	r3, #50	@ 0x32
 8029864:	fbb0 f0f3 	udiv	r0, r0, r3
 8029868:	b2c1      	uxtb	r1, r0
 802986a:	2003      	movs	r0, #3
 802986c:	f7ff bfc0 	b.w	80297f0 <mp8859WriteReg>
}
 8029870:	2000      	movs	r0, #0
 8029872:	4770      	bx	lr

08029874 <mp8859Init>:
{
 8029874:	b510      	push	{r4, lr}
  	mp8859Enable(false);
 8029876:	2000      	movs	r0, #0
 8029878:	f7ff ffac 	bl	80297d4 <mp8859Enable>
    mp8859Enable(true);
 802987c:	2001      	movs	r0, #1
 802987e:	f7ff ffa9 	bl	80297d4 <mp8859Enable>
    if (HAL_I2C_IsDeviceReady(&MP8859_I2C, MP8859_I2C_ADDRESS, 1, 10) != HAL_OK)
 8029882:	230a      	movs	r3, #10
 8029884:	2201      	movs	r2, #1
 8029886:	21c0      	movs	r1, #192	@ 0xc0
 8029888:	480c      	ldr	r0, [pc, #48]	@ (80298bc <mp8859Init+0x48>)
 802988a:	f7fa fbef 	bl	802406c <HAL_I2C_IsDeviceReady>
 802988e:	b110      	cbz	r0, 8029896 <mp8859Init+0x22>
  bool answer = false;
 8029890:	2400      	movs	r4, #0
}
 8029892:	4620      	mov	r0, r4
 8029894:	bd10      	pop	{r4, pc}
    if (mp8859SetVol(ginfo_storage_.config.voltage_mv) == false)
 8029896:	4c0a      	ldr	r4, [pc, #40]	@ (80298c0 <mp8859Init+0x4c>)
 8029898:	f8b4 0208 	ldrh.w	r0, [r4, #520]	@ 0x208
 802989c:	f7ff ffc0 	bl	8029820 <mp8859SetVol>
 80298a0:	2800      	cmp	r0, #0
 80298a2:	d0f5      	beq.n	8029890 <mp8859Init+0x1c>
    if (mp8859SetCur(ginfo_storage_.config.current_ma) == false)
 80298a4:	f8b4 020a 	ldrh.w	r0, [r4, #522]	@ 0x20a
 80298a8:	f7ff ffd8 	bl	802985c <mp8859SetCur>
 80298ac:	4604      	mov	r4, r0
 80298ae:	2800      	cmp	r0, #0
 80298b0:	d0ee      	beq.n	8029890 <mp8859Init+0x1c>
    mp8859Enable(true);
 80298b2:	2001      	movs	r0, #1
 80298b4:	f7ff ff8e 	bl	80297d4 <mp8859Enable>
    answer = true;
 80298b8:	e7eb      	b.n	8029892 <mp8859Init+0x1e>
 80298ba:	bf00      	nop
 80298bc:	20000134 	.word	0x20000134
 80298c0:	200424dc 	.word	0x200424dc

080298c4 <mp8859ReadReg>:
/**
 * ************************************************************************************************
 *
 */
bool mp8859ReadReg(Mp8859Reg reg, uint8_t *data)
{
 80298c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80298c6:	4602      	mov	r2, r0
  bool answer = false;
  do
  {
    if (data == NULL)
 80298c8:	4608      	mov	r0, r1
 80298ca:	b159      	cbz	r1, 80298e4 <mp8859ReadReg+0x20>
    {
      break;
    }
    if (HAL_I2C_Mem_Read(&MP8859_I2C, MP8859_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 10) != HAL_OK)
 80298cc:	2301      	movs	r3, #1
 80298ce:	210a      	movs	r1, #10
 80298d0:	9000      	str	r0, [sp, #0]
 80298d2:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80298d6:	4805      	ldr	r0, [pc, #20]	@ (80298ec <mp8859ReadReg+0x28>)
 80298d8:	21c0      	movs	r1, #192	@ 0xc0
 80298da:	f7fa fae9 	bl	8023eb0 <HAL_I2C_Mem_Read>
 80298de:	fab0 f080 	clz	r0, r0
 80298e2:	0940      	lsrs	r0, r0, #5
    answer = true;

  } while (0);

  return answer;
}
 80298e4:	b005      	add	sp, #20
 80298e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80298ea:	bf00      	nop
 80298ec:	20000134 	.word	0x20000134

080298f0 <mp8859Loop>:
{
 80298f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if (HAL_GetTick() - last_time >= MP8859_CHECK_TIME_MS)
 80298f2:	f7f8 fb17 	bl	8021f24 <HAL_GetTick>
 80298f6:	2809      	cmp	r0, #9
 80298f8:	d910      	bls.n	802991c <mp8859Loop+0x2c>
    uint8_t data = 0;
 80298fa:	2500      	movs	r5, #0
    if (mp8859ReadReg(MP8859_REG_STATUS, &data) == true)
 80298fc:	2009      	movs	r0, #9
 80298fe:	f10d 0107 	add.w	r1, sp, #7
    uint8_t data = 0;
 8029902:	f88d 5007 	strb.w	r5, [sp, #7]
    if (mp8859ReadReg(MP8859_REG_STATUS, &data) == true)
 8029906:	f7ff ffdd 	bl	80298c4 <mp8859ReadReg>
 802990a:	b138      	cbz	r0, 802991c <mp8859Loop+0x2c>
      if (((data & (1 << MP8859_STATUS_PG)) == 0) && (mp8859_power_good_ == 1))
 802990c:	f99d 2007 	ldrsb.w	r2, [sp, #7]
 8029910:	4c0a      	ldr	r4, [pc, #40]	@ (802993c <mp8859Loop+0x4c>)
 8029912:	42aa      	cmp	r2, r5
 8029914:	7823      	ldrb	r3, [r4, #0]
 8029916:	da03      	bge.n	8029920 <mp8859Loop+0x30>
      if (((data & (1 << MP8859_STATUS_PG)) != 0) && (mp8859_power_good_ == 0))
 8029918:	7823      	ldrb	r3, [r4, #0]
 802991a:	b15b      	cbz	r3, 8029934 <mp8859Loop+0x44>
}
 802991c:	b003      	add	sp, #12
 802991e:	bd30      	pop	{r4, r5, pc}
      if (((data & (1 << MP8859_STATUS_PG)) == 0) && (mp8859_power_good_ == 1))
 8029920:	2b01      	cmp	r3, #1
 8029922:	d1fb      	bne.n	802991c <mp8859Loop+0x2c>
        mp8859_power_good_ = 0;
 8029924:	7025      	strb	r5, [r4, #0]
        mp8859CallbackOverCurrent();
 8029926:	f7ff ff4b 	bl	80297c0 <mp8859CallbackOverCurrent>
      if (((data & (1 << MP8859_STATUS_PG)) != 0) && (mp8859_power_good_ == 0))
 802992a:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 802992e:	2b00      	cmp	r3, #0
 8029930:	daf4      	bge.n	802991c <mp8859Loop+0x2c>
 8029932:	e7f1      	b.n	8029918 <mp8859Loop+0x28>
        mp8859_power_good_ = 1;
 8029934:	2301      	movs	r3, #1
 8029936:	7023      	strb	r3, [r4, #0]
}
 8029938:	e7f0      	b.n	802991c <mp8859Loop+0x2c>
 802993a:	bf00      	nop
 802993c:	20000028 	.word	0x20000028

08029940 <mp8859GetVol>:
{
 8029940:	b513      	push	{r0, r1, r4, lr}
    if (voltage_mv == NULL)
 8029942:	4604      	mov	r4, r0
 8029944:	b910      	cbnz	r0, 802994c <mp8859GetVol+0xc>
  bool answer = false;
 8029946:	2000      	movs	r0, #0
}
 8029948:	b002      	add	sp, #8
 802994a:	bd10      	pop	{r4, pc}
    if (mp8859ReadReg(MP8859_REG_VOUT_L, &data[0]) == false)
 802994c:	2000      	movs	r0, #0
 802994e:	a901      	add	r1, sp, #4
 8029950:	f7ff ffb8 	bl	80298c4 <mp8859ReadReg>
 8029954:	2800      	cmp	r0, #0
 8029956:	d0f6      	beq.n	8029946 <mp8859GetVol+0x6>
    if (mp8859ReadReg(MP8859_REG_VOUT_H, &data[1]) == false)
 8029958:	2001      	movs	r0, #1
 802995a:	f10d 0105 	add.w	r1, sp, #5
 802995e:	f7ff ffb1 	bl	80298c4 <mp8859ReadReg>
 8029962:	2800      	cmp	r0, #0
 8029964:	d0ef      	beq.n	8029946 <mp8859GetVol+0x6>
    *voltage_mv = ((uint16_t)data[1] << 3) | ((uint16_t)(data[0] & 0x07));
 8029966:	f89d 3004 	ldrb.w	r3, [sp, #4]
 802996a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 802996e:	f003 0307 	and.w	r3, r3, #7
 8029972:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    *voltage_mv *= 10;
 8029976:	220a      	movs	r2, #10
 8029978:	4353      	muls	r3, r2
 802997a:	6023      	str	r3, [r4, #0]
    answer = true;
 802997c:	e7e4      	b.n	8029948 <mp8859GetVol+0x8>

0802997e <mp8859GetCur>:
  uint8_t data = 0;
 802997e:	2300      	movs	r3, #0
{
 8029980:	b513      	push	{r0, r1, r4, lr}
    if (current_ma == NULL)
 8029982:	4604      	mov	r4, r0
  uint8_t data = 0;
 8029984:	f88d 3007 	strb.w	r3, [sp, #7]
    if (current_ma == NULL)
 8029988:	b910      	cbnz	r0, 8029990 <mp8859GetCur+0x12>
  bool answer = false;
 802998a:	2000      	movs	r0, #0
}
 802998c:	b002      	add	sp, #8
 802998e:	bd10      	pop	{r4, pc}
    if (mp8859ReadReg(MP8859_REG_IOUT_LIM, &data) == false)
 8029990:	2003      	movs	r0, #3
 8029992:	f10d 0107 	add.w	r1, sp, #7
 8029996:	f7ff ff95 	bl	80298c4 <mp8859ReadReg>
 802999a:	2800      	cmp	r0, #0
 802999c:	d0f5      	beq.n	802998a <mp8859GetCur+0xc>
    *current_ma = data * 50;
 802999e:	2232      	movs	r2, #50	@ 0x32
 80299a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80299a4:	fb13 f302 	smulbb	r3, r3, r2
 80299a8:	6023      	str	r3, [r4, #0]
    answer = true;
 80299aa:	e7ef      	b.n	802998c <mp8859GetCur+0xe>

080299ac <gBuzInit>:
 * @note   This function configures the necessary hardware and settings for the buzzer to operate.
 *         It initializes the buzzer handle, configures the timer for PWM output, and starts
 *         the PWM signal. If the timer fails to start, the core system is halted.
 */
void gBuzInit(void)
{
 80299ac:	b508      	push	{r3, lr}
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 80299ae:	2300      	movs	r3, #0
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 80299b0:	21f9      	movs	r1, #249	@ 0xf9
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 80299b2:	4a0a      	ldr	r2, [pc, #40]	@ (80299dc <gBuzInit+0x30>)
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 80299b4:	480a      	ldr	r0, [pc, #40]	@ (80299e0 <gBuzInit+0x34>)
  memset(&gbuz_, 0, sizeof(GBuzHandle));
 80299b6:	e9c2 3300 	strd	r3, r3, [r2]
 80299ba:	6093      	str	r3, [r2, #8]
  __HAL_TIM_SET_PRESCALER(&GBUZ_TIMER, GBUZ_TIMER_FREQ_MHZ - 1);
 80299bc:	6802      	ldr	r2, [r0, #0]
 80299be:	6291      	str	r1, [r2, #40]	@ 0x28
  __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
  __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 10);
 80299c0:	210a      	movs	r1, #10
  __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
 80299c2:	6413      	str	r3, [r2, #64]	@ 0x40
  __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 10);
 80299c4:	60c1      	str	r1, [r0, #12]
 80299c6:	62d1      	str	r1, [r2, #44]	@ 0x2c
  __HAL_TIM_SET_COUNTER(&GBUZ_TIMER, 0);
  if (HAL_TIM_PWM_Start(&GBUZ_TIMER, GBUZ_CHANNEL) != HAL_OK)
 80299c8:	210c      	movs	r1, #12
  __HAL_TIM_SET_COUNTER(&GBUZ_TIMER, 0);
 80299ca:	6253      	str	r3, [r2, #36]	@ 0x24
  if (HAL_TIM_PWM_Start(&GBUZ_TIMER, GBUZ_CHANNEL) != HAL_OK)
 80299cc:	f7fe fb3a 	bl	8028044 <HAL_TIM_PWM_Start>
 80299d0:	b118      	cbz	r0, 80299da <gBuzInit+0x2e>
  {
    gCoreHalt();
  }
}
 80299d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    gCoreHalt();
 80299d6:	f000 bf81 	b.w	802a8dc <gCoreHalt>
}
 80299da:	bd08      	pop	{r3, pc}
 80299dc:	20040478 	.word	0x20040478
 80299e0:	200001a0 	.word	0x200001a0

080299e4 <gBuzPlayNote>:
 * @note   This function generates the sound corresponding to the specified note on the buzzer.
 *         It can be called to play individual notes, and the behavior may depend on the
 *         buzzer's current state or settings.
 */
void gBuzPlayNote(uint32_t note)
{
 80299e4:	b510      	push	{r4, lr}
 80299e6:	4604      	mov	r4, r0
  uint32_t tmp = 0;
  gbuz_.time = HAL_GetTick();
 80299e8:	f7f8 fa9c 	bl	8021f24 <HAL_GetTick>
 80299ec:	4b09      	ldr	r3, [pc, #36]	@ (8029a14 <gBuzPlayNote+0x30>)
 80299ee:	4a0a      	ldr	r2, [pc, #40]	@ (8029a18 <gBuzPlayNote+0x34>)
 80299f0:	6058      	str	r0, [r3, #4]
  if (note > 0)
 80299f2:	b14c      	cbz	r4, 8029a08 <gBuzPlayNote+0x24>
  {
    tmp = (1000000UL / note) - 1;
 80299f4:	4b09      	ldr	r3, [pc, #36]	@ (8029a1c <gBuzPlayNote+0x38>)
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, tmp);
 80299f6:	6811      	ldr	r1, [r2, #0]
    tmp = (1000000UL / note) - 1;
 80299f8:	fbb3 f3f4 	udiv	r3, r3, r4
 80299fc:	3b01      	subs	r3, #1
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, tmp);
 80299fe:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8029a00:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, tmp / 16);
 8029a02:	091b      	lsrs	r3, r3, #4
 8029a04:	640b      	str	r3, [r1, #64]	@ 0x40
  else
  {
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 100);
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
  }
}
 8029a06:	bd10      	pop	{r4, pc}
    __HAL_TIM_SET_AUTORELOAD(&GBUZ_TIMER, 100);
 8029a08:	2164      	movs	r1, #100	@ 0x64
 8029a0a:	6813      	ldr	r3, [r2, #0]
 8029a0c:	60d1      	str	r1, [r2, #12]
 8029a0e:	62d9      	str	r1, [r3, #44]	@ 0x2c
    __HAL_TIM_SET_COMPARE(&GBUZ_TIMER, GBUZ_CHANNEL, 0);
 8029a10:	641c      	str	r4, [r3, #64]	@ 0x40
}
 8029a12:	e7f8      	b.n	8029a06 <gBuzPlayNote+0x22>
 8029a14:	20040478 	.word	0x20040478
 8029a18:	200001a0 	.word	0x200001a0
 8029a1c:	000f4240 	.word	0x000f4240

08029a20 <gBuzPlay>:
{
 8029a20:	b538      	push	{r3, r4, r5, lr}
    if (sequence == NULL)
 8029a22:	4605      	mov	r5, r0
 8029a24:	b908      	cbnz	r0, 8029a2a <gBuzPlay+0xa>
      gCoreHalt();
 8029a26:	f000 ff59 	bl	802a8dc <gCoreHalt>
    if (gbuz_.playing == true)
 8029a2a:	4b06      	ldr	r3, [pc, #24]	@ (8029a44 <gBuzPlay+0x24>)
 8029a2c:	781a      	ldrb	r2, [r3, #0]
 8029a2e:	b93a      	cbnz	r2, 8029a40 <gBuzPlay+0x20>
    gbuz_.playing = true;
 8029a30:	2401      	movs	r4, #1
    gBuzPlayNote(gbuz_.sequence->note);
 8029a32:	8828      	ldrh	r0, [r5, #0]
    gbuz_.sequence = (GBuzNoteSequence*)sequence;
 8029a34:	609d      	str	r5, [r3, #8]
    gbuz_.playing = true;
 8029a36:	701c      	strb	r4, [r3, #0]
    gBuzPlayNote(gbuz_.sequence->note);
 8029a38:	f7ff ffd4 	bl	80299e4 <gBuzPlayNote>
    answer = true;
 8029a3c:	4620      	mov	r0, r4
}
 8029a3e:	bd38      	pop	{r3, r4, r5, pc}
  bool answer = false;
 8029a40:	2000      	movs	r0, #0
 8029a42:	e7fc      	b.n	8029a3e <gBuzPlay+0x1e>
 8029a44:	20040478 	.word	0x20040478

08029a48 <gBuzStop>:
{
 8029a48:	b508      	push	{r3, lr}
  gBuzPlayNote(GBUZ_NOTE_NONE);
 8029a4a:	2000      	movs	r0, #0
 8029a4c:	f7ff ffca 	bl	80299e4 <gBuzPlayNote>
  gbuz_.playing = false;
 8029a50:	2200      	movs	r2, #0
 8029a52:	4b02      	ldr	r3, [pc, #8]	@ (8029a5c <gBuzStop+0x14>)
 8029a54:	701a      	strb	r2, [r3, #0]
  gbuz_.sequence = NULL;
 8029a56:	609a      	str	r2, [r3, #8]
}
 8029a58:	bd08      	pop	{r3, pc}
 8029a5a:	bf00      	nop
 8029a5c:	20040478 	.word	0x20040478

08029a60 <gBuzLoop>:
{
 8029a60:	b510      	push	{r4, lr}
  if (gbuz_.playing == true)
 8029a62:	4c0e      	ldr	r4, [pc, #56]	@ (8029a9c <gBuzLoop+0x3c>)
 8029a64:	7823      	ldrb	r3, [r4, #0]
 8029a66:	b1c3      	cbz	r3, 8029a9a <gBuzLoop+0x3a>
    if (gbuz_.sequence != NULL)
 8029a68:	68a3      	ldr	r3, [r4, #8]
 8029a6a:	b193      	cbz	r3, 8029a92 <gBuzLoop+0x32>
      if (HAL_GetTick() - gbuz_.time >= gbuz_.sequence->duration)
 8029a6c:	f7f8 fa5a 	bl	8021f24 <HAL_GetTick>
 8029a70:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8029a74:	1a80      	subs	r0, r0, r2
 8029a76:	685a      	ldr	r2, [r3, #4]
 8029a78:	4290      	cmp	r0, r2
 8029a7a:	d30e      	bcc.n	8029a9a <gBuzLoop+0x3a>
        gbuz_.sequence++;
 8029a7c:	f103 0208 	add.w	r2, r3, #8
        gBuzPlayNote(gbuz_.sequence->note);
 8029a80:	8918      	ldrh	r0, [r3, #8]
        gbuz_.sequence++;
 8029a82:	60a2      	str	r2, [r4, #8]
        gBuzPlayNote(gbuz_.sequence->note);
 8029a84:	f7ff ffae 	bl	80299e4 <gBuzPlayNote>
        if ((gbuz_.sequence->duration == 0) && (gbuz_.sequence->note == GBUZ_NOTE_NONE))
 8029a88:	68a3      	ldr	r3, [r4, #8]
 8029a8a:	685a      	ldr	r2, [r3, #4]
 8029a8c:	b92a      	cbnz	r2, 8029a9a <gBuzLoop+0x3a>
 8029a8e:	881b      	ldrh	r3, [r3, #0]
 8029a90:	b91b      	cbnz	r3, 8029a9a <gBuzLoop+0x3a>
}
 8029a92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          gBuzStop();
 8029a96:	f7ff bfd7 	b.w	8029a48 <gBuzStop>
}
 8029a9a:	bd10      	pop	{r4, pc}
 8029a9c:	20040478 	.word	0x20040478

08029aa0 <gComRxEventCallback>:
 *         the incoming data based on the specified size and may trigger further
 *         actions or state transitions within the communication system.
 */
void gComRxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
  gcom_.instance.rx_len = size;
 8029aa0:	4b01      	ldr	r3, [pc, #4]	@ (8029aa8 <gComRxEventCallback+0x8>)
 8029aa2:	60d9      	str	r1, [r3, #12]
}
 8029aa4:	4770      	bx	lr
 8029aa6:	bf00      	nop
 8029aa8:	20042484 	.word	0x20042484

08029aac <gComTxDoneCallback>:
 *         This function should be registered with the UART peripheral to handle transmission
 *         complete events correctly.
 */
void gComTxDoneCallback(UART_HandleTypeDef *huart)
{
  gcom_.instance.tx_done = 1;
 8029aac:	2201      	movs	r2, #1
 8029aae:	4b01      	ldr	r3, [pc, #4]	@ (8029ab4 <gComTxDoneCallback+0x8>)
 8029ab0:	615a      	str	r2, [r3, #20]
}
 8029ab2:	4770      	bx	lr
 8029ab4:	20042484 	.word	0x20042484

08029ab8 <gComDeInit>:
{
 8029ab8:	b510      	push	{r4, lr}
  HAL_UART_Abort(&GCOM_USART);
 8029aba:	4c0b      	ldr	r4, [pc, #44]	@ (8029ae8 <gComDeInit+0x30>)
 8029abc:	4620      	mov	r0, r4
 8029abe:	f7fe fe47 	bl	8028750 <HAL_UART_Abort>
  HAL_UART_UnRegisterRxEventCallback(&GCOM_USART);
 8029ac2:	4620      	mov	r0, r4
 8029ac4:	f7fe fdd6 	bl	8028674 <HAL_UART_UnRegisterRxEventCallback>
  HAL_UART_UnRegisterCallback(&GCOM_USART, HAL_UART_TX_COMPLETE_CB_ID);
 8029ac8:	2101      	movs	r1, #1
 8029aca:	4620      	mov	r0, r4
 8029acc:	f7fe fd52 	bl	8028574 <HAL_UART_UnRegisterCallback>
  HAL_UART_UnRegisterCallback(&GCOM_USART, HAL_UART_ERROR_CB_ID);
 8029ad0:	2104      	movs	r1, #4
 8029ad2:	4620      	mov	r0, r4
 8029ad4:	f7fe fd4e 	bl	8028574 <HAL_UART_UnRegisterCallback>
}
 8029ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memset(&gcom_, 0, sizeof(GComHandle));
 8029adc:	f242 024c 	movw	r2, #8268	@ 0x204c
 8029ae0:	2100      	movs	r1, #0
 8029ae2:	4802      	ldr	r0, [pc, #8]	@ (8029aec <gComDeInit+0x34>)
 8029ae4:	f001 bd2a 	b.w	802b53c <memset>
 8029ae8:	2000035c 	.word	0x2000035c
 8029aec:	20040484 	.word	0x20040484

08029af0 <gComRespMake>:
    gcom_.instance.tx_done = 0;
 8029af0:	2300      	movs	r3, #0
{
 8029af2:	b5f0      	push	{r4, r5, r6, r7, lr}
    gcom_.instance.tx_done = 0;
 8029af4:	4f39      	ldr	r7, [pc, #228]	@ (8029bdc <gComRespMake+0xec>)
{
 8029af6:	b087      	sub	sp, #28
 8029af8:	4614      	mov	r4, r2
    gcom_.instance.tx_len = 0;
 8029afa:	e9c7 3304 	strd	r3, r3, [r7, #16]
    if (data == NULL)
 8029afe:	b131      	cbz	r1, 8029b0e <gComRespMake+0x1e>
    if (length >= GCOM_BUFFER_SIZE - GCOM_RES_MIN_LENGTH)
 8029b00:	f240 73f6 	movw	r3, #2038	@ 0x7f6
 8029b04:	429a      	cmp	r2, r3
 8029b06:	d903      	bls.n	8029b10 <gComRespMake+0x20>
  bool answer = false;
 8029b08:	2000      	movs	r0, #0
}
 8029b0a:	b007      	add	sp, #28
 8029b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      length = 0;
 8029b0e:	460c      	mov	r4, r1
    gcom_.instance.tx[0] = gcom_.id;
 8029b10:	4d33      	ldr	r5, [pc, #204]	@ (8029be0 <gComRespMake+0xf0>)
 8029b12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    gcom_.instance.tx[1] = (length + 6) >> 8;
 8029b16:	1da6      	adds	r6, r4, #6
    gcom_.instance.tx[0] = gcom_.id;
 8029b18:	f885 3800 	strb.w	r3, [r5, #2048]	@ 0x800
    gcom_.instance.tx[1] = (length + 6) >> 8;
 8029b1c:	1233      	asrs	r3, r6, #8
 8029b1e:	f885 3801 	strb.w	r3, [r5, #2049]	@ 0x801
    gcom_.instance.tx[3] = GCOM_CMD_RESP;
 8029b22:	2301      	movs	r3, #1
    gcom_.instance.tx[4] = error >> 8;
 8029b24:	ba40      	rev16	r0, r0
    gcom_.instance.tx[2] = (length + 6) & 0x00FF;
 8029b26:	f885 6802 	strb.w	r6, [r5, #2050]	@ 0x802
    gcom_.instance.tx[3] = GCOM_CMD_RESP;
 8029b2a:	f885 3803 	strb.w	r3, [r5, #2051]	@ 0x803
    gcom_.instance.tx[4] = error >> 8;
 8029b2e:	f8a5 0804 	strh.w	r0, [r5, #2052]	@ 0x804
    if (length != 0)
 8029b32:	bb1c      	cbnz	r4, 8029b7c <gComRespMake+0x8c>
    __HAL_CRC_DR_RESET(&hcrc);
 8029b34:	4f2b      	ldr	r7, [pc, #172]	@ (8029be4 <gComRespMake+0xf4>)
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029b36:	f241 0121 	movw	r1, #4129	@ 0x1021
    __HAL_CRC_DR_RESET(&hcrc);
 8029b3a:	683a      	ldr	r2, [r7, #0]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029b3c:	4638      	mov	r0, r7
    __HAL_CRC_DR_RESET(&hcrc);
 8029b3e:	6893      	ldr	r3, [r2, #8]
 8029b40:	f043 0301 	orr.w	r3, r3, #1
 8029b44:	6093      	str	r3, [r2, #8]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029b46:	2208      	movs	r2, #8
 8029b48:	f7f9 f888 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8029b4c:	2800      	cmp	r0, #0
 8029b4e:	d1db      	bne.n	8029b08 <gComRespMake+0x18>
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) &gcom_.instance.tx[1], 5 + length);
 8029b50:	1d62      	adds	r2, r4, #5
 8029b52:	4638      	mov	r0, r7
 8029b54:	4924      	ldr	r1, [pc, #144]	@ (8029be8 <gComRespMake+0xf8>)
 8029b56:	f7f9 f85d 	bl	8022c14 <HAL_CRC_Calculate>
    gcom_.instance.tx[8 + length] = GCOM_EOF;
 8029b5a:	22f1      	movs	r2, #241	@ 0xf1
    gcom_.instance.tx[6 + length] = crc >> 8;
 8029b5c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8029b60:	442e      	add	r6, r5
 8029b62:	f886 3800 	strb.w	r3, [r6, #2048]	@ 0x800
    gcom_.instance.tx[7 + length] = crc & 0x00FF;
 8029b66:	192b      	adds	r3, r5, r4
    gcom_.instance.tx_len = GCOM_RES_MIN_LENGTH + length;
 8029b68:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
 8029b6c:	3409      	adds	r4, #9
    gcom_.instance.tx[7 + length] = crc & 0x00FF;
 8029b6e:	f883 0807 	strb.w	r0, [r3, #2055]	@ 0x807
    gcom_.instance.tx[8 + length] = GCOM_EOF;
 8029b72:	f883 2808 	strb.w	r2, [r3, #2056]	@ 0x808
    answer = true;
 8029b76:	2001      	movs	r0, #1
    gcom_.instance.tx_len = GCOM_RES_MIN_LENGTH + length;
 8029b78:	612c      	str	r4, [r5, #16]
    answer = true;
 8029b7a:	e7c6      	b.n	8029b0a <gComRespMake+0x1a>
      for (uint16_t i = 0; i < length; i++)
 8029b7c:	2300      	movs	r3, #0
 8029b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8029bec <gComRespMake+0xfc>)
 8029b80:	3901      	subs	r1, #1
 8029b82:	3301      	adds	r3, #1
        gcom_.instance.tx_encrypted[i + 6] = data[i];
 8029b84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
      for (uint16_t i = 0; i < length; i++)
 8029b88:	b29b      	uxth	r3, r3
 8029b8a:	429c      	cmp	r4, r3
        gcom_.instance.tx_encrypted[i + 6] = data[i];
 8029b8c:	f802 0f01 	strb.w	r0, [r2, #1]!
      for (uint16_t i = 0; i < length; i++)
 8029b90:	d1f7      	bne.n	8029b82 <gComRespMake+0x92>
      cmox_initialize(NULL);
 8029b92:	2000      	movs	r0, #0
 8029b94:	f7f6 fcbe 	bl	8020514 <cmox_initialize>
			if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x4c11db7, CRC_POLYLENGTH_32B) != HAL_OK)
 8029b98:	2200      	movs	r2, #0
 8029b9a:	4915      	ldr	r1, [pc, #84]	@ (8029bf0 <gComRespMake+0x100>)
 8029b9c:	4811      	ldr	r0, [pc, #68]	@ (8029be4 <gComRespMake+0xf4>)
 8029b9e:	f7f9 f85d 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8029ba2:	2800      	cmp	r0, #0
 8029ba4:	d1b0      	bne.n	8029b08 <gComRespMake+0x18>
			cipher_result = cmox_cipher_encrypt(CMOX_AES_CTR_ENC_ALGO,
 8029ba6:	4b13      	ldr	r3, [pc, #76]	@ (8029bf4 <gComRespMake+0x104>)
 8029ba8:	4913      	ldr	r1, [pc, #76]	@ (8029bf8 <gComRespMake+0x108>)
 8029baa:	9303      	str	r3, [sp, #12]
 8029bac:	2310      	movs	r3, #16
 8029bae:	9302      	str	r3, [sp, #8]
 8029bb0:	f101 0328 	add.w	r3, r1, #40	@ 0x28
 8029bb4:	9301      	str	r3, [sp, #4]
 8029bb6:	2320      	movs	r3, #32
 8029bb8:	4810      	ldr	r0, [pc, #64]	@ (8029bfc <gComRespMake+0x10c>)
 8029bba:	9104      	str	r1, [sp, #16]
 8029bbc:	9300      	str	r3, [sp, #0]
 8029bbe:	4622      	mov	r2, r4
 8029bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8029c00 <gComRespMake+0x110>)
 8029bc2:	6800      	ldr	r0, [r0, #0]
 8029bc4:	f2a1 71fe 	subw	r1, r1, #2046	@ 0x7fe
 8029bc8:	f7f6 fbfa 	bl	80203c0 <cmox_cipher_encrypt>
			if (cipher_result != CMOX_CIPHER_SUCCESS)
 8029bcc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8029bd0:	d19a      	bne.n	8029b08 <gComRespMake+0x18>
			if (gcom_.instance.tx_len_encrypted != (length))
 8029bd2:	687b      	ldr	r3, [r7, #4]
 8029bd4:	429c      	cmp	r4, r3
 8029bd6:	d197      	bne.n	8029b08 <gComRespMake+0x18>
 8029bd8:	e7ac      	b.n	8029b34 <gComRespMake+0x44>
 8029bda:	bf00      	nop
 8029bdc:	20042484 	.word	0x20042484
 8029be0:	20040484 	.word	0x20040484
 8029be4:	20000110 	.word	0x20000110
 8029be8:	20040c85 	.word	0x20040c85
 8029bec:	20041c89 	.word	0x20041c89
 8029bf0:	04c11db7 	.word	0x04c11db7
 8029bf4:	20040c8a 	.word	0x20040c8a
 8029bf8:	20042488 	.word	0x20042488
 8029bfc:	0802c310 	.word	0x0802c310
 8029c00:	0802c466 	.word	0x0802c466

08029c04 <gComSetStatusCode>:
  if (gcom_.status_code == GCOM_STATUS_CODE_NO_ERROR)
 8029c04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8029c08:	4b02      	ldr	r3, [pc, #8]	@ (8029c14 <gComSetStatusCode+0x10>)
 8029c0a:	8d59      	ldrh	r1, [r3, #42]	@ 0x2a
 8029c0c:	4291      	cmp	r1, r2
    gcom_.status_code = status_code;
 8029c0e:	bf08      	it	eq
 8029c10:	8558      	strheq	r0, [r3, #42]	@ 0x2a
}
 8029c12:	4770      	bx	lr
 8029c14:	20042484 	.word	0x20042484

08029c18 <gComGetStatusCode>:
}
 8029c18:	4b01      	ldr	r3, [pc, #4]	@ (8029c20 <gComGetStatusCode+0x8>)
 8029c1a:	8d58      	ldrh	r0, [r3, #42]	@ 0x2a
 8029c1c:	4770      	bx	lr
 8029c1e:	bf00      	nop
 8029c20:	20042484 	.word	0x20042484

08029c24 <gComRxEnable>:
 *         If an error occurs during the setup, the communication state is set to an error state.
 *         The function returns true if the reception is successfully enabled, and false if
 *         an error occurs during the process.
 */
bool gComRxEnable(void)
{
 8029c24:	b570      	push	{r4, r5, r6, lr}
  {
    gcom_.error = GCOM_ERR_NONE;
    gcom_.instance.rx_len = 0;
    gcom_.instance.tx_done = 0;
    gcom_.instance.tx_len = 0;
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029c26:	f04f 32ff 	mov.w	r2, #4294967295
    gcom_.error = GCOM_ERR_NONE;
 8029c2a:	2400      	movs	r4, #0
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029c2c:	4e0f      	ldr	r6, [pc, #60]	@ (8029c6c <gComRxEnable+0x48>)
    gcom_.error = GCOM_ERR_NONE;
 8029c2e:	4d10      	ldr	r5, [pc, #64]	@ (8029c70 <gComRxEnable+0x4c>)
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029c30:	6833      	ldr	r3, [r6, #0]
    gcom_.instance.tx_len = 0;
 8029c32:	e9c5 4404 	strd	r4, r4, [r5, #16]
    gcom_.error = GCOM_ERR_NONE;
 8029c36:	846c      	strh	r4, [r5, #34]	@ 0x22
    gcom_.instance.rx_len = 0;
 8029c38:	60ec      	str	r4, [r5, #12]
    if (HAL_UARTEx_ReceiveToIdle_DMA(&GCOM_USART, gcom_.instance.rx, GCOM_BUFFER_SIZE) != HAL_OK)
 8029c3a:	4630      	mov	r0, r6
    __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029c3c:	621a      	str	r2, [r3, #32]
    if (HAL_UARTEx_ReceiveToIdle_DMA(&GCOM_USART, gcom_.instance.rx, GCOM_BUFFER_SIZE) != HAL_OK)
 8029c3e:	f5a5 5100 	sub.w	r1, r5, #8192	@ 0x2000
 8029c42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8029c46:	f7ff fae9 	bl	802921c <HAL_UARTEx_ReceiveToIdle_DMA>
 8029c4a:	4603      	mov	r3, r0
 8029c4c:	b950      	cbnz	r0, 8029c64 <gComRxEnable+0x40>
    {
      gcom_.state = GCOM_STATE_ERROR;
      break;
    }
    __HAL_DMA_DISABLE_IT(GCOM_USART.hdmarx, DMA_IT_HT);
 8029c4e:	2001      	movs	r0, #1
 8029c50:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 8029c54:	6811      	ldr	r1, [r2, #0]
 8029c56:	694a      	ldr	r2, [r1, #20]
 8029c58:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8029c5c:	614a      	str	r2, [r1, #20]
      gcom_.state = GCOM_STATE_ERROR;
 8029c5e:	f885 3020 	strb.w	r3, [r5, #32]
    answer = true;

  } while (0);

  return answer;
}
 8029c62:	bd70      	pop	{r4, r5, r6, pc}
 8029c64:	2304      	movs	r3, #4
  bool answer = false;
 8029c66:	4620      	mov	r0, r4
 8029c68:	e7f9      	b.n	8029c5e <gComRxEnable+0x3a>
 8029c6a:	bf00      	nop
 8029c6c:	2000035c 	.word	0x2000035c
 8029c70:	20042484 	.word	0x20042484

08029c74 <gComInit>:
{
 8029c74:	b510      	push	{r4, lr}
  memset(&gcom_, 0, sizeof(GComHandle));
 8029c76:	f242 024c 	movw	r2, #8268	@ 0x204c
 8029c7a:	2100      	movs	r1, #0
 8029c7c:	4822      	ldr	r0, [pc, #136]	@ (8029d08 <gComInit+0x94>)
 8029c7e:	f001 fc5d 	bl	802b53c <memset>
  MX_CRC_Init();
 8029c82:	f7f7 fc1f 	bl	80214c4 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8029c86:	f7f7 ffa1 	bl	8021bcc <MX_USART1_UART_Init>
  gcom_.id = id;
 8029c8a:	23f0      	movs	r3, #240	@ 0xf0
 8029c8c:	4c1f      	ldr	r4, [pc, #124]	@ (8029d0c <gComInit+0x98>)
 8029c8e:	f884 3027 	strb.w	r3, [r4, #39]	@ 0x27
  gcom_.status_code = GCOM_STATUS_CODE_NO_ERROR;
 8029c92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8029c96:	8563      	strh	r3, [r4, #42]	@ 0x2a
  gcom_.instance.sync_time = HAL_GetTick();
 8029c98:	f7f8 f944 	bl	8021f24 <HAL_GetTick>
 8029c9c:	61e0      	str	r0, [r4, #28]
  if (!gInfoReadIv(gcom_.iv))
 8029c9e:	f104 002c 	add.w	r0, r4, #44	@ 0x2c
 8029ca2:	f000 ff3f 	bl	802ab24 <gInfoReadIv>
 8029ca6:	b908      	cbnz	r0, 8029cac <gComInit+0x38>
  	gCoreHalt();
 8029ca8:	f000 fe18 	bl	802a8dc <gCoreHalt>
  if (!gInfoReadIv(gcom_.iv_tmp))
 8029cac:	4818      	ldr	r0, [pc, #96]	@ (8029d10 <gComInit+0x9c>)
 8029cae:	f000 ff39 	bl	802ab24 <gInfoReadIv>
 8029cb2:	b908      	cbnz	r0, 8029cb8 <gComInit+0x44>
		gCoreHalt();
 8029cb4:	f000 fe12 	bl	802a8dc <gCoreHalt>
  if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029cb8:	2208      	movs	r2, #8
 8029cba:	f241 0121 	movw	r1, #4129	@ 0x1021
 8029cbe:	4815      	ldr	r0, [pc, #84]	@ (8029d14 <gComInit+0xa0>)
 8029cc0:	f7f8 ffcc 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8029cc4:	b108      	cbz	r0, 8029cca <gComInit+0x56>
    gCoreHalt();
 8029cc6:	f000 fe09 	bl	802a8dc <gCoreHalt>
  if (HAL_UART_RegisterRxEventCallback(&GCOM_USART, gComRxEventCallback) != HAL_OK)
 8029cca:	4913      	ldr	r1, [pc, #76]	@ (8029d18 <gComInit+0xa4>)
 8029ccc:	4813      	ldr	r0, [pc, #76]	@ (8029d1c <gComInit+0xa8>)
 8029cce:	f7fe fcbf 	bl	8028650 <HAL_UART_RegisterRxEventCallback>
 8029cd2:	b108      	cbz	r0, 8029cd8 <gComInit+0x64>
    gCoreHalt();
 8029cd4:	f000 fe02 	bl	802a8dc <gCoreHalt>
  if (HAL_UART_RegisterCallback(&GCOM_USART, HAL_UART_TX_COMPLETE_CB_ID, gComTxDoneCallback)
 8029cd8:	2101      	movs	r1, #1
 8029cda:	4a11      	ldr	r2, [pc, #68]	@ (8029d20 <gComInit+0xac>)
 8029cdc:	480f      	ldr	r0, [pc, #60]	@ (8029d1c <gComInit+0xa8>)
 8029cde:	f7fe fc01 	bl	80284e4 <HAL_UART_RegisterCallback>
 8029ce2:	b108      	cbz	r0, 8029ce8 <gComInit+0x74>
    gCoreHalt();
 8029ce4:	f000 fdfa 	bl	802a8dc <gCoreHalt>
  if (HAL_UART_RegisterCallback(&GCOM_USART, HAL_UART_ERROR_CB_ID, gComErrorCallback) != HAL_OK)
 8029ce8:	2104      	movs	r1, #4
 8029cea:	4a0e      	ldr	r2, [pc, #56]	@ (8029d24 <gComInit+0xb0>)
 8029cec:	480b      	ldr	r0, [pc, #44]	@ (8029d1c <gComInit+0xa8>)
 8029cee:	f7fe fbf9 	bl	80284e4 <HAL_UART_RegisterCallback>
 8029cf2:	b108      	cbz	r0, 8029cf8 <gComInit+0x84>
    gCoreHalt();
 8029cf4:	f000 fdf2 	bl	802a8dc <gCoreHalt>
  if (gComRxEnable() == false)
 8029cf8:	f7ff ff94 	bl	8029c24 <gComRxEnable>
 8029cfc:	b918      	cbnz	r0, 8029d06 <gComInit+0x92>
}
 8029cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gCoreHalt();
 8029d02:	f000 bdeb 	b.w	802a8dc <gCoreHalt>
}
 8029d06:	bd10      	pop	{r4, pc}
 8029d08:	20040484 	.word	0x20040484
 8029d0c:	20042484 	.word	0x20042484
 8029d10:	200424c0 	.word	0x200424c0
 8029d14:	20000110 	.word	0x20000110
 8029d18:	08029aa1 	.word	0x08029aa1
 8029d1c:	2000035c 	.word	0x2000035c
 8029d20:	08029aad 	.word	0x08029aad
 8029d24:	08029d29 	.word	0x08029d29

08029d28 <gComErrorCallback>:
  gComRxEnable();
 8029d28:	f7ff bf7c 	b.w	8029c24 <gComRxEnable>

08029d2c <gComRespSend>:
 *         broadcast, no data is sent; the function sets the communication state to IDLE
 *         and enables UART reception mode.
 *         The function returns true if the response is initiated successfully.
 */
bool gComRespSend(void)
{
 8029d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool answer = false;
  do
  {
    if (gcom_.is_broadcast == 0)
 8029d2e:	4d1a      	ldr	r5, [pc, #104]	@ (8029d98 <gComRespSend+0x6c>)
 8029d30:	f895 4025 	ldrb.w	r4, [r5, #37]	@ 0x25
 8029d34:	bb54      	cbnz	r4, 8029d8c <gComRespSend+0x60>
    {
#if ((defined DEBUG) && (GCOM_DEBUG == 1))
			dprintf("gCom TX [ ");
 8029d36:	4819      	ldr	r0, [pc, #100]	@ (8029d9c <gComRespSend+0x70>)
 8029d38:	f001 fa86 	bl	802b248 <iprintf>
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029d3c:	4e18      	ldr	r6, [pc, #96]	@ (8029da0 <gComRespSend+0x74>)
			{
				dprintf("%02X ", gcom_.instance.tx[i]);
 8029d3e:	4f19      	ldr	r7, [pc, #100]	@ (8029da4 <gComRespSend+0x78>)
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029d40:	692b      	ldr	r3, [r5, #16]
 8029d42:	42a3      	cmp	r3, r4
 8029d44:	d81b      	bhi.n	8029d7e <gComRespSend+0x52>
			}
			dprintf("]\r\n\r\n");
 8029d46:	4818      	ldr	r0, [pc, #96]	@ (8029da8 <gComRespSend+0x7c>)
 8029d48:	f001 fae6 	bl	802b318 <puts>
#endif
      gcom_.instance.tx_time = HAL_GetTick();
 8029d4c:	f7f8 f8ea 	bl	8021f24 <HAL_GetTick>
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029d50:	f04f 32ff 	mov.w	r2, #4294967295
 8029d54:	4c15      	ldr	r4, [pc, #84]	@ (8029dac <gComRespSend+0x80>)
      gcom_.instance.tx_time = HAL_GetTick();
 8029d56:	61a8      	str	r0, [r5, #24]
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029d58:	6823      	ldr	r3, [r4, #0]
      if (HAL_UART_Transmit_DMA(&GCOM_USART, gcom_.instance.tx, gcom_.instance.tx_len) != HAL_OK)
 8029d5a:	4620      	mov	r0, r4
      __HAL_UART_CLEAR_FLAG(&GCOM_USART, 0xFFFFFFFF);
 8029d5c:	621a      	str	r2, [r3, #32]
      if (HAL_UART_Transmit_DMA(&GCOM_USART, gcom_.instance.tx, gcom_.instance.tx_len) != HAL_OK)
 8029d5e:	4914      	ldr	r1, [pc, #80]	@ (8029db0 <gComRespSend+0x84>)
 8029d60:	8a2a      	ldrh	r2, [r5, #16]
 8029d62:	f7fe fc9b 	bl	802869c <HAL_UART_Transmit_DMA>
 8029d66:	b9a0      	cbnz	r0, 8029d92 <gComRespSend+0x66>
      {
        break;
      }
      __HAL_DMA_DISABLE_IT(GCOM_USART.hdmatx, DMA_IT_HT);
 8029d68:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8029d6a:	681a      	ldr	r2, [r3, #0]
 8029d6c:	6953      	ldr	r3, [r2, #20]
 8029d6e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8029d72:	6153      	str	r3, [r2, #20]
      gcom_.state = GCOM_STATE_SENDING;
 8029d74:	2303      	movs	r3, #3
 8029d76:	f885 3020 	strb.w	r3, [r5, #32]
    }
    else
    {
      gComRxEnable();
    }
    answer = true;
 8029d7a:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 8029d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				dprintf("%02X ", gcom_.instance.tx[i]);
 8029d7e:	4638      	mov	r0, r7
 8029d80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8029d84:	f001 fa60 	bl	802b248 <iprintf>
			for (int i = 0; i < gcom_.instance.tx_len; i++)
 8029d88:	3401      	adds	r4, #1
 8029d8a:	e7d9      	b.n	8029d40 <gComRespSend+0x14>
      gComRxEnable();
 8029d8c:	f7ff ff4a 	bl	8029c24 <gComRxEnable>
 8029d90:	e7f3      	b.n	8029d7a <gComRespSend+0x4e>
  bool answer = false;
 8029d92:	2000      	movs	r0, #0
 8029d94:	e7f2      	b.n	8029d7c <gComRespSend+0x50>
 8029d96:	bf00      	nop
 8029d98:	20042484 	.word	0x20042484
 8029d9c:	0802c3e0 	.word	0x0802c3e0
 8029da0:	20040c83 	.word	0x20040c83
 8029da4:	0802c3eb 	.word	0x0802c3eb
 8029da8:	0802c3f1 	.word	0x0802c3f1
 8029dac:	2000035c 	.word	0x2000035c
 8029db0:	20040c84 	.word	0x20040c84

08029db4 <gComStateIdle>:
 *         `NVIC_SystemReset()`. Additionally, if the synchronization timeout is exceeded,
 *         it resets the synchronization time and calls the synchronization timeout callback
 *         function. This allows for proper handling of timeouts in the communication state.
 */
void gComStateIdle(void)
{
 8029db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (gcom_.instance.rx_len > 0)
 8029db6:	4c20      	ldr	r4, [pc, #128]	@ (8029e38 <gComStateIdle+0x84>)
 8029db8:	68e3      	ldr	r3, [r4, #12]
 8029dba:	b17b      	cbz	r3, 8029ddc <gComStateIdle+0x28>
  {
#if ((defined DEBUG) && (GCOM_DEBUG == 1))
  	dprintf("gCom RX [ ");
 8029dbc:	481f      	ldr	r0, [pc, #124]	@ (8029e3c <gComStateIdle+0x88>)
 8029dbe:	f001 fa43 	bl	802b248 <iprintf>
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029dc2:	2500      	movs	r5, #0
  	{
  		dprintf("%02X ", gcom_.instance.rx[i]);
 8029dc4:	4f1e      	ldr	r7, [pc, #120]	@ (8029e40 <gComStateIdle+0x8c>)
 8029dc6:	f5a4 5600 	sub.w	r6, r4, #8192	@ 0x2000
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029dca:	68e3      	ldr	r3, [r4, #12]
 8029dcc:	42ab      	cmp	r3, r5
 8029dce:	d816      	bhi.n	8029dfe <gComStateIdle+0x4a>
  	}
		dprintf("]\r\n");
 8029dd0:	481c      	ldr	r0, [pc, #112]	@ (8029e44 <gComStateIdle+0x90>)
 8029dd2:	f001 faa1 	bl	802b318 <puts>
#endif
    gcom_.state = GCOM_STATE_GOT_DATA;
 8029dd6:	2301      	movs	r3, #1
 8029dd8:	f884 3020 	strb.w	r3, [r4, #32]
  }
  if (gcom_.restart_req == 1)
 8029ddc:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8029de0:	2b01      	cmp	r3, #1
 8029de2:	d113      	bne.n	8029e0c <gComStateIdle+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 8029de4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8029de8:	4917      	ldr	r1, [pc, #92]	@ (8029e48 <gComStateIdle+0x94>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8029dea:	4b18      	ldr	r3, [pc, #96]	@ (8029e4c <gComStateIdle+0x98>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8029dec:	68ca      	ldr	r2, [r1, #12]
 8029dee:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8029df2:	4313      	orrs	r3, r2
 8029df4:	60cb      	str	r3, [r1, #12]
 8029df6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8029dfa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8029dfc:	e7fd      	b.n	8029dfa <gComStateIdle+0x46>
  		dprintf("%02X ", gcom_.instance.rx[i]);
 8029dfe:	4638      	mov	r0, r7
 8029e00:	f816 1b01 	ldrb.w	r1, [r6], #1
 8029e04:	f001 fa20 	bl	802b248 <iprintf>
  	for (int i = 0; i < gcom_.instance.rx_len; i++)
 8029e08:	3501      	adds	r5, #1
 8029e0a:	e7de      	b.n	8029dca <gComStateIdle+0x16>
  {
    NVIC_SystemReset();
  }
  if (gcom_.sync_timeout_called == 0)
 8029e0c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8029e10:	b983      	cbnz	r3, 8029e34 <gComStateIdle+0x80>
  {
    if (HAL_GetTick() - gcom_.instance.sync_time >= GCOM_SYNC_TIMEOUT)
 8029e12:	f7f8 f887 	bl	8021f24 <HAL_GetTick>
 8029e16:	69e3      	ldr	r3, [r4, #28]
 8029e18:	1ac0      	subs	r0, r0, r3
 8029e1a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8029e1e:	d309      	bcc.n	8029e34 <gComStateIdle+0x80>
    {
      gcom_.instance.sync_time = HAL_GetTick();
 8029e20:	f7f8 f880 	bl	8021f24 <HAL_GetTick>
      gcom_.sync_timeout_called = 1;
 8029e24:	2301      	movs	r3, #1
 8029e26:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
      gcom_.instance.sync_time = HAL_GetTick();
 8029e2a:	61e0      	str	r0, [r4, #28]
      gComCallbackSyncTimeout();
    }
  }
}
 8029e2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      gComCallbackSyncTimeout();
 8029e30:	f000 b9e7 	b.w	802a202 <gComCallbackSyncTimeout>
}
 8029e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8029e36:	bf00      	nop
 8029e38:	20042484 	.word	0x20042484
 8029e3c:	0802c3f6 	.word	0x0802c3f6
 8029e40:	0802c3eb 	.word	0x0802c3eb
 8029e44:	0802c401 	.word	0x0802c401
 8029e48:	e000ed00 	.word	0xe000ed00
 8029e4c:	05fa0004 	.word	0x05fa0004

08029e50 <gComStateGotData>:
 *         `GCOM_STATE_SENDING` to respond with an error. If the data is valid, it sets the
 *         communication state to `GCOM_STATE_SEMANTIC_CHECK`. It also determines whether the
 *         received message is a broadcast or not and enables RX mode if transitioning to idle.
 */
void gComStateGotData(void)
{
 8029e50:	b570      	push	{r4, r5, r6, lr}
  GComState next_state = GCOM_STATE_IDLE;
  do
  {
    uint16_t crc = 0;
    if (gcom_.instance.rx_len < GCOM_REQ_MIN_LENGTH)
 8029e52:	4d29      	ldr	r5, [pc, #164]	@ (8029ef8 <gComStateGotData+0xa8>)
 8029e54:	f505 5400 	add.w	r4, r5, #8192	@ 0x2000
 8029e58:	68e3      	ldr	r3, [r4, #12]
 8029e5a:	2b06      	cmp	r3, #6
 8029e5c:	d93b      	bls.n	8029ed6 <gComStateGotData+0x86>
    {
      break;
    }
    if (!((gcom_.instance.rx[0] == gcom_.id) || (gcom_.instance.rx[0] == GCOM_SOF_BROADCAST)))
 8029e5e:	782a      	ldrb	r2, [r5, #0]
 8029e60:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
 8029e64:	4291      	cmp	r1, r2
 8029e66:	d001      	beq.n	8029e6c <gComStateGotData+0x1c>
 8029e68:	2aef      	cmp	r2, #239	@ 0xef
 8029e6a:	d134      	bne.n	8029ed6 <gComStateGotData+0x86>
    {
      break;
    }
    if (gcom_.instance.rx[gcom_.instance.rx_len - 1] != GCOM_EOF)
 8029e6c:	18ea      	adds	r2, r5, r3
 8029e6e:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8029e72:	2af1      	cmp	r2, #241	@ 0xf1
 8029e74:	d133      	bne.n	8029ede <gComStateGotData+0x8e>
    {
      gcom_.error = GCOM_ERR_EOF;
      next_state = GCOM_STATE_SENDING;
      break;
    }
    if ((((uint16_t)gcom_.instance.rx[1] * 256) + (uint16_t)gcom_.instance.rx[2]) != gcom_.instance.rx_len - 3)
 8029e76:	7869      	ldrb	r1, [r5, #1]
 8029e78:	78aa      	ldrb	r2, [r5, #2]
 8029e7a:	3b03      	subs	r3, #3
 8029e7c:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8029e80:	429a      	cmp	r2, r3
 8029e82:	d12c      	bne.n	8029ede <gComStateGotData+0x8e>
    {
      gcom_.error = GCOM_ERR_EOF;                                   // it does not exist correct error in list
      next_state = GCOM_STATE_SENDING;
      break;
    }
    __HAL_CRC_DR_RESET(&hcrc);
 8029e84:	4e1d      	ldr	r6, [pc, #116]	@ (8029efc <gComStateGotData+0xac>)
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029e86:	f241 0121 	movw	r1, #4129	@ 0x1021
    __HAL_CRC_DR_RESET(&hcrc);
 8029e8a:	6832      	ldr	r2, [r6, #0]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029e8c:	4630      	mov	r0, r6
    __HAL_CRC_DR_RESET(&hcrc);
 8029e8e:	6893      	ldr	r3, [r2, #8]
 8029e90:	f043 0301 	orr.w	r3, r3, #1
 8029e94:	6093      	str	r3, [r2, #8]
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x1021, CRC_POLYLENGTH_16B) != HAL_OK)
 8029e96:	2208      	movs	r2, #8
 8029e98:	f7f8 fee0 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8029e9c:	b9d8      	cbnz	r0, 8029ed6 <gComStateGotData+0x86>
    {
      break;
    }
    crc = HAL_CRC_Calculate(&hcrc, (uint32_t*)&gcom_.instance.rx[1], gcom_.instance.rx_len - 4);
 8029e9e:	68e2      	ldr	r2, [r4, #12]
 8029ea0:	4630      	mov	r0, r6
 8029ea2:	3a04      	subs	r2, #4
 8029ea4:	4916      	ldr	r1, [pc, #88]	@ (8029f00 <gComStateGotData+0xb0>)
 8029ea6:	f7f8 feb5 	bl	8022c14 <HAL_CRC_Calculate>
    if (crc != (gcom_.instance.rx[gcom_.instance.rx_len - 3] << 8 | gcom_.instance.rx[gcom_.instance.rx_len - 2]))
 8029eaa:	68e3      	ldr	r3, [r4, #12]
 8029eac:	b280      	uxth	r0, r0
 8029eae:	442b      	add	r3, r5
 8029eb0:	f813 2c03 	ldrb.w	r2, [r3, #-3]
 8029eb4:	f813 3c02 	ldrb.w	r3, [r3, #-2]
 8029eb8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8029ebc:	4298      	cmp	r0, r3
 8029ebe:	d118      	bne.n	8029ef2 <gComStateGotData+0xa2>
    {
      gcom_.error = GCOM_ERR_CRC;
      next_state = GCOM_STATE_SENDING;
      break;
    }
    if (gcom_.instance.rx[0] == GCOM_SOF_BROADCAST)
 8029ec0:	782b      	ldrb	r3, [r5, #0]
 8029ec2:	f1a3 02ef 	sub.w	r2, r3, #239	@ 0xef
 8029ec6:	4253      	negs	r3, r2
 8029ec8:	4153      	adcs	r3, r2
 8029eca:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
    gComRespMake(gcom_.error, NULL, 0);
    gComRespSend();
  }
  else if (next_state == GCOM_STATE_SEMANTIC_CHECK)
  {
    gcom_.state = GCOM_STATE_SEMANTIC_CHECK;
 8029ece:	2302      	movs	r3, #2
 8029ed0:	f884 3020 	strb.w	r3, [r4, #32]
  }
}
 8029ed4:	bd70      	pop	{r4, r5, r6, pc}
 8029ed6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    gComRxEnable();
 8029eda:	f7ff bea3 	b.w	8029c24 <gComRxEnable>
 8029ede:	2004      	movs	r0, #4
    gComRespMake(gcom_.error, NULL, 0);
 8029ee0:	2200      	movs	r2, #0
 8029ee2:	4611      	mov	r1, r2
      gcom_.error = GCOM_ERR_EOF;
 8029ee4:	8460      	strh	r0, [r4, #34]	@ 0x22
    gComRespMake(gcom_.error, NULL, 0);
 8029ee6:	f7ff fe03 	bl	8029af0 <gComRespMake>
}
 8029eea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    gComRespSend();
 8029eee:	f7ff bf1d 	b.w	8029d2c <gComRespSend>
 8029ef2:	2003      	movs	r0, #3
 8029ef4:	e7f4      	b.n	8029ee0 <gComStateGotData+0x90>
 8029ef6:	bf00      	nop
 8029ef8:	20040484 	.word	0x20040484
 8029efc:	20000110 	.word	0x20000110
 8029f00:	20040485 	.word	0x20040485

08029f04 <gComStateSemanticCheck>:
 *         - If no valid response is generated during the command execution, it prepares a
 *           semantic error response.
 *         - The sync time is updated if a valid response is generated.
 */
void gComStateSemanticCheck()
{
 8029f04:	b5f0      	push	{r4, r5, r6, r7, lr}
  do
  {
#if GCOM_ENC_DEC == 1
    bool skip_check_counter = false;
    cmox_cipher_retval_t cipher_result;
    if ((gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_SET_IV) ||
 8029f06:	4e38      	ldr	r6, [pc, #224]	@ (8029fe8 <gComStateSemanticCheck+0xe4>)
{
 8029f08:	b087      	sub	sp, #28
    		(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_OPEN_PORT) ||
 8029f0a:	78f3      	ldrb	r3, [r6, #3]
 8029f0c:	f506 5400 	add.w	r4, r6, #8192	@ 0x2000
    if ((gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_SET_IV) ||
 8029f10:	3b2d      	subs	r3, #45	@ 0x2d
 8029f12:	2b02      	cmp	r3, #2
 8029f14:	d842      	bhi.n	8029f9c <gComStateSemanticCheck+0x98>
				(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET] == GCOM_CMD_CLOSE_PORT))
    {
      skip_check_counter = true;
      gcom_.instance.crypto_counter = 1;
 8029f16:	2301      	movs	r3, #1
 8029f18:	60a3      	str	r3, [r4, #8]
      for (int i = 0; i < 16; i++)
      {
        gcom_.iv[i] = gcom_iv_[i];
 8029f1a:	4b34      	ldr	r3, [pc, #208]	@ (8029fec <gComStateSemanticCheck+0xe8>)
 8029f1c:	f104 052c 	add.w	r5, r4, #44	@ 0x2c
 8029f20:	f103 0710 	add.w	r7, r3, #16
 8029f24:	462a      	mov	r2, r5
 8029f26:	6818      	ldr	r0, [r3, #0]
 8029f28:	6859      	ldr	r1, [r3, #4]
 8029f2a:	3308      	adds	r3, #8
 8029f2c:	c203      	stmia	r2!, {r0, r1}
 8029f2e:	42bb      	cmp	r3, r7
 8029f30:	4615      	mov	r5, r2
 8029f32:	d1f7      	bne.n	8029f24 <gComStateSemanticCheck+0x20>
      skip_check_counter = true;
 8029f34:	2501      	movs	r5, #1
    	for (int i = 0; i < 16; i++)
			{
				gcom_.iv[i] = gcom_.iv_tmp[i];
			}
    }
    cmox_initialize(NULL);
 8029f36:	2000      	movs	r0, #0
 8029f38:	f7f6 faec 	bl	8020514 <cmox_initialize>
    if (HAL_CRCEx_Polynomial_Set(&hcrc, 0x4c11db7, CRC_POLYLENGTH_32B) != HAL_OK)
 8029f3c:	2200      	movs	r2, #0
 8029f3e:	492c      	ldr	r1, [pc, #176]	@ (8029ff0 <gComStateSemanticCheck+0xec>)
 8029f40:	482c      	ldr	r0, [pc, #176]	@ (8029ff4 <gComStateSemanticCheck+0xf0>)
 8029f42:	f7f8 fe8b 	bl	8022c5c <HAL_CRCEx_Polynomial_Set>
 8029f46:	2800      	cmp	r0, #0
 8029f48:	d138      	bne.n	8029fbc <gComStateSemanticCheck+0xb8>
    {
      break;
    }
    cipher_result = cmox_cipher_decrypt(CMOX_AES_CTR_DEC_ALGO,
 8029f4a:	2310      	movs	r3, #16
            &gcom_.instance.rx[GCOM_REQ_DATA_OFFSET],
            gcom_.instance.rx_len - GCOM_REQ_MIN_LENGTH,
 8029f4c:	68e2      	ldr	r2, [r4, #12]
    cipher_result = cmox_cipher_decrypt(CMOX_AES_CTR_DEC_ALGO,
 8029f4e:	9302      	str	r3, [sp, #8]
 8029f50:	4b29      	ldr	r3, [pc, #164]	@ (8029ff8 <gComStateSemanticCheck+0xf4>)
 8029f52:	4f2a      	ldr	r7, [pc, #168]	@ (8029ffc <gComStateSemanticCheck+0xf8>)
 8029f54:	9301      	str	r3, [sp, #4]
 8029f56:	2320      	movs	r3, #32
 8029f58:	4829      	ldr	r0, [pc, #164]	@ (802a000 <gComStateSemanticCheck+0xfc>)
 8029f5a:	9300      	str	r3, [sp, #0]
 8029f5c:	6800      	ldr	r0, [r0, #0]
 8029f5e:	4b29      	ldr	r3, [pc, #164]	@ (802a004 <gComStateSemanticCheck+0x100>)
 8029f60:	9404      	str	r4, [sp, #16]
 8029f62:	9703      	str	r7, [sp, #12]
 8029f64:	3a07      	subs	r2, #7
 8029f66:	f6a7 71fc 	subw	r1, r7, #4092	@ 0xffc
 8029f6a:	f7f6 fa55 	bl	8020418 <cmox_cipher_decrypt>
            gcom_key_, sizeof(gcom_key_),
            gcom_.iv, sizeof(gcom_.iv),
            gcom_.instance.rx_decrypted,
            (size_t*)&gcom_.instance.rx_len_decrypted);

    if (cipher_result != CMOX_CIPHER_SUCCESS)
 8029f6e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8029f72:	d123      	bne.n	8029fbc <gComStateSemanticCheck+0xb8>
    {
      break;
    }
    if (!skip_check_counter)
 8029f74:	b955      	cbnz	r5, 8029f8c <gComStateSemanticCheck+0x88>
    {
      if ((((uint16_t)((gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1]) - (uint16_t)gcom_.instance.crypto_counter) == 1) ||
 8029f76:	8839      	ldrh	r1, [r7, #0]
 8029f78:	8922      	ldrh	r2, [r4, #8]
 8029f7a:	ba4b      	rev16	r3, r1
 8029f7c:	b29b      	uxth	r3, r3
 8029f7e:	1a9a      	subs	r2, r3, r2
 8029f80:	2a01      	cmp	r2, #1
 8029f82:	d002      	beq.n	8029f8a <gComStateSemanticCheck+0x86>
 8029f84:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8029f88:	d110      	bne.n	8029fac <gComStateSemanticCheck+0xa8>
    		 ((uint16_t)((gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1]) == 1))
      {
        gcom_.instance.crypto_counter = (gcom_.instance.rx_decrypted[0] << 8) | gcom_.instance.rx_decrypted[1];
 8029f8a:	60a3      	str	r3, [r4, #8]
        }
        break;
      }
    }
#endif
    gComCallbackCmd(gcom_.instance.rx[GCOM_REQ_CMD_OFFSET], GCOM_DATA_PTR, GCOM_DATA_LEN);
 8029f8c:	6822      	ldr	r2, [r4, #0]
 8029f8e:	491e      	ldr	r1, [pc, #120]	@ (802a008 <gComStateSemanticCheck+0x104>)
 8029f90:	3a02      	subs	r2, #2
 8029f92:	78f0      	ldrb	r0, [r6, #3]
 8029f94:	b292      	uxth	r2, r2
 8029f96:	f000 fb6f 	bl	802a678 <gComCallbackCmd>
 8029f9a:	e00f      	b.n	8029fbc <gComStateSemanticCheck+0xb8>
				gcom_.iv[i] = gcom_.iv_tmp[i];
 8029f9c:	4d16      	ldr	r5, [pc, #88]	@ (8029ff8 <gComStateSemanticCheck+0xf4>)
 8029f9e:	f105 0310 	add.w	r3, r5, #16
 8029fa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8029fa4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    bool skip_check_counter = false;
 8029fa8:	2500      	movs	r5, #0
 8029faa:	e7c4      	b.n	8029f36 <gComStateSemanticCheck+0x32>
        if (gComRespMake(GCOM_ERR_FRAME_MISSED, NULL, 0) == false)
 8029fac:	462a      	mov	r2, r5
 8029fae:	4629      	mov	r1, r5
 8029fb0:	200b      	movs	r0, #11
 8029fb2:	f7ff fd9d 	bl	8029af0 <gComRespMake>
 8029fb6:	b908      	cbnz	r0, 8029fbc <gComStateSemanticCheck+0xb8>
          gComRxEnable();
 8029fb8:	f7ff fe34 	bl	8029c24 <gComRxEnable>

  } while (0);

  if (gcom_.instance.tx_len == 0)
 8029fbc:	6922      	ldr	r2, [r4, #16]
 8029fbe:	b95a      	cbnz	r2, 8029fd8 <gComStateSemanticCheck+0xd4>
  {
    if (gComRespMake(GCOM_ERR_SEMANTIC, NULL, 0) == false)
 8029fc0:	4611      	mov	r1, r2
 8029fc2:	2005      	movs	r0, #5
 8029fc4:	f7ff fd94 	bl	8029af0 <gComRespMake>
 8029fc8:	b908      	cbnz	r0, 8029fce <gComStateSemanticCheck+0xca>
    {
      gComRxEnable();
 8029fca:	f7ff fe2b 	bl	8029c24 <gComRxEnable>
  {
    gcom_.instance.sync_time = HAL_GetTick();
    gcom_.sync_timeout_called = 0;
  }
  gComRespSend();
}
 8029fce:	b007      	add	sp, #28
 8029fd0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  gComRespSend();
 8029fd4:	f7ff beaa 	b.w	8029d2c <gComRespSend>
    gcom_.instance.sync_time = HAL_GetTick();
 8029fd8:	f7f7 ffa4 	bl	8021f24 <HAL_GetTick>
    gcom_.sync_timeout_called = 0;
 8029fdc:	2300      	movs	r3, #0
    gcom_.instance.sync_time = HAL_GetTick();
 8029fde:	61e0      	str	r0, [r4, #28]
    gcom_.sync_timeout_called = 0;
 8029fe0:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8029fe4:	e7f3      	b.n	8029fce <gComStateSemanticCheck+0xca>
 8029fe6:	bf00      	nop
 8029fe8:	20040484 	.word	0x20040484
 8029fec:	0802c404 	.word	0x0802c404
 8029ff0:	04c11db7 	.word	0x04c11db7
 8029ff4:	20000110 	.word	0x20000110
 8029ff8:	200424b0 	.word	0x200424b0
 8029ffc:	20041484 	.word	0x20041484
 802a000:	0802c314 	.word	0x0802c314
 802a004:	0802c466 	.word	0x0802c466
 802a008:	20041486 	.word	0x20041486

0802a00c <gComStateSending>:
 *         occurred during the transmission. If the transmission is complete, it re-enables
 *         the reception of new data. If the transmission exceeds the predefined timeout,
 *         it aborts the transmission and also re-enables the reception of new data.
 */
void gComStateSending(void)
{
 802a00c:	b510      	push	{r4, lr}
  if (gcom_.instance.tx_done)
 802a00e:	4c09      	ldr	r4, [pc, #36]	@ (802a034 <gComStateSending+0x28>)
 802a010:	6963      	ldr	r3, [r4, #20]
 802a012:	b11b      	cbz	r3, 802a01c <gComStateSending+0x10>
  else if (HAL_GetTick() - gcom_.instance.tx_time >= GCOM_TX_TIMEOUT)
  {
    HAL_UART_AbortTransmit(&GCOM_USART);
    gComRxEnable();
  }
}
 802a014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    gComRxEnable();
 802a018:	f7ff be04 	b.w	8029c24 <gComRxEnable>
  else if (HAL_GetTick() - gcom_.instance.tx_time >= GCOM_TX_TIMEOUT)
 802a01c:	f7f7 ff82 	bl	8021f24 <HAL_GetTick>
 802a020:	69a3      	ldr	r3, [r4, #24]
 802a022:	1ac0      	subs	r0, r0, r3
 802a024:	2831      	cmp	r0, #49	@ 0x31
 802a026:	d903      	bls.n	802a030 <gComStateSending+0x24>
    HAL_UART_AbortTransmit(&GCOM_USART);
 802a028:	4803      	ldr	r0, [pc, #12]	@ (802a038 <gComStateSending+0x2c>)
 802a02a:	f7fe fbf9 	bl	8028820 <HAL_UART_AbortTransmit>
 802a02e:	e7f1      	b.n	802a014 <gComStateSending+0x8>
}
 802a030:	bd10      	pop	{r4, pc}
 802a032:	bf00      	nop
 802a034:	20042484 	.word	0x20042484
 802a038:	2000035c 	.word	0x2000035c

0802a03c <gComStateError>:
 *         de-initializes the current communication setup, re-initializes it to restore
 *         normal operation, and re-enables reception of new data. This allows the system
 *         to recover from errors and continue functioning.
 */
void gComStateError(void)
{
 802a03c:	b508      	push	{r3, lr}
  gComDeInit();
 802a03e:	f7ff fd3b 	bl	8029ab8 <gComDeInit>
  gComInit();
 802a042:	f7ff fe17 	bl	8029c74 <gComInit>
  gComRxEnable();
}
 802a046:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  gComRxEnable();
 802a04a:	f7ff bdeb 	b.w	8029c24 <gComRxEnable>
	...

0802a050 <gComLoop>:
  switch (gcom_.state)
 802a050:	4b0a      	ldr	r3, [pc, #40]	@ (802a07c <gComLoop+0x2c>)
 802a052:	f893 3020 	ldrb.w	r3, [r3, #32]
 802a056:	2b04      	cmp	r3, #4
 802a058:	d80e      	bhi.n	802a078 <gComLoop+0x28>
 802a05a:	e8df f003 	tbb	[pc, r3]
 802a05e:	0503      	.short	0x0503
 802a060:	0907      	.short	0x0907
 802a062:	0b          	.byte	0x0b
 802a063:	00          	.byte	0x00
    gComStateIdle();
 802a064:	f7ff bea6 	b.w	8029db4 <gComStateIdle>
    gComStateGotData();
 802a068:	f7ff bef2 	b.w	8029e50 <gComStateGotData>
    gComStateSemanticCheck();
 802a06c:	f7ff bf4a 	b.w	8029f04 <gComStateSemanticCheck>
    gComStateSending();
 802a070:	f7ff bfcc 	b.w	802a00c <gComStateSending>
    gComStateError();
 802a074:	f7ff bfe2 	b.w	802a03c <gComStateError>
}
 802a078:	4770      	bx	lr
 802a07a:	bf00      	nop
 802a07c:	20042484 	.word	0x20042484

0802a080 <cmox_ll_init>:
  (void)pArg;
  __HAL_RCC_CRC_RELEASE_RESET();
  __HAL_RCC_CRC_CLK_ENABLE();
  __HAL_CRC_DR_RESET(&hcrc);
  return CMOX_INIT_SUCCESS;
}
 802a080:	2000      	movs	r0, #0
  __HAL_RCC_CRC_RELEASE_RESET();
 802a082:	4b0d      	ldr	r3, [pc, #52]	@ (802a0b8 <cmox_ll_init+0x38>)
{
 802a084:	b082      	sub	sp, #8
  __HAL_RCC_CRC_RELEASE_RESET();
 802a086:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 802a088:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 802a08c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_CRC_CLK_ENABLE();
 802a08e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 802a092:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 802a096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 802a09a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802a09e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 802a0a2:	9301      	str	r3, [sp, #4]
 802a0a4:	9b01      	ldr	r3, [sp, #4]
  __HAL_CRC_DR_RESET(&hcrc);
 802a0a6:	4b05      	ldr	r3, [pc, #20]	@ (802a0bc <cmox_ll_init+0x3c>)
 802a0a8:	681a      	ldr	r2, [r3, #0]
 802a0aa:	6893      	ldr	r3, [r2, #8]
 802a0ac:	f043 0301 	orr.w	r3, r3, #1
 802a0b0:	6093      	str	r3, [r2, #8]
}
 802a0b2:	b002      	add	sp, #8
 802a0b4:	4770      	bx	lr
 802a0b6:	bf00      	nop
 802a0b8:	44020c00 	.word	0x44020c00
 802a0bc:	20000110 	.word	0x20000110

0802a0c0 <gComCallbackGetFw.part.0>:
    {
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
    }
    else
    {
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a0c0:	2200      	movs	r2, #0
 802a0c2:	200a      	movs	r0, #10
 802a0c4:	4611      	mov	r1, r2
 802a0c6:	f7ff bd13 	b.w	8029af0 <gComRespMake>

0802a0ca <gComCallbackGetTempThreshold.part.0>:
 * @brief
 * @param
 * @return
 * @note
 */
void gComCallbackGetTempThreshold(const uint8_t *data, uint16_t length)
 802a0ca:	b507      	push	{r0, r1, r2, lr}
{
  if (length == 0)
  {
    uint8_t tmp[2];
    tmp[0] = gTempGetAlarmDesiCelsius() >> 8;
 802a0cc:	f000 fe84 	bl	802add8 <gTempGetAlarmDesiCelsius>
 802a0d0:	1200      	asrs	r0, r0, #8
 802a0d2:	f88d 0004 	strb.w	r0, [sp, #4]
    tmp[1] = gTempGetAlarmDesiCelsius() & 0x00FF;
 802a0d6:	f000 fe7f 	bl	802add8 <gTempGetAlarmDesiCelsius>
    gComRespMake(GCOM_ERR_NONE, tmp, 2);
 802a0da:	2202      	movs	r2, #2
    tmp[1] = gTempGetAlarmDesiCelsius() & 0x00FF;
 802a0dc:	f88d 0005 	strb.w	r0, [sp, #5]
    gComRespMake(GCOM_ERR_NONE, tmp, 2);
 802a0e0:	a901      	add	r1, sp, #4
 802a0e2:	2000      	movs	r0, #0
 802a0e4:	f7ff fd04 	bl	8029af0 <gComRespMake>
  }
}
 802a0e8:	b003      	add	sp, #12
 802a0ea:	f85d fb04 	ldr.w	pc, [sp], #4

0802a0ee <gComCallbackSetIv.part.0>:
{
  if (length == 16)
  {
    if (gInfoWriteIv(data))
    {
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a0ee:	2200      	movs	r2, #0
 802a0f0:	4611      	mov	r1, r2
 802a0f2:	4610      	mov	r0, r2
 802a0f4:	f7ff bcfc 	b.w	8029af0 <gComRespMake>

0802a0f8 <gComCallbackVibGetTrigCfg.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetTrigCfg(const uint8_t *data, uint16_t length)
 802a0f8:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint16_t trig_len;
		uint8_t answer[3];
		gVibGetConstantTrig(&answer[0], &trig_len);
 802a0fa:	f10d 0102 	add.w	r1, sp, #2
 802a0fe:	a801      	add	r0, sp, #4
 802a100:	f7ff f93c 	bl	802937c <gVibGetConstantTrig>
		answer[1] = trig_len >> 8;
 802a104:	f8bd 3002 	ldrh.w	r3, [sp, #2]
		answer[2] = trig_len & 0x00FF;
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a108:	a901      	add	r1, sp, #4
		answer[1] = trig_len >> 8;
 802a10a:	0a1a      	lsrs	r2, r3, #8
 802a10c:	f88d 2005 	strb.w	r2, [sp, #5]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a110:	2000      	movs	r0, #0
 802a112:	2203      	movs	r2, #3
		answer[2] = trig_len & 0x00FF;
 802a114:	f88d 3006 	strb.w	r3, [sp, #6]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a118:	f7ff fcea 	bl	8029af0 <gComRespMake>
	}
}
 802a11c:	b003      	add	sp, #12
 802a11e:	f85d fb04 	ldr.w	pc, [sp], #4

0802a122 <gComCallbackVibGetMaxChCfg.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetMaxChCfg(const uint8_t *data, uint16_t length)
 802a122:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint8_t answer[1];
		answer[0] = gVibGetMaxCh();
 802a124:	f7ff f93e 	bl	80293a4 <gVibGetMaxCh>
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a128:	2201      	movs	r2, #1
		answer[0] = gVibGetMaxCh();
 802a12a:	f88d 0004 	strb.w	r0, [sp, #4]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a12e:	a901      	add	r1, sp, #4
 802a130:	2000      	movs	r0, #0
 802a132:	f7ff fcdd 	bl	8029af0 <gComRespMake>
	}
}
 802a136:	b003      	add	sp, #12
 802a138:	f85d fb04 	ldr.w	pc, [sp], #4

0802a13c <gComCallbackVibGetSeqLen.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetSeqLen(const uint8_t *data, uint16_t length)
 802a13c:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint8_t answer[2];
		answer[0] = gVibGetSeqLen() >> 8;
 802a13e:	f7ff f943 	bl	80293c8 <gVibGetSeqLen>
 802a142:	0a00      	lsrs	r0, r0, #8
 802a144:	f88d 0004 	strb.w	r0, [sp, #4]
		answer[1] = gVibGetSeqLen() & 0x00FF;
 802a148:	f7ff f93e 	bl	80293c8 <gVibGetSeqLen>
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a14c:	2202      	movs	r2, #2
		answer[1] = gVibGetSeqLen() & 0x00FF;
 802a14e:	f88d 0005 	strb.w	r0, [sp, #5]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a152:	a901      	add	r1, sp, #4
 802a154:	2000      	movs	r0, #0
 802a156:	f7ff fccb 	bl	8029af0 <gComRespMake>
	}
}
 802a15a:	b003      	add	sp, #12
 802a15c:	f85d fb04 	ldr.w	pc, [sp], #4

0802a160 <gComCallbackVibGetSettings.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetSettings(const uint8_t *data, uint16_t length)
 802a160:	b510      	push	{r4, lr}
{
	if (length == 4)
	{
		uint16_t start_index = (data[0] >> 8) | data[1];
		uint16_t cnt = (data[2] >> 8) | data[3];
 802a162:	78c4      	ldrb	r4, [r0, #3]
void gComCallbackVibGetSettings(const uint8_t *data, uint16_t length)
 802a164:	f5ad 6dff 	sub.w	sp, sp, #2040	@ 0x7f8
		GVibSettingsStruct settings[(GCOM_BUFFER_SIZE - 8) / sizeof(GVibSettingsStruct)];
		if (gVibGetSettings(start_index, cnt, settings) == true)
 802a168:	466a      	mov	r2, sp
 802a16a:	4621      	mov	r1, r4
 802a16c:	7840      	ldrb	r0, [r0, #1]
 802a16e:	f7ff f939 	bl	80293e4 <gVibGetSettings>
 802a172:	4602      	mov	r2, r0
 802a174:	b138      	cbz	r0, 802a186 <gComCallbackVibGetSettings.part.0+0x26>
		{
			gComRespMake(GCOM_ERR_NONE, (uint8_t*)settings, cnt * sizeof(GVibSettingsStruct));
 802a176:	4669      	mov	r1, sp
 802a178:	2000      	movs	r0, #0
 802a17a:	00a2      	lsls	r2, r4, #2
		}
		else
		{
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a17c:	f7ff fcb8 	bl	8029af0 <gComRespMake>
		}
	}
}
 802a180:	f50d 6dff 	add.w	sp, sp, #2040	@ 0x7f8
 802a184:	bd10      	pop	{r4, pc}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a186:	4601      	mov	r1, r0
 802a188:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a18c:	e7f6      	b.n	802a17c <gComCallbackVibGetSettings.part.0+0x1c>

0802a18e <gComCallbackVibGetDc.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetDc(const uint8_t *data, uint16_t length)
 802a18e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		bool error = true;
		uint8_t answer[4];
		uint32_t voltage, current;
		do
		{
			if (mp8859GetVol(&voltage) == false)
 802a190:	a802      	add	r0, sp, #8
 802a192:	f7ff fbd5 	bl	8029940 <mp8859GetVol>
 802a196:	b1b0      	cbz	r0, 802a1c6 <gComCallbackVibGetDc.part.0+0x38>
			{
				break;
			}
			if (mp8859GetCur(&current) == false)
 802a198:	a803      	add	r0, sp, #12
 802a19a:	f7ff fbf0 	bl	802997e <mp8859GetCur>
 802a19e:	b190      	cbz	r0, 802a1c6 <gComCallbackVibGetDc.part.0+0x38>

		} while (0);

		if (!error)
		{
			gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1a0:	2204      	movs	r2, #4
 802a1a2:	2000      	movs	r0, #0
			answer[0] = ((uint16_t)voltage >> 8);
 802a1a4:	f8bd 3008 	ldrh.w	r3, [sp, #8]
			gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1a8:	eb0d 0102 	add.w	r1, sp, r2
			answer[0] = ((uint16_t)voltage >> 8);
 802a1ac:	ba5b      	rev16	r3, r3
 802a1ae:	f8ad 3004 	strh.w	r3, [sp, #4]
			answer[2] = ((uint16_t)current >> 8);
 802a1b2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 802a1b6:	ba5b      	rev16	r3, r3
 802a1b8:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
		else
		{
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a1bc:	f7ff fc98 	bl	8029af0 <gComRespMake>
		}
	}
}
 802a1c0:	b005      	add	sp, #20
 802a1c2:	f85d fb04 	ldr.w	pc, [sp], #4
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a1c6:	2200      	movs	r2, #0
 802a1c8:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a1cc:	4611      	mov	r1, r2
 802a1ce:	e7f5      	b.n	802a1bc <gComCallbackVibGetDc.part.0+0x2e>

0802a1d0 <gComCallbackVibGetLedDuration.part.0>:

/**
 * ************************************************************************************************
 *
 */
void gComCallbackVibGetLedDuration(const uint8_t *data, uint16_t length)
 802a1d0:	b507      	push	{r0, r1, r2, lr}
{
	if (length == 0)
	{
		uint16_t on_duration, off_duration;
		uint8_t answer[4];
		gVibGetLedDuration(&on_duration, &off_duration);
 802a1d2:	4668      	mov	r0, sp
 802a1d4:	f10d 0102 	add.w	r1, sp, #2
 802a1d8:	f7ff f97c 	bl	80294d4 <gVibGetLedDuration>
		answer[0] = on_duration >> 8;
		answer[1] = on_duration & 0x00FF;
		answer[2] = off_duration >> 8;
		answer[3] = off_duration & 0x00FF;
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1dc:	2204      	movs	r2, #4
		answer[0] = on_duration >> 8;
 802a1de:	f8bd 3000 	ldrh.w	r3, [sp]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1e2:	eb0d 0102 	add.w	r1, sp, r2
		answer[0] = on_duration >> 8;
 802a1e6:	ba5b      	rev16	r3, r3
 802a1e8:	f8ad 3004 	strh.w	r3, [sp, #4]
		answer[2] = off_duration >> 8;
 802a1ec:	f8bd 3002 	ldrh.w	r3, [sp, #2]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1f0:	2000      	movs	r0, #0
		answer[2] = off_duration >> 8;
 802a1f2:	ba5b      	rev16	r3, r3
 802a1f4:	f8ad 3006 	strh.w	r3, [sp, #6]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a1f8:	f7ff fc7a 	bl	8029af0 <gComRespMake>
	}
}
 802a1fc:	b003      	add	sp, #12
 802a1fe:	f85d fb04 	ldr.w	pc, [sp], #4

0802a202 <gComCallbackSyncTimeout>:
{
 802a202:	b508      	push	{r3, lr}
  gComSetStatusCode(GCOM_STATUS_CODE_NO_PING);
 802a204:	f241 0005 	movw	r0, #4101	@ 0x1005
 802a208:	f7ff fcfc 	bl	8029c04 <gComSetStatusCode>
}
 802a20c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gVibSetState(GVIB_STATE_STOP);
 802a210:	2000      	movs	r0, #0
 802a212:	f7ff b9d3 	b.w	80295bc <gVibSetState>
	...

0802a218 <gComCallbackSync>:
{
 802a218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (length == 0)
 802a21a:	460c      	mov	r4, r1
 802a21c:	bba9      	cbnz	r1, 802a28a <gComCallbackSync+0x72>
		answer[0] = gComGetStatusCode() >> 8;
 802a21e:	f7ff fcfb 	bl	8029c18 <gComGetStatusCode>
 802a222:	0a00      	lsrs	r0, r0, #8
 802a224:	f88d 0004 	strb.w	r0, [sp, #4]
		answer[1] = gComGetStatusCode() & 0x00FF;
 802a228:	f7ff fcf6 	bl	8029c18 <gComGetStatusCode>
 802a22c:	f88d 0005 	strb.w	r0, [sp, #5]
		answer[2] = gVibGetState();
 802a230:	f7ff f89e 	bl	8029370 <gVibGetState>
 802a234:	f88d 0006 	strb.w	r0, [sp, #6]
		answer[3] = gTempGetDesiCelsius() >> 8;
 802a238:	f000 fdc2 	bl	802adc0 <gTempGetDesiCelsius>
 802a23c:	1200      	asrs	r0, r0, #8
 802a23e:	f88d 0007 	strb.w	r0, [sp, #7]
		answer[4] = gTempGetDesiCelsius() & 0x00FF;
 802a242:	f000 fdbd 	bl	802adc0 <gTempGetDesiCelsius>
 802a246:	f88d 0008 	strb.w	r0, [sp, #8]
		answer[5] = gVibGetSeqIndex() >> 8;
 802a24a:	f7ff f937 	bl	80294bc <gVibGetSeqIndex>
 802a24e:	0a00      	lsrs	r0, r0, #8
 802a250:	f88d 0009 	strb.w	r0, [sp, #9]
		answer[6] = gVibGetSeqIndex() & 0x00FF;
 802a254:	f7ff f932 	bl	80294bc <gVibGetSeqIndex>
 802a258:	f88d 000a 	strb.w	r0, [sp, #10]
		answer[7] = gVibGetSettingsIndex() >> 8;
 802a25c:	f7ff f934 	bl	80294c8 <gVibGetSettingsIndex>
 802a260:	0a00      	lsrs	r0, r0, #8
 802a262:	f88d 000b 	strb.w	r0, [sp, #11]
		answer[8] = gVibGetSettingsIndex() & 0x00FF;
 802a266:	f7ff f92f 	bl	80294c8 <gVibGetSettingsIndex>
 802a26a:	f88d 000c 	strb.w	r0, [sp, #12]
		answer[9] = gVibGetSettingsLen() >> 8;
 802a26e:	f7ff f943 	bl	80294f8 <gVibGetSettingsLen>
 802a272:	0a00      	lsrs	r0, r0, #8
 802a274:	f88d 000d 	strb.w	r0, [sp, #13]
		answer[10] = gVibGetSettingsLen() & 0x00FF;
 802a278:	f7ff f93e 	bl	80294f8 <gVibGetSettingsLen>
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a27c:	220b      	movs	r2, #11
		answer[10] = gVibGetSettingsLen() & 0x00FF;
 802a27e:	f88d 000e 	strb.w	r0, [sp, #14]
		gComRespMake(GCOM_ERR_NONE, answer, sizeof(answer));
 802a282:	a901      	add	r1, sp, #4
 802a284:	4620      	mov	r0, r4
 802a286:	f7ff fc33 	bl	8029af0 <gComRespMake>
  if (gComGetStatusCode() != GCOM_STATUS_CODE_NO_ERROR)
 802a28a:	f7ff fcc5 	bl	8029c18 <gComGetStatusCode>
 802a28e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802a292:	4298      	cmp	r0, r3
    gcom_.status_code = GCOM_STATUS_CODE_NO_ERROR;
 802a294:	bf1c      	itt	ne
 802a296:	4a02      	ldrne	r2, [pc, #8]	@ (802a2a0 <gComCallbackSync+0x88>)
 802a298:	8553      	strhne	r3, [r2, #42]	@ 0x2a
}
 802a29a:	b004      	add	sp, #16
 802a29c:	bd10      	pop	{r4, pc}
 802a29e:	bf00      	nop
 802a2a0:	20042484 	.word	0x20042484

0802a2a4 <gComCallbackGetHw>:
{
 802a2a4:	b510      	push	{r4, lr}
 802a2a6:	460c      	mov	r4, r1
 802a2a8:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a2aa:	2220      	movs	r2, #32
 802a2ac:	2100      	movs	r1, #0
 802a2ae:	4668      	mov	r0, sp
 802a2b0:	f001 f944 	bl	802b53c <memset>
  if (length == 0)
 802a2b4:	b95c      	cbnz	r4, 802a2ce <gComCallbackGetHw+0x2a>
    if (gInfoReadHw(str) == true)
 802a2b6:	4668      	mov	r0, sp
 802a2b8:	f000 fc10 	bl	802aadc <gInfoReadHw>
 802a2bc:	b148      	cbz	r0, 802a2d2 <gComCallbackGetHw+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a2be:	4668      	mov	r0, sp
 802a2c0:	f7f6 fe55 	bl	8020f6e <strlen>
 802a2c4:	4669      	mov	r1, sp
 802a2c6:	b282      	uxth	r2, r0
 802a2c8:	4620      	mov	r0, r4
 802a2ca:	f7ff fc11 	bl	8029af0 <gComRespMake>
}
 802a2ce:	b008      	add	sp, #32
 802a2d0:	bd10      	pop	{r4, pc}
 802a2d2:	f7ff fef5 	bl	802a0c0 <gComCallbackGetFw.part.0>
 802a2d6:	e7fa      	b.n	802a2ce <gComCallbackGetHw+0x2a>

0802a2d8 <gComCallbackSetHw>:
{
 802a2d8:	b530      	push	{r4, r5, lr}
  if ((length < 32) && (length > 0))
 802a2da:	1e4b      	subs	r3, r1, #1
 802a2dc:	2b1e      	cmp	r3, #30
{
 802a2de:	4605      	mov	r5, r0
 802a2e0:	460c      	mov	r4, r1
 802a2e2:	b089      	sub	sp, #36	@ 0x24
  if ((length < 32) && (length > 0))
 802a2e4:	d813      	bhi.n	802a30e <gComCallbackSetHw+0x36>
    memset(tmp, 0, 32);
 802a2e6:	2220      	movs	r2, #32
 802a2e8:	2100      	movs	r1, #0
 802a2ea:	4668      	mov	r0, sp
 802a2ec:	f001 f926 	bl	802b53c <memset>
    memcpy(tmp, data, length);
 802a2f0:	4622      	mov	r2, r4
 802a2f2:	4629      	mov	r1, r5
 802a2f4:	4668      	mov	r0, sp
 802a2f6:	f001 f9cb 	bl	802b690 <memcpy>
    if (gInfoWriteHw(tmp))
 802a2fa:	4668      	mov	r0, sp
 802a2fc:	f000 fcec 	bl	802acd8 <gInfoWriteHw>
 802a300:	4602      	mov	r2, r0
 802a302:	b130      	cbz	r0, 802a312 <gComCallbackSetHw+0x3a>
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a304:	2200      	movs	r2, #0
 802a306:	4611      	mov	r1, r2
 802a308:	4610      	mov	r0, r2
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a30a:	f7ff fbf1 	bl	8029af0 <gComRespMake>
}
 802a30e:	b009      	add	sp, #36	@ 0x24
 802a310:	bd30      	pop	{r4, r5, pc}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a312:	4601      	mov	r1, r0
 802a314:	200a      	movs	r0, #10
 802a316:	e7f8      	b.n	802a30a <gComCallbackSetHw+0x32>

0802a318 <gComCallbackGetFw>:
{
 802a318:	b510      	push	{r4, lr}
 802a31a:	460c      	mov	r4, r1
 802a31c:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a31e:	2220      	movs	r2, #32
 802a320:	2100      	movs	r1, #0
 802a322:	4668      	mov	r0, sp
 802a324:	f001 f90a 	bl	802b53c <memset>
  if (length == 0)
 802a328:	b95c      	cbnz	r4, 802a342 <gComCallbackGetFw+0x2a>
    if (gInfoReadFw(str) == true)
 802a32a:	4668      	mov	r0, sp
 802a32c:	f000 fb62 	bl	802a9f4 <gInfoReadFw>
 802a330:	b148      	cbz	r0, 802a346 <gComCallbackGetFw+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a332:	4668      	mov	r0, sp
 802a334:	f7f6 fe1b 	bl	8020f6e <strlen>
 802a338:	4669      	mov	r1, sp
 802a33a:	b282      	uxth	r2, r0
 802a33c:	4620      	mov	r0, r4
 802a33e:	f7ff fbd7 	bl	8029af0 <gComRespMake>
}
 802a342:	b008      	add	sp, #32
 802a344:	bd10      	pop	{r4, pc}
 802a346:	f7ff febb 	bl	802a0c0 <gComCallbackGetFw.part.0>
 802a34a:	e7fa      	b.n	802a342 <gComCallbackGetFw+0x2a>

0802a34c <gComCallbackGetSn>:
{
 802a34c:	b510      	push	{r4, lr}
 802a34e:	460c      	mov	r4, r1
 802a350:	b088      	sub	sp, #32
  memset(str, 0, 32);
 802a352:	2220      	movs	r2, #32
 802a354:	2100      	movs	r1, #0
 802a356:	4668      	mov	r0, sp
 802a358:	f001 f8f0 	bl	802b53c <memset>
  if (length == 0)
 802a35c:	b95c      	cbnz	r4, 802a376 <gComCallbackGetSn+0x2a>
    if (gInfoReadSn(str) == true)
 802a35e:	4668      	mov	r0, sp
 802a360:	f000 fbce 	bl	802ab00 <gInfoReadSn>
 802a364:	b148      	cbz	r0, 802a37a <gComCallbackGetSn+0x2e>
      gComRespMake(GCOM_ERR_NONE, (uint8_t*) str, strlen(str));
 802a366:	4668      	mov	r0, sp
 802a368:	f7f6 fe01 	bl	8020f6e <strlen>
 802a36c:	4669      	mov	r1, sp
 802a36e:	b282      	uxth	r2, r0
 802a370:	4620      	mov	r0, r4
 802a372:	f7ff fbbd 	bl	8029af0 <gComRespMake>
}
 802a376:	b008      	add	sp, #32
 802a378:	bd10      	pop	{r4, pc}
 802a37a:	f7ff fea1 	bl	802a0c0 <gComCallbackGetFw.part.0>
 802a37e:	e7fa      	b.n	802a376 <gComCallbackGetSn+0x2a>

0802a380 <gComCallbackSetSn>:
{
 802a380:	b530      	push	{r4, r5, lr}
  if ((length < 32) && (length > 0))
 802a382:	1e4b      	subs	r3, r1, #1
 802a384:	2b1e      	cmp	r3, #30
{
 802a386:	4605      	mov	r5, r0
 802a388:	460c      	mov	r4, r1
 802a38a:	b089      	sub	sp, #36	@ 0x24
  if ((length < 32) && (length > 0))
 802a38c:	d813      	bhi.n	802a3b6 <gComCallbackSetSn+0x36>
    memset(tmp, 0, 32);
 802a38e:	2220      	movs	r2, #32
 802a390:	2100      	movs	r1, #0
 802a392:	4668      	mov	r0, sp
 802a394:	f001 f8d2 	bl	802b53c <memset>
    memcpy(tmp, data, length);
 802a398:	4622      	mov	r2, r4
 802a39a:	4629      	mov	r1, r5
 802a39c:	4668      	mov	r0, sp
 802a39e:	f001 f977 	bl	802b690 <memcpy>
    if (gInfoWriteSn(tmp))
 802a3a2:	4668      	mov	r0, sp
 802a3a4:	f000 fcbe 	bl	802ad24 <gInfoWriteSn>
 802a3a8:	4602      	mov	r2, r0
 802a3aa:	b130      	cbz	r0, 802a3ba <gComCallbackSetSn+0x3a>
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a3ac:	2200      	movs	r2, #0
 802a3ae:	4611      	mov	r1, r2
 802a3b0:	4610      	mov	r0, r2
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a3b2:	f7ff fb9d 	bl	8029af0 <gComRespMake>
}
 802a3b6:	b009      	add	sp, #36	@ 0x24
 802a3b8:	bd30      	pop	{r4, r5, pc}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a3ba:	4601      	mov	r1, r0
 802a3bc:	200a      	movs	r0, #10
 802a3be:	e7f8      	b.n	802a3b2 <gComCallbackSetSn+0x32>

0802a3c0 <gComCallbackSetTempThreshold>:
  if (length == 2)
 802a3c0:	2902      	cmp	r1, #2
{
 802a3c2:	b510      	push	{r4, lr}
  if (length == 2)
 802a3c4:	d116      	bne.n	802a3f4 <gComCallbackSetTempThreshold+0x34>
    ginfo_storage_.temp_threshold = (data[0] << 8) | data[1];
 802a3c6:	8803      	ldrh	r3, [r0, #0]
 802a3c8:	4c0b      	ldr	r4, [pc, #44]	@ (802a3f8 <gComCallbackSetTempThreshold+0x38>)
 802a3ca:	ba5b      	rev16	r3, r3
 802a3cc:	f8a4 3054 	strh.w	r3, [r4, #84]	@ 0x54
    if (gInfoSave())
 802a3d0:	f000 fc22 	bl	802ac18 <gInfoSave>
 802a3d4:	4602      	mov	r2, r0
 802a3d6:	b150      	cbz	r0, 802a3ee <gComCallbackSetTempThreshold+0x2e>
      gTempSetAlarmDesiCelsius(ginfo_storage_.temp_threshold);
 802a3d8:	f9b4 0054 	ldrsh.w	r0, [r4, #84]	@ 0x54
 802a3dc:	f000 fcf6 	bl	802adcc <gTempSetAlarmDesiCelsius>
      gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a3e0:	2200      	movs	r2, #0
 802a3e2:	4611      	mov	r1, r2
 802a3e4:	4610      	mov	r0, r2
}
 802a3e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a3ea:	f7ff bb81 	b.w	8029af0 <gComRespMake>
 802a3ee:	4601      	mov	r1, r0
 802a3f0:	200a      	movs	r0, #10
 802a3f2:	e7f8      	b.n	802a3e6 <gComCallbackSetTempThreshold+0x26>
}
 802a3f4:	bd10      	pop	{r4, pc}
 802a3f6:	bf00      	nop
 802a3f8:	200424dc 	.word	0x200424dc

0802a3fc <gComCallbackSetIv>:
  if (length == 16)
 802a3fc:	2910      	cmp	r1, #16
{
 802a3fe:	b508      	push	{r3, lr}
  if (length == 16)
 802a400:	d10d      	bne.n	802a41e <gComCallbackSetIv+0x22>
    if (gInfoWriteIv(data))
 802a402:	f000 fcb5 	bl	802ad70 <gInfoWriteIv>
 802a406:	4602      	mov	r2, r0
 802a408:	b118      	cbz	r0, 802a412 <gComCallbackSetIv+0x16>
}
 802a40a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a40e:	f7ff be6e 	b.w	802a0ee <gComCallbackSetIv.part.0>
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a412:	4601      	mov	r1, r0
}
 802a414:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a418:	200a      	movs	r0, #10
 802a41a:	f7ff bb69 	b.w	8029af0 <gComRespMake>
}
 802a41e:	bd08      	pop	{r3, pc}

0802a420 <gComCallbackVibSetState>:
	if (length == 1)
 802a420:	2901      	cmp	r1, #1
{
 802a422:	b508      	push	{r3, lr}
	if (length == 1)
 802a424:	d10f      	bne.n	802a446 <gComCallbackVibSetState+0x26>
		if (gVibSetState(data[0]) == true)
 802a426:	7800      	ldrb	r0, [r0, #0]
 802a428:	f7ff f8c8 	bl	80295bc <gVibSetState>
 802a42c:	4602      	mov	r2, r0
 802a42e:	b118      	cbz	r0, 802a438 <gComCallbackVibSetState+0x18>
}
 802a430:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a434:	f7ff be5b 	b.w	802a0ee <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a438:	4601      	mov	r1, r0
}
 802a43a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a43e:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a442:	f7ff bb55 	b.w	8029af0 <gComRespMake>
}
 802a446:	bd08      	pop	{r3, pc}

0802a448 <gComCallbackVibSetTrigCfg>:
	if (length == 3)
 802a448:	2903      	cmp	r1, #3
{
 802a44a:	4602      	mov	r2, r0
 802a44c:	b508      	push	{r3, lr}
	if (length == 3)
 802a44e:	d11c      	bne.n	802a48a <gComCallbackVibSetTrigCfg+0x42>
	  ginfo_storage_.config.is_constant_trig = (bool)data[0];
 802a450:	7803      	ldrb	r3, [r0, #0]
 802a452:	1e18      	subs	r0, r3, #0
 802a454:	bf18      	it	ne
 802a456:	2001      	movne	r0, #1
 802a458:	4b0c      	ldr	r3, [pc, #48]	@ (802a48c <gComCallbackVibSetTrigCfg+0x44>)
 802a45a:	f883 0204 	strb.w	r0, [r3, #516]	@ 0x204
    ginfo_storage_.config.trig_length = (data[1] << 8) | data[2];
 802a45e:	f8b2 1001 	ldrh.w	r1, [r2, #1]
 802a462:	ba49      	rev16	r1, r1
 802a464:	f8a3 1205 	strh.w	r1, [r3, #517]	@ 0x205
		gVibSetConstantTrig(ginfo_storage_.config.is_constant_trig, ginfo_storage_.config.trig_length);
 802a468:	b289      	uxth	r1, r1
 802a46a:	f7fe ff93 	bl	8029394 <gVibSetConstantTrig>
		if (gInfoSave())
 802a46e:	f000 fbd3 	bl	802ac18 <gInfoSave>
 802a472:	4602      	mov	r2, r0
 802a474:	b118      	cbz	r0, 802a47e <gComCallbackVibSetTrigCfg+0x36>
}
 802a476:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a47a:	f7ff be38 	b.w	802a0ee <gComCallbackSetIv.part.0>
		  gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a47e:	4601      	mov	r1, r0
}
 802a480:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		  gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a484:	200a      	movs	r0, #10
 802a486:	f7ff bb33 	b.w	8029af0 <gComRespMake>
}
 802a48a:	bd08      	pop	{r3, pc}
 802a48c:	200424dc 	.word	0x200424dc

0802a490 <gComCallbackVibSetMaxChCfg>:
	if (length == 1)
 802a490:	2901      	cmp	r1, #1
{
 802a492:	b510      	push	{r4, lr}
 802a494:	4604      	mov	r4, r0
	if (length == 1)
 802a496:	d11a      	bne.n	802a4ce <gComCallbackVibSetMaxChCfg+0x3e>
	  ginfo_storage_.config.max_ch = data[0];
 802a498:	7802      	ldrb	r2, [r0, #0]
 802a49a:	4b0d      	ldr	r3, [pc, #52]	@ (802a4d0 <gComCallbackVibSetMaxChCfg+0x40>)
 802a49c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
	  if (gInfoSave())
 802a4a0:	f000 fbba 	bl	802ac18 <gInfoSave>
 802a4a4:	4602      	mov	r2, r0
 802a4a6:	b178      	cbz	r0, 802a4c8 <gComCallbackVibSetMaxChCfg+0x38>
	    if (gVibSetMaxCh(data[0]))
 802a4a8:	7820      	ldrb	r0, [r4, #0]
 802a4aa:	f7fe ff81 	bl	80293b0 <gVibSetMaxCh>
 802a4ae:	4602      	mov	r2, r0
 802a4b0:	b118      	cbz	r0, 802a4ba <gComCallbackVibSetMaxChCfg+0x2a>
}
 802a4b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802a4b6:	f7ff be1a 	b.w	802a0ee <gComCallbackSetIv.part.0>
        gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a4ba:	4601      	mov	r1, r0
 802a4bc:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
}
 802a4c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a4c4:	f7ff bb14 	b.w	8029af0 <gComRespMake>
 802a4c8:	4601      	mov	r1, r0
 802a4ca:	200a      	movs	r0, #10
 802a4cc:	e7f8      	b.n	802a4c0 <gComCallbackVibSetMaxChCfg+0x30>
}
 802a4ce:	bd10      	pop	{r4, pc}
 802a4d0:	200424dc 	.word	0x200424dc

0802a4d4 <gComCallbackVibSetSeqLen>:
	if (length == 2)
 802a4d4:	2902      	cmp	r1, #2
{
 802a4d6:	b508      	push	{r3, lr}
	if (length == 2)
 802a4d8:	d111      	bne.n	802a4fe <gComCallbackVibSetSeqLen+0x2a>
		if (gVibSetSeqLen((data[0] << 8) | data[1]))
 802a4da:	8800      	ldrh	r0, [r0, #0]
 802a4dc:	ba40      	rev16	r0, r0
 802a4de:	b280      	uxth	r0, r0
 802a4e0:	f7fe ff78 	bl	80293d4 <gVibSetSeqLen>
 802a4e4:	4602      	mov	r2, r0
 802a4e6:	b118      	cbz	r0, 802a4f0 <gComCallbackVibSetSeqLen+0x1c>
}
 802a4e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a4ec:	f7ff bdff 	b.w	802a0ee <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a4f0:	4601      	mov	r1, r0
}
 802a4f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a4f6:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a4fa:	f7ff baf9 	b.w	8029af0 <gComRespMake>
}
 802a4fe:	bd08      	pop	{r3, pc}

0802a500 <gComCallbackVibGetSettings>:
	if (length == 4)
 802a500:	2904      	cmp	r1, #4
 802a502:	d101      	bne.n	802a508 <gComCallbackVibGetSettings+0x8>
 802a504:	f7ff be2c 	b.w	802a160 <gComCallbackVibGetSettings.part.0>
}
 802a508:	4770      	bx	lr

0802a50a <gComCallbackVibSetSettings>:
{
 802a50a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			for (uint16_t i = 0; i < length / 3; i++)
 802a50c:	2503      	movs	r5, #3
 802a50e:	fbb1 f5f5 	udiv	r5, r1, r5
 802a512:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 802a516:	1ac9      	subs	r1, r1, r3
	if (length % 3 == 0)
 802a518:	b28c      	uxth	r4, r1
{
 802a51a:	4606      	mov	r6, r0
	if (length % 3 == 0)
 802a51c:	bb7c      	cbnz	r4, 802a57e <gComCallbackVibSetSettings+0x74>
		GVibSettingsStruct *settings = malloc((GCOM_BUFFER_SIZE - 8));
 802a51e:	f44f 60ff 	mov.w	r0, #2040	@ 0x7f8
 802a522:	f000 fd11 	bl	802af48 <malloc>
		if (settings != NULL)
 802a526:	4607      	mov	r7, r0
 802a528:	b348      	cbz	r0, 802a57e <gComCallbackVibSetSettings+0x74>
 802a52a:	4632      	mov	r2, r6
			for (uint16_t i = 0; i < length / 3; i++)
 802a52c:	4623      	mov	r3, r4
 802a52e:	b2a8      	uxth	r0, r5
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a530:	1cbc      	adds	r4, r7, #2
			for (uint16_t i = 0; i < length / 3; i++)
 802a532:	b299      	uxth	r1, r3
 802a534:	4288      	cmp	r0, r1
 802a536:	f102 0203 	add.w	r2, r2, #3
 802a53a:	d80e      	bhi.n	802a55a <gComCallbackVibSetSettings+0x50>
			if (gVibSetSettings(length / 3, settings) == true)
 802a53c:	4639      	mov	r1, r7
 802a53e:	f7fe ff71 	bl	8029424 <gVibSetSettings>
 802a542:	4602      	mov	r2, r0
 802a544:	b1b8      	cbz	r0, 802a576 <gComCallbackVibSetSettings+0x6c>
				gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a546:	2200      	movs	r2, #0
 802a548:	4611      	mov	r1, r2
 802a54a:	4610      	mov	r0, r2
				gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a54c:	f7ff fad0 	bl	8029af0 <gComRespMake>
			free(settings);
 802a550:	4638      	mov	r0, r7
}
 802a552:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			free(settings);
 802a556:	f000 bcff 	b.w	802af58 <free>
				settings[i].ch = data[i * 3 + 0];
 802a55a:	f812 1c03 	ldrb.w	r1, [r2, #-3]
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a55e:	f812 5c02 	ldrb.w	r5, [r2, #-2]
				settings[i].ch = data[i * 3 + 0];
 802a562:	f807 1023 	strb.w	r1, [r7, r3, lsl #2]
				settings[i].length = (data[i * 3 + 1] << 8) | (data[i * 3 + 2] & 0x00FF);
 802a566:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 802a56a:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 802a56e:	f824 1023 	strh.w	r1, [r4, r3, lsl #2]
			for (uint16_t i = 0; i < length / 3; i++)
 802a572:	3301      	adds	r3, #1
 802a574:	e7dd      	b.n	802a532 <gComCallbackVibSetSettings+0x28>
				gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a576:	4601      	mov	r1, r0
 802a578:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a57c:	e7e6      	b.n	802a54c <gComCallbackVibSetSettings+0x42>
}
 802a57e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0802a580 <gComCallbackVibSetDc>:
	if (length == 4)
 802a580:	2904      	cmp	r1, #4
{
 802a582:	b538      	push	{r3, r4, r5, lr}
	if (length == 4)
 802a584:	d126      	bne.n	802a5d4 <gComCallbackVibSetDc+0x54>
		uint32_t voltage = (data[0] << 8) | data[1];
 802a586:	8802      	ldrh	r2, [r0, #0]
 802a588:	8843      	ldrh	r3, [r0, #2]
		  ginfo_storage_.config.voltage_mv = voltage;
 802a58a:	4913      	ldr	r1, [pc, #76]	@ (802a5d8 <gComCallbackVibSetDc+0x58>)
 802a58c:	ba52      	rev16	r2, r2
 802a58e:	ba5b      	rev16	r3, r3
 802a590:	b294      	uxth	r4, r2
 802a592:	f8a1 2208 	strh.w	r2, [r1, #520]	@ 0x208
 802a596:	b29d      	uxth	r5, r3
		  ginfo_storage_.config.current_ma = current;
 802a598:	f8a1 320a 	strh.w	r3, [r1, #522]	@ 0x20a
		  if (gInfoSave())
 802a59c:	f000 fb3c 	bl	802ac18 <gInfoSave>
 802a5a0:	4602      	mov	r2, r0
 802a5a2:	b1a0      	cbz	r0, 802a5ce <gComCallbackVibSetDc+0x4e>
        if (mp8859SetVol(voltage) == false)
 802a5a4:	4620      	mov	r0, r4
 802a5a6:	f7ff f93b 	bl	8029820 <mp8859SetVol>
 802a5aa:	b938      	cbnz	r0, 802a5bc <gComCallbackVibSetDc+0x3c>
          gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a5ac:	2200      	movs	r2, #0
 802a5ae:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a5b2:	4611      	mov	r1, r2
}
 802a5b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		    gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a5b8:	f7ff ba9a 	b.w	8029af0 <gComRespMake>
        if (mp8859SetCur(current) == false)
 802a5bc:	4628      	mov	r0, r5
 802a5be:	f7ff f94d 	bl	802985c <mp8859SetCur>
 802a5c2:	2800      	cmp	r0, #0
 802a5c4:	d0f2      	beq.n	802a5ac <gComCallbackVibSetDc+0x2c>
        gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a5c6:	2200      	movs	r2, #0
 802a5c8:	4611      	mov	r1, r2
 802a5ca:	4610      	mov	r0, r2
 802a5cc:	e7f2      	b.n	802a5b4 <gComCallbackVibSetDc+0x34>
		    gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a5ce:	4601      	mov	r1, r0
 802a5d0:	200a      	movs	r0, #10
 802a5d2:	e7ef      	b.n	802a5b4 <gComCallbackVibSetDc+0x34>
}
 802a5d4:	bd38      	pop	{r3, r4, r5, pc}
 802a5d6:	bf00      	nop
 802a5d8:	200424dc 	.word	0x200424dc

0802a5dc <gComCallbackVibClearSettings>:
{
 802a5dc:	b508      	push	{r3, lr}
	if (length == 0)
 802a5de:	b971      	cbnz	r1, 802a5fe <gComCallbackVibClearSettings+0x22>
		if (gVibClearSettings())
 802a5e0:	f7fe ffa2 	bl	8029528 <gVibClearSettings>
 802a5e4:	4602      	mov	r2, r0
 802a5e6:	b118      	cbz	r0, 802a5f0 <gComCallbackVibClearSettings+0x14>
}
 802a5e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a5ec:	f7ff bd7f 	b.w	802a0ee <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a5f0:	4601      	mov	r1, r0
}
 802a5f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a5f6:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a5fa:	f7ff ba79 	b.w	8029af0 <gComRespMake>
}
 802a5fe:	bd08      	pop	{r3, pc}

0802a600 <gComCallbackVibSingleSettings>:
	if (length == 3)
 802a600:	2903      	cmp	r1, #3
{
 802a602:	b508      	push	{r3, lr}
	if (length == 3)
 802a604:	d113      	bne.n	802a62e <gComCallbackVibSingleSettings+0x2e>
		if (gVibSingleSetting(data[0], duration))
 802a606:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 802a60a:	7800      	ldrb	r0, [r0, #0]
 802a60c:	ba49      	rev16	r1, r1
 802a60e:	b289      	uxth	r1, r1
 802a610:	f7ff f8a0 	bl	8029754 <gVibSingleSetting>
 802a614:	4602      	mov	r2, r0
 802a616:	b118      	cbz	r0, 802a620 <gComCallbackVibSingleSettings+0x20>
}
 802a618:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802a61c:	f7ff bd67 	b.w	802a0ee <gComCallbackSetIv.part.0>
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a620:	4601      	mov	r1, r0
}
 802a622:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			gComRespMake(GCOM_ERR_VIB, NULL, 0);
 802a626:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 802a62a:	f7ff ba61 	b.w	8029af0 <gComRespMake>
}
 802a62e:	bd08      	pop	{r3, pc}

0802a630 <gComCallbackVibSetLedDuration>:
 * ************************************************************************************************
 *
 */
void gComCallbackVibSetLedDuration(const uint8_t *data, uint16_t length)
{
	if (length == 4)
 802a630:	2904      	cmp	r1, #4
{
 802a632:	b538      	push	{r3, r4, r5, lr}
	if (length == 4)
 802a634:	d11c      	bne.n	802a670 <gComCallbackVibSetLedDuration+0x40>
	{
		uint16_t on_duration = (data[0] << 8) | data[1];
 802a636:	8803      	ldrh	r3, [r0, #0]
 802a638:	8842      	ldrh	r2, [r0, #2]
		uint16_t off_duration = (data[2] << 8) | data[3];
		ginfo_storage_.config.led_off_duration = off_duration;
 802a63a:	480e      	ldr	r0, [pc, #56]	@ (802a674 <gComCallbackVibSetLedDuration+0x44>)
 802a63c:	ba52      	rev16	r2, r2
 802a63e:	ba5b      	rev16	r3, r3
 802a640:	b295      	uxth	r5, r2
 802a642:	f8a0 220e 	strh.w	r2, [r0, #526]	@ 0x20e
 802a646:	b29c      	uxth	r4, r3
		ginfo_storage_.config.led_on_duration = on_duration;
 802a648:	f8a0 320c 	strh.w	r3, [r0, #524]	@ 0x20c
		if (gInfoSave())
 802a64c:	f000 fae4 	bl	802ac18 <gInfoSave>
 802a650:	4602      	mov	r2, r0
 802a652:	b150      	cbz	r0, 802a66a <gComCallbackVibSetLedDuration+0x3a>
		{
		  gVibSetLedDuration(on_duration, off_duration);
 802a654:	4629      	mov	r1, r5
 802a656:	4620      	mov	r0, r4
 802a658:	f7fe ff48 	bl	80294ec <gVibSetLedDuration>
		  gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a65c:	2200      	movs	r2, #0
 802a65e:	4611      	mov	r1, r2
 802a660:	4610      	mov	r0, r2
		else
		{
		  gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
		}
	}
}
 802a662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		  gComRespMake(GCOM_ERR_MEMORY, NULL, 0);
 802a666:	f7ff ba43 	b.w	8029af0 <gComRespMake>
 802a66a:	4601      	mov	r1, r0
 802a66c:	200a      	movs	r0, #10
 802a66e:	e7f8      	b.n	802a662 <gComCallbackVibSetLedDuration+0x32>
}
 802a670:	bd38      	pop	{r3, r4, r5, pc}
 802a672:	bf00      	nop
 802a674:	200424dc 	.word	0x200424dc

0802a678 <gComCallbackCmd>:
{
 802a678:	4603      	mov	r3, r0
  switch (cmd)
 802a67a:	2b6e      	cmp	r3, #110	@ 0x6e
{
 802a67c:	b507      	push	{r0, r1, r2, lr}
 802a67e:	4608      	mov	r0, r1
 802a680:	4611      	mov	r1, r2
  switch (cmd)
 802a682:	d807      	bhi.n	802a694 <gComCallbackCmd+0x1c>
 802a684:	2b5f      	cmp	r3, #95	@ 0x5f
 802a686:	d808      	bhi.n	802a69a <gComCallbackCmd+0x22>
 802a688:	2b14      	cmp	r3, #20
 802a68a:	d93d      	bls.n	802a708 <gComCallbackCmd+0x90>
 802a68c:	3b21      	subs	r3, #33	@ 0x21
 802a68e:	b2da      	uxtb	r2, r3
 802a690:	2a0e      	cmp	r2, #14
 802a692:	d916      	bls.n	802a6c2 <gComCallbackCmd+0x4a>
}
 802a694:	b003      	add	sp, #12
 802a696:	f85d fb04 	ldr.w	pc, [sp], #4
  switch (cmd)
 802a69a:	3b61      	subs	r3, #97	@ 0x61
 802a69c:	2b0d      	cmp	r3, #13
 802a69e:	f200 80b8 	bhi.w	802a812 <gComCallbackCmd+0x19a>
 802a6a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 802a6a6:	00bb      	.short	0x00bb
 802a6a8:	00c800c3 	.word	0x00c800c3
 802a6ac:	00d500d0 	.word	0x00d500d0
 802a6b0:	00e200dd 	.word	0x00e200dd
 802a6b4:	00ec00e7 	.word	0x00ec00e7
 802a6b8:	00f900f4 	.word	0x00f900f4
 802a6bc:	010300fe 	.word	0x010300fe
 802a6c0:	010b      	.short	0x010b
 802a6c2:	2b0e      	cmp	r3, #14
 802a6c4:	d8e6      	bhi.n	802a694 <gComCallbackCmd+0x1c>
 802a6c6:	a201      	add	r2, pc, #4	@ (adr r2, 802a6cc <gComCallbackCmd+0x54>)
 802a6c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a6cc:	0802a7bb 	.word	0x0802a7bb
 802a6d0:	0802a7cb 	.word	0x0802a7cb
 802a6d4:	0802a695 	.word	0x0802a695
 802a6d8:	0802a695 	.word	0x0802a695
 802a6dc:	0802a695 	.word	0x0802a695
 802a6e0:	0802a695 	.word	0x0802a695
 802a6e4:	0802a695 	.word	0x0802a695
 802a6e8:	0802a695 	.word	0x0802a695
 802a6ec:	0802a695 	.word	0x0802a695
 802a6f0:	0802a695 	.word	0x0802a695
 802a6f4:	0802a695 	.word	0x0802a695
 802a6f8:	0802a695 	.word	0x0802a695
 802a6fc:	0802a7d5 	.word	0x0802a7d5
 802a700:	0802a7df 	.word	0x0802a7df
 802a704:	0802a7f9 	.word	0x0802a7f9
 802a708:	2b14      	cmp	r3, #20
 802a70a:	d8c3      	bhi.n	802a694 <gComCallbackCmd+0x1c>
 802a70c:	a201      	add	r2, pc, #4	@ (adr r2, 802a714 <gComCallbackCmd+0x9c>)
 802a70e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a712:	bf00      	nop
 802a714:	0802a769 	.word	0x0802a769
 802a718:	0802a695 	.word	0x0802a695
 802a71c:	0802a773 	.word	0x0802a773
 802a720:	0802a695 	.word	0x0802a695
 802a724:	0802a695 	.word	0x0802a695
 802a728:	0802a695 	.word	0x0802a695
 802a72c:	0802a695 	.word	0x0802a695
 802a730:	0802a695 	.word	0x0802a695
 802a734:	0802a695 	.word	0x0802a695
 802a738:	0802a695 	.word	0x0802a695
 802a73c:	0802a695 	.word	0x0802a695
 802a740:	0802a695 	.word	0x0802a695
 802a744:	0802a695 	.word	0x0802a695
 802a748:	0802a695 	.word	0x0802a695
 802a74c:	0802a695 	.word	0x0802a695
 802a750:	0802a695 	.word	0x0802a695
 802a754:	0802a789 	.word	0x0802a789
 802a758:	0802a793 	.word	0x0802a793
 802a75c:	0802a79d 	.word	0x0802a79d
 802a760:	0802a7a7 	.word	0x0802a7a7
 802a764:	0802a7b1 	.word	0x0802a7b1
}
 802a768:	b003      	add	sp, #12
 802a76a:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSync(data, length);
 802a76e:	f7ff bd53 	b.w	802a218 <gComCallbackSync>
  if (length == 0)
 802a772:	2900      	cmp	r1, #0
 802a774:	d18e      	bne.n	802a694 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a776:	460a      	mov	r2, r1
 802a778:	4608      	mov	r0, r1
 802a77a:	f7ff f9b9 	bl	8029af0 <gComRespMake>
    gcom_.restart_req = 1;
 802a77e:	2201      	movs	r2, #1
 802a780:	4b51      	ldr	r3, [pc, #324]	@ (802a8c8 <gComCallbackCmd+0x250>)
 802a782:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 802a786:	e785      	b.n	802a694 <gComCallbackCmd+0x1c>
}
 802a788:	b003      	add	sp, #12
 802a78a:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetHw(data, length);
 802a78e:	f7ff bd89 	b.w	802a2a4 <gComCallbackGetHw>
}
 802a792:	b003      	add	sp, #12
 802a794:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetHw(data, length);
 802a798:	f7ff bd9e 	b.w	802a2d8 <gComCallbackSetHw>
}
 802a79c:	b003      	add	sp, #12
 802a79e:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetFw(data, length);
 802a7a2:	f7ff bdb9 	b.w	802a318 <gComCallbackGetFw>
}
 802a7a6:	b003      	add	sp, #12
 802a7a8:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackGetSn(data, length);
 802a7ac:	f7ff bdce 	b.w	802a34c <gComCallbackGetSn>
}
 802a7b0:	b003      	add	sp, #12
 802a7b2:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetSn(data, length);
 802a7b6:	f7ff bde3 	b.w	802a380 <gComCallbackSetSn>
  if (length == 0)
 802a7ba:	2900      	cmp	r1, #0
 802a7bc:	f47f af6a 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a7c0:	b003      	add	sp, #12
 802a7c2:	f85d eb04 	ldr.w	lr, [sp], #4
 802a7c6:	f7ff bc80 	b.w	802a0ca <gComCallbackGetTempThreshold.part.0>
 802a7ca:	b003      	add	sp, #12
 802a7cc:	f85d eb04 	ldr.w	lr, [sp], #4
    gComCallbackSetTempThreshold(data, length);
 802a7d0:	f7ff bdf6 	b.w	802a3c0 <gComCallbackSetTempThreshold>
}
 802a7d4:	b003      	add	sp, #12
 802a7d6:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackSetIv(data, length);
 802a7da:	f7ff be0f 	b.w	802a3fc <gComCallbackSetIv>
  if (length == 16)
 802a7de:	2910      	cmp	r1, #16
 802a7e0:	f47f af58 	bne.w	802a694 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a7e4:	2200      	movs	r2, #0
 802a7e6:	4611      	mov	r1, r2
 802a7e8:	4610      	mov	r0, r2
 802a7ea:	f7ff f981 	bl	8029af0 <gComRespMake>
    gcom_.is_open = 1;
 802a7ee:	2201      	movs	r2, #1
 802a7f0:	4b35      	ldr	r3, [pc, #212]	@ (802a8c8 <gComCallbackCmd+0x250>)
 802a7f2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 802a7f6:	e74d      	b.n	802a694 <gComCallbackCmd+0x1c>
  if (length == 0)
 802a7f8:	2900      	cmp	r1, #0
 802a7fa:	f47f af4b 	bne.w	802a694 <gComCallbackCmd+0x1c>
    gComRespMake(GCOM_ERR_NONE, NULL, 0);
 802a7fe:	460a      	mov	r2, r1
 802a800:	4608      	mov	r0, r1
 802a802:	9101      	str	r1, [sp, #4]
 802a804:	f7ff f974 	bl	8029af0 <gComRespMake>
    gcom_.is_open = 0;
 802a808:	4b2f      	ldr	r3, [pc, #188]	@ (802a8c8 <gComCallbackCmd+0x250>)
 802a80a:	9901      	ldr	r1, [sp, #4]
 802a80c:	f883 1026 	strb.w	r1, [r3, #38]	@ 0x26
}
 802a810:	e740      	b.n	802a694 <gComCallbackCmd+0x1c>
}
 802a812:	b003      	add	sp, #12
 802a814:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetState(data, length);
 802a818:	f7ff be02 	b.w	802a420 <gComCallbackVibSetState>
	if (length == 0)
 802a81c:	2900      	cmp	r1, #0
 802a81e:	f47f af39 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a822:	b003      	add	sp, #12
 802a824:	f85d eb04 	ldr.w	lr, [sp], #4
 802a828:	f7ff bc66 	b.w	802a0f8 <gComCallbackVibGetTrigCfg.part.0>
 802a82c:	b003      	add	sp, #12
 802a82e:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetTrigCfg(data, length);
 802a832:	f7ff be09 	b.w	802a448 <gComCallbackVibSetTrigCfg>
	if (length == 0)
 802a836:	2900      	cmp	r1, #0
 802a838:	f47f af2c 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a83c:	b003      	add	sp, #12
 802a83e:	f85d eb04 	ldr.w	lr, [sp], #4
 802a842:	f7ff bc6e 	b.w	802a122 <gComCallbackVibGetMaxChCfg.part.0>
 802a846:	b003      	add	sp, #12
 802a848:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetMaxChCfg(data, length);
 802a84c:	f7ff be20 	b.w	802a490 <gComCallbackVibSetMaxChCfg>
	if (length == 0)
 802a850:	2900      	cmp	r1, #0
 802a852:	f47f af1f 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a856:	b003      	add	sp, #12
 802a858:	f85d eb04 	ldr.w	lr, [sp], #4
 802a85c:	f7ff bc6e 	b.w	802a13c <gComCallbackVibGetSeqLen.part.0>
 802a860:	b003      	add	sp, #12
 802a862:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetSeqLen(data, length);
 802a866:	f7ff be35 	b.w	802a4d4 <gComCallbackVibSetSeqLen>
}
 802a86a:	b003      	add	sp, #12
 802a86c:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibGetSettings(data, length);
 802a870:	f7ff be46 	b.w	802a500 <gComCallbackVibGetSettings>
}
 802a874:	b003      	add	sp, #12
 802a876:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetSettings(data, length);
 802a87a:	f7ff be46 	b.w	802a50a <gComCallbackVibSetSettings>
	if (length == 0)
 802a87e:	2900      	cmp	r1, #0
 802a880:	f47f af08 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a884:	b003      	add	sp, #12
 802a886:	f85d eb04 	ldr.w	lr, [sp], #4
 802a88a:	f7ff bc80 	b.w	802a18e <gComCallbackVibGetDc.part.0>
 802a88e:	b003      	add	sp, #12
 802a890:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetDc(data, length);
 802a894:	f7ff be74 	b.w	802a580 <gComCallbackVibSetDc>
}
 802a898:	b003      	add	sp, #12
 802a89a:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibClearSettings(data, length);
 802a89e:	f7ff be9d 	b.w	802a5dc <gComCallbackVibClearSettings>
}
 802a8a2:	b003      	add	sp, #12
 802a8a4:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSingleSettings(data, length);
 802a8a8:	f7ff beaa 	b.w	802a600 <gComCallbackVibSingleSettings>
	if (length == 0)
 802a8ac:	2900      	cmp	r1, #0
 802a8ae:	f47f aef1 	bne.w	802a694 <gComCallbackCmd+0x1c>
}
 802a8b2:	b003      	add	sp, #12
 802a8b4:	f85d eb04 	ldr.w	lr, [sp], #4
 802a8b8:	f7ff bc8a 	b.w	802a1d0 <gComCallbackVibGetLedDuration.part.0>
 802a8bc:	b003      	add	sp, #12
 802a8be:	f85d eb04 	ldr.w	lr, [sp], #4
		gComCallbackVibSetLedDuration(data, length);
 802a8c2:	f7ff beb5 	b.w	802a630 <gComCallbackVibSetLedDuration>
 802a8c6:	bf00      	nop
 802a8c8:	20042484 	.word	0x20042484

0802a8cc <gCorePreInit>:
 *         handling environment in embedded applications.
 */
void gCorePreInit(void)
{
  extern const uint32_t g_pfnVectors[];
  SCB->VTOR = (uint32_t)&g_pfnVectors[0];
 802a8cc:	4a01      	ldr	r2, [pc, #4]	@ (802a8d4 <gCorePreInit+0x8>)
 802a8ce:	4b02      	ldr	r3, [pc, #8]	@ (802a8d8 <gCorePreInit+0xc>)
 802a8d0:	609a      	str	r2, [r3, #8]
}
 802a8d2:	4770      	bx	lr
 802a8d4:	08020000 	.word	0x08020000
 802a8d8:	e000ed00 	.word	0xe000ed00

0802a8dc <gCoreHalt>:
 *         for potential debugging or recovery actions.
 *         - The GPIO pin for an error LED can be controlled by uncommenting the
 *           HAL_GPIO_WritePin() line, allowing visual indication of an error state.
 */
void gCoreHalt(void)
{
 802a8dc:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 802a8de:	b672      	cpsid	i
  __disable_irq();

  /* USER CODE BEGIN halt */
	HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 802a8e0:	2200      	movs	r2, #0
 802a8e2:	2110      	movs	r1, #16
 802a8e4:	4803      	ldr	r0, [pc, #12]	@ (802a8f4 <gCoreHalt+0x18>)
 802a8e6:	f7f9 f873 	bl	80239d0 <HAL_GPIO_WritePin>
  /* USER CODE END halt */

  while (1)
  {
    HAL_IWDG_Refresh(&hiwdg);
 802a8ea:	4c03      	ldr	r4, [pc, #12]	@ (802a8f8 <gCoreHalt+0x1c>)
 802a8ec:	4620      	mov	r0, r4
 802a8ee:	f7f9 fcff 	bl	80242f0 <HAL_IWDG_Refresh>
  while (1)
 802a8f2:	e7fb      	b.n	802a8ec <gCoreHalt+0x10>
 802a8f4:	42020400 	.word	0x42020400
 802a8f8:	20000188 	.word	0x20000188

0802a8fc <gCoreBlinker>:
 *         - The blinking interval is defined by the constant `GCORE_BLINKER_INTERVAL_MS`.
 *         - This function should be called regularly within the main loop to
 *           ensure timely execution of the blinking functionality.
 */
void gCoreBlinker(void)
{
 802a8fc:	b510      	push	{r4, lr}
  if (HAL_GetTick() - gcore_blinker_time_ >= GCORE_BLINKER_INTERVAL_MS)
 802a8fe:	f7f7 fb11 	bl	8021f24 <HAL_GetTick>
 802a902:	4c09      	ldr	r4, [pc, #36]	@ (802a928 <gCoreBlinker+0x2c>)
 802a904:	6823      	ldr	r3, [r4, #0]
 802a906:	1ac0      	subs	r0, r0, r3
 802a908:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 802a90c:	d30b      	bcc.n	802a926 <gCoreBlinker+0x2a>
  {
    gcore_blinker_time_ = HAL_GetTick();
 802a90e:	f7f7 fb09 	bl	8021f24 <HAL_GetTick>
 802a912:	6020      	str	r0, [r4, #0]
    HAL_IWDG_Refresh(&hiwdg);
 802a914:	4805      	ldr	r0, [pc, #20]	@ (802a92c <gCoreBlinker+0x30>)
 802a916:	f7f9 fceb 	bl	80242f0 <HAL_IWDG_Refresh>

    /* USER CODE BEGIN blinker */
		HAL_GPIO_TogglePin(LED_SYS_GPIO_Port, LED_SYS_Pin);
    /* USER CODE END blinker */
  }
}
 802a91a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_TogglePin(LED_SYS_GPIO_Port, LED_SYS_Pin);
 802a91e:	2120      	movs	r1, #32
 802a920:	4803      	ldr	r0, [pc, #12]	@ (802a930 <gCoreBlinker+0x34>)
 802a922:	f7f9 b85a 	b.w	80239da <HAL_GPIO_TogglePin>
}
 802a926:	bd10      	pop	{r4, pc}
 802a928:	200424d0 	.word	0x200424d0
 802a92c:	20000188 	.word	0x20000188
 802a930:	42020400 	.word	0x42020400

0802a934 <gCoreLoop>:
{
 802a934:	b508      	push	{r3, lr}
  gCoreBlinker();
 802a936:	f7ff ffe1 	bl	802a8fc <gCoreBlinker>
  gBuzLoop();
 802a93a:	f7ff f891 	bl	8029a60 <gBuzLoop>
  gTempLoop();
 802a93e:	f000 fac3 	bl	802aec8 <gTempLoop>
  gComLoop();
 802a942:	f7ff fb85 	bl	802a050 <gComLoop>
}
 802a946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gAppLoop();
 802a94a:	f7fe bc97 	b.w	802927c <gAppLoop>
	...

0802a950 <gCoreCheckResetSource>:
 *         RCC reset source register. This function should be called early in the system
 *         initialization process to ensure the correct status code is set before
 *         proceeding with other operations.
 */
void gCoreCheckResetSource(void)
{
 802a950:	b508      	push	{r3, lr}
  uint32_t rst_source = (RCC->RSR & RCC_RESET_FLAG_ALL);
 802a952:	4b13      	ldr	r3, [pc, #76]	@ (802a9a0 <gCoreCheckResetSource+0x50>)
 802a954:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4

  /* USER CODE BEGIN start gCoreCheckResetSource() */

  /* USER CODE END start gCoreCheckResetSource */

  if (rst_source & RCC_RSR_BORRSTF)
 802a958:	0119      	lsls	r1, r3, #4
 802a95a:	d50b      	bpl.n	802a974 <gCoreCheckResetSource+0x24>
  {
    /* USER CODE BEGIN power on or BOR reset flag */
		gComSetStatusCode(GCOM_STATUS_CODE_POWER_ON);
 802a95c:	f241 000c 	movw	r0, #4108	@ 0x100c
    /* USER CODE END Low-Power reset flag */
  }
  else if (rst_source & RCC_RSR_PINRSTF)
  {
    /* USER CODE BEGIN normal power up or reset pin flag */
		gComSetStatusCode(GCOM_STATUS_CODE_EXT_RST);
 802a960:	f7ff f950 	bl	8029c04 <gComSetStatusCode>
    /* USER CODE END normal power up or reset pin flag */
  }

  /* USER CODE BEGIN finish gCoreCheckResetSource */
	RCC->RSR |= RCC_RSR_RMVF; 															///< erase reset flags
 802a964:	4a0e      	ldr	r2, [pc, #56]	@ (802a9a0 <gCoreCheckResetSource+0x50>)
 802a966:	f8d2 30f4 	ldr.w	r3, [r2, #244]	@ 0xf4
 802a96a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 802a96e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
  /* USER CODE END finish gCoreCheckResetSource */
}
 802a972:	bd08      	pop	{r3, pc}
  else if (rst_source & RCC_RSR_SFTRSTF)
 802a974:	00da      	lsls	r2, r3, #3
 802a976:	d502      	bpl.n	802a97e <gCoreCheckResetSource+0x2e>
		gComSetStatusCode(GCOM_STATUS_CODE_FW);
 802a978:	f241 000a 	movw	r0, #4106	@ 0x100a
 802a97c:	e7f0      	b.n	802a960 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_WWDGRSTF)
 802a97e:	f013 4fc0 	tst.w	r3, #1610612736	@ 0x60000000
 802a982:	d002      	beq.n	802a98a <gCoreCheckResetSource+0x3a>
		gComSetStatusCode(GCOM_STATUS_CODE_WDT);
 802a984:	f241 0006 	movw	r0, #4102	@ 0x1006
 802a988:	e7ea      	b.n	802a960 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_LPWRRSTF)
 802a98a:	2b00      	cmp	r3, #0
 802a98c:	da02      	bge.n	802a994 <gCoreCheckResetSource+0x44>
		gComSetStatusCode(GCOM_STATUS_CODE_BROWN_OUT);
 802a98e:	f241 000b 	movw	r0, #4107	@ 0x100b
 802a992:	e7e5      	b.n	802a960 <gCoreCheckResetSource+0x10>
  else if (rst_source & RCC_RSR_PINRSTF)
 802a994:	015b      	lsls	r3, r3, #5
 802a996:	d5e5      	bpl.n	802a964 <gCoreCheckResetSource+0x14>
		gComSetStatusCode(GCOM_STATUS_CODE_EXT_RST);
 802a998:	f241 0009 	movw	r0, #4105	@ 0x1009
 802a99c:	e7e0      	b.n	802a960 <gCoreCheckResetSource+0x10>
 802a99e:	bf00      	nop
 802a9a0:	44020c00 	.word	0x44020c00

0802a9a4 <gCoreInit>:
{
 802a9a4:	b508      	push	{r3, lr}
	gAppPreInit();
 802a9a6:	f7fe fc5e 	bl	8029266 <gAppPreInit>
  gInfoInit();
 802a9aa:	f000 f937 	bl	802ac1c <gInfoInit>
  gBuzInit();
 802a9ae:	f7fe fffd 	bl	80299ac <gBuzInit>
  gTempInit();
 802a9b2:	f000 fa43 	bl	802ae3c <gTempInit>
  gComInit();
 802a9b6:	f7ff f95d 	bl	8029c74 <gComInit>
  gCoreCheckResetSource();
 802a9ba:	f7ff ffc9 	bl	802a950 <gCoreCheckResetSource>
}
 802a9be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	gAppInit();
 802a9c2:	f7fe bc51 	b.w	8029268 <gAppInit>

0802a9c6 <__io_putchar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a9c6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 802a9ca:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 802a9ce:	07d1      	lsls	r1, r2, #31
 802a9d0:	d503      	bpl.n	802a9da <__io_putchar+0x14>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 802a9d2:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802a9d6:	07d2      	lsls	r2, r2, #31
 802a9d8:	d402      	bmi.n	802a9e0 <__io_putchar+0x1a>
 */
int __io_putchar(int ch)
{
  ITM_SendChar(ch);
  return 1;
}
 802a9da:	2001      	movs	r0, #1
 802a9dc:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 802a9de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 802a9e0:	681a      	ldr	r2, [r3, #0]
 802a9e2:	2a00      	cmp	r2, #0
 802a9e4:	d0fb      	beq.n	802a9de <__io_putchar+0x18>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 802a9e6:	b2c0      	uxtb	r0, r0
 802a9e8:	7018      	strb	r0, [r3, #0]
 802a9ea:	e7f6      	b.n	802a9da <__io_putchar+0x14>

0802a9ec <HAL_RCC_CSSCallback>:
 *         the system is reset or reinitialized. This function should be defined as
 *         an interrupt handler for the CSS interrupt.
 *         The user can add additional error handling or recovery mechanisms within this function.
 */
void HAL_RCC_CSSCallback(void)
{
 802a9ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_RCC_CSSCallback() */
  gCoreHalt();
 802a9ee:	f7ff ff75 	bl	802a8dc <gCoreHalt>
	...

0802a9f4 <gInfoReadFw>:
bool gInfoReadFw(char *str)
{
  bool answer = false;
  do
  {
    if (str == NULL)
 802a9f4:	2300      	movs	r3, #0
{
 802a9f6:	b507      	push	{r0, r1, r2, lr}
    if (str == NULL)
 802a9f8:	b138      	cbz	r0, 802aa0a <gInfoReadFw+0x16>
    {
      break;
    }
    sprintf(str, "%d.%d.%d-%03d", ginfo_header_.fw_major, ginfo_header_.fw_minor,\
 802a9fa:	2226      	movs	r2, #38	@ 0x26
 802a9fc:	4904      	ldr	r1, [pc, #16]	@ (802aa10 <gInfoReadFw+0x1c>)
 802a9fe:	e9cd 3200 	strd	r3, r2, [sp]
 802aa02:	2201      	movs	r2, #1
 802aa04:	f000 fc90 	bl	802b328 <siprintf>
        ginfo_header_.fw_patch, ginfo_header_.fw_dev_build);
    answer = true;
 802aa08:	2001      	movs	r0, #1

  } while (0);

  return answer;
}
 802aa0a:	b003      	add	sp, #12
 802aa0c:	f85d fb04 	ldr.w	pc, [sp], #4
 802aa10:	0802c415 	.word	0x0802c415

0802aa14 <gInfoMemFormat>:
 * @note   This function unlocks the flash memory, erases the specified sector, and then
 *         locks the flash memory again. It checks for errors during the erase operation
 *         and returns the appropriate status.
 */
bool gInfoMemFormat(void)
{
 802aa14:	b510      	push	{r4, lr}
 802aa16:	b086      	sub	sp, #24
  bool answer = false;
  uint32_t error;
  FLASH_EraseInitTypeDef flash_erase;
  do
  {
    if (HAL_FLASH_Unlock() != HAL_OK)
 802aa18:	f7f8 fd8e 	bl	8023538 <HAL_FLASH_Unlock>
 802aa1c:	b138      	cbz	r0, 802aa2e <gInfoMemFormat+0x1a>
  bool answer = false;
 802aa1e:	2400      	movs	r4, #0
    answer = true;

  }
  while (0);

  HAL_FLASH_Lock();
 802aa20:	f7f8 fd9c 	bl	802355c <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    HAL_ICACHE_Enable();
 802aa24:	f7f9 fbf4 	bl	8024210 <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802aa28:	4620      	mov	r0, r4
 802aa2a:	b006      	add	sp, #24
 802aa2c:	bd10      	pop	{r4, pc}
    if (HAL_ICACHE_Disable() != HAL_OK)
 802aa2e:	f7f9 fbf9 	bl	8024224 <HAL_ICACHE_Disable>
 802aa32:	2800      	cmp	r0, #0
 802aa34:	d1f3      	bne.n	802aa1e <gInfoMemFormat+0xa>
    flash_erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 802aa36:	2304      	movs	r3, #4
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802aa38:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
    flash_erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 802aa3c:	9302      	str	r3, [sp, #8]
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802aa3e:	4b0d      	ldr	r3, [pc, #52]	@ (802aa74 <gInfoMemFormat+0x60>)
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802aa40:	a802      	add	r0, sp, #8
    flash_erase.Sector = GINFO_MEM_SECTOR;
 802aa42:	899b      	ldrh	r3, [r3, #12]
 802aa44:	1e5a      	subs	r2, r3, #1
 802aa46:	b292      	uxth	r2, r2
 802aa48:	428a      	cmp	r2, r1
 802aa4a:	bf8e      	itee	hi
 802aa4c:	237f      	movhi	r3, #127	@ 0x7f
 802aa4e:	091b      	lsrls	r3, r3, #4
 802aa50:	f103 33ff 	addls.w	r3, r3, #4294967295
 802aa54:	9304      	str	r3, [sp, #16]
    flash_erase.NbSectors = 1;
 802aa56:	2301      	movs	r3, #1
 802aa58:	9305      	str	r3, [sp, #20]
    flash_erase.Banks = FLASH_BANK_2;
 802aa5a:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802aa5c:	a901      	add	r1, sp, #4
    flash_erase.Banks = FLASH_BANK_2;
 802aa5e:	9303      	str	r3, [sp, #12]
    if (HAL_FLASHEx_Erase(&flash_erase, &error) != HAL_OK)
 802aa60:	f7f8 fe48 	bl	80236f4 <HAL_FLASHEx_Erase>
 802aa64:	2800      	cmp	r0, #0
 802aa66:	d1da      	bne.n	802aa1e <gInfoMemFormat+0xa>
    if (error != 0xFFFFFFFF)
 802aa68:	9c01      	ldr	r4, [sp, #4]
 802aa6a:	1c63      	adds	r3, r4, #1
 802aa6c:	425c      	negs	r4, r3
 802aa6e:	415c      	adcs	r4, r3
 802aa70:	e7d6      	b.n	802aa20 <gInfoMemFormat+0xc>
 802aa72:	bf00      	nop
 802aa74:	08fff800 	.word	0x08fff800

0802aa78 <gInfoMemRead>:
 * @note   This function reads data from the GInfo memory address into the buffer pointed to
 *         by `ginfo_mem_handle_.data_pointer`. It disables the instruction cache during the
 *         read operation (if enabled) to ensure the data is correctly read from memory.
 */
bool gInfoMemRead(void)
{
 802aa78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  bool answer = false;
  uint8_t *data = ginfo_mem_handle_.data_pointer;
 802aa7a:	4d14      	ldr	r5, [pc, #80]	@ (802aacc <gInfoMemRead+0x54>)
 802aa7c:	682c      	ldr	r4, [r5, #0]
  do
  {
#ifdef HAL_ICACHE_MODULE_ENABLED
    if (HAL_ICACHE_Disable() != HAL_OK)
 802aa7e:	f7f9 fbd1 	bl	8024224 <HAL_ICACHE_Disable>
 802aa82:	b910      	cbnz	r0, 802aa8a <gInfoMemRead+0x12>
    {
      break;
    }
#endif
    if ((data != NULL) && (ginfo_mem_handle_.size > 0))
 802aa84:	b1b4      	cbz	r4, 802aab4 <gInfoMemRead+0x3c>
 802aa86:	686b      	ldr	r3, [r5, #4]
 802aa88:	b9c3      	cbnz	r3, 802aabc <gInfoMemRead+0x44>
  bool answer = false;
 802aa8a:	2400      	movs	r4, #0
 802aa8c:	e012      	b.n	802aab4 <gInfoMemRead+0x3c>
    {
      for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
      {
        *data = (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i));
 802aa8e:	898b      	ldrh	r3, [r1, #12]
 802aa90:	1e5a      	subs	r2, r3, #1
 802aa92:	b292      	uxth	r2, r2
 802aa94:	42b2      	cmp	r2, r6
 802aa96:	bf8f      	iteee	hi
 802aa98:	463b      	movhi	r3, r7
 802aa9a:	ea0c 2383 	andls.w	r3, ip, r3, lsl #10
 802aa9e:	f103 63ff 	addls.w	r3, r3, #133693440	@ 0x7f80000
 802aaa2:	f503 23fc 	addls.w	r3, r3, #516096	@ 0x7e000
 802aaa6:	5cc3      	ldrb	r3, [r0, r3]
 802aaa8:	5423      	strb	r3, [r4, r0]
      for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802aaaa:	3001      	adds	r0, #1
 802aaac:	686b      	ldr	r3, [r5, #4]
 802aaae:	4283      	cmp	r3, r0
 802aab0:	d8ed      	bhi.n	802aa8e <gInfoMemRead+0x16>
        data++;
      }
      answer = true;
 802aab2:	2401      	movs	r4, #1

  }
  while (0);

#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
 802aab4:	f7f9 fbac 	bl	8024210 <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802aab8:	4620      	mov	r0, r4
 802aaba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        *data = (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i));
 802aabc:	f64f 76fd 	movw	r6, #65533	@ 0xfffd
 802aac0:	4903      	ldr	r1, [pc, #12]	@ (802aad0 <gInfoMemRead+0x58>)
 802aac2:	4f04      	ldr	r7, [pc, #16]	@ (802aad4 <gInfoMemRead+0x5c>)
 802aac4:	f8df c010 	ldr.w	ip, [pc, #16]	@ 802aad8 <gInfoMemRead+0x60>
 802aac8:	e7f0      	b.n	802aaac <gInfoMemRead+0x34>
 802aaca:	bf00      	nop
 802aacc:	200424d4 	.word	0x200424d4
 802aad0:	08fff800 	.word	0x08fff800
 802aad4:	081fe000 	.word	0x081fe000
 802aad8:	ffffc000 	.word	0xffffc000

0802aadc <gInfoReadHw>:
{
 802aadc:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802aade:	4605      	mov	r5, r0
 802aae0:	b910      	cbnz	r0, 802aae8 <gInfoReadHw+0xc>
  bool answer = false;
 802aae2:	2400      	movs	r4, #0
}
 802aae4:	4620      	mov	r0, r4
 802aae6:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802aae8:	f7ff ffc6 	bl	802aa78 <gInfoMemRead>
 802aaec:	4604      	mov	r4, r0
 802aaee:	2800      	cmp	r0, #0
 802aaf0:	d0f7      	beq.n	802aae2 <gInfoReadHw+0x6>
    strcpy(str, ginfo_storage_.hw);
 802aaf2:	4628      	mov	r0, r5
 802aaf4:	4901      	ldr	r1, [pc, #4]	@ (802aafc <gInfoReadHw+0x20>)
 802aaf6:	f000 fdc0 	bl	802b67a <strcpy>
    answer = true;
 802aafa:	e7f3      	b.n	802aae4 <gInfoReadHw+0x8>
 802aafc:	200424e0 	.word	0x200424e0

0802ab00 <gInfoReadSn>:
{
 802ab00:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802ab02:	4605      	mov	r5, r0
 802ab04:	b910      	cbnz	r0, 802ab0c <gInfoReadSn+0xc>
  bool answer = false;
 802ab06:	2400      	movs	r4, #0
}
 802ab08:	4620      	mov	r0, r4
 802ab0a:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802ab0c:	f7ff ffb4 	bl	802aa78 <gInfoMemRead>
 802ab10:	4604      	mov	r4, r0
 802ab12:	2800      	cmp	r0, #0
 802ab14:	d0f7      	beq.n	802ab06 <gInfoReadSn+0x6>
    strcpy(str, ginfo_storage_.sn);
 802ab16:	4628      	mov	r0, r5
 802ab18:	4901      	ldr	r1, [pc, #4]	@ (802ab20 <gInfoReadSn+0x20>)
 802ab1a:	f000 fdae 	bl	802b67a <strcpy>
    answer = true;
 802ab1e:	e7f3      	b.n	802ab08 <gInfoReadSn+0x8>
 802ab20:	20042500 	.word	0x20042500

0802ab24 <gInfoReadIv>:
{
 802ab24:	b510      	push	{r4, lr}
    if (iv == NULL)
 802ab26:	4604      	mov	r4, r0
 802ab28:	b908      	cbnz	r0, 802ab2e <gInfoReadIv+0xa>
  bool answer = false;
 802ab2a:	2000      	movs	r0, #0
}
 802ab2c:	bd10      	pop	{r4, pc}
    if (gInfoMemRead() == false)
 802ab2e:	f7ff ffa3 	bl	802aa78 <gInfoMemRead>
 802ab32:	2800      	cmp	r0, #0
 802ab34:	d0f9      	beq.n	802ab2a <gInfoReadIv+0x6>
    memcpy(iv, ginfo_storage_.iv, sizeof(ginfo_storage_.iv));
 802ab36:	4b05      	ldr	r3, [pc, #20]	@ (802ab4c <gInfoReadIv+0x28>)
 802ab38:	f103 0210 	add.w	r2, r3, #16
 802ab3c:	f853 1b04 	ldr.w	r1, [r3], #4
 802ab40:	4293      	cmp	r3, r2
 802ab42:	f844 1b04 	str.w	r1, [r4], #4
 802ab46:	d1f9      	bne.n	802ab3c <gInfoReadIv+0x18>
 802ab48:	e7f0      	b.n	802ab2c <gInfoReadIv+0x8>
 802ab4a:	bf00      	nop
 802ab4c:	20042520 	.word	0x20042520

0802ab50 <gInfoMemWrite>:
 *         for writing. It writes data from the buffer pointed to by `ginfo_mem_handle_.data_pointer`
 *         in quadword (16 bytes) increments. After writing, it verifies that the written data
 *         matches the data in the buffer.
 */
bool gInfoMemWrite(void)
{
 802ab50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  bool answer = true;
  uint8_t *data = ginfo_mem_handle_.data_pointer;
 802ab54:	4e2c      	ldr	r6, [pc, #176]	@ (802ac08 <gInfoMemWrite+0xb8>)
 802ab56:	6837      	ldr	r7, [r6, #0]
  do
  {
    if (data == NULL)
 802ab58:	b93f      	cbnz	r7, 802ab6a <gInfoMemWrite+0x1a>
    {
      answer = false;
 802ab5a:	2500      	movs	r5, #0
      data++;
    }

  } while (0);

  HAL_FLASH_Lock();
 802ab5c:	f7f8 fcfe 	bl	802355c <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
 802ab60:	f7f9 fb56 	bl	8024210 <HAL_ICACHE_Enable>
#endif
  return answer;
}
 802ab64:	4628      	mov	r0, r5
 802ab66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (gInfoMemFormat() == false)
 802ab6a:	f7ff ff53 	bl	802aa14 <gInfoMemFormat>
 802ab6e:	4605      	mov	r5, r0
 802ab70:	2800      	cmp	r0, #0
 802ab72:	d0f2      	beq.n	802ab5a <gInfoMemWrite+0xa>
    if (HAL_FLASH_Unlock() != HAL_OK)
 802ab74:	f7f8 fce0 	bl	8023538 <HAL_FLASH_Unlock>
 802ab78:	2800      	cmp	r0, #0
 802ab7a:	d1ef      	bne.n	802ab5c <gInfoMemWrite+0xc>
    if (HAL_ICACHE_Disable() != HAL_OK)
 802ab7c:	f7f9 fb52 	bl	8024224 <HAL_ICACHE_Disable>
 802ab80:	4604      	mov	r4, r0
 802ab82:	2800      	cmp	r0, #0
 802ab84:	d1ea      	bne.n	802ab5c <gInfoMemWrite+0xc>
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, GINFO_MEM_ADDRESS + i, (uint32_t)data) != HAL_OK)
 802ab86:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 802ac0c <gInfoMemWrite+0xbc>
 802ab8a:	f8df 9084 	ldr.w	r9, [pc, #132]	@ 802ac10 <gInfoMemWrite+0xc0>
 802ab8e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 802ac14 <gInfoMemWrite+0xc4>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i += 16)
 802ab92:	6873      	ldr	r3, [r6, #4]
 802ab94:	42a3      	cmp	r3, r4
 802ab96:	d81e      	bhi.n	802abd6 <gInfoMemWrite+0x86>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802ab98:	2200      	movs	r2, #0
 802ab9a:	e9d6 4000 	ldrd	r4, r0, [r6]
      if (*data != (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i)))
 802ab9e:	f64f 77fd 	movw	r7, #65533	@ 0xfffd
 802aba2:	4e1a      	ldr	r6, [pc, #104]	@ (802ac0c <gInfoMemWrite+0xbc>)
 802aba4:	f8df c068 	ldr.w	ip, [pc, #104]	@ 802ac10 <gInfoMemWrite+0xc0>
 802aba8:	f8df e068 	ldr.w	lr, [pc, #104]	@ 802ac14 <gInfoMemWrite+0xc4>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802abac:	4290      	cmp	r0, r2
 802abae:	d0d5      	beq.n	802ab5c <gInfoMemWrite+0xc>
      if (*data != (*(__IO uint8_t*) (GINFO_MEM_ADDRESS + i)))
 802abb0:	89b3      	ldrh	r3, [r6, #12]
 802abb2:	f814 8002 	ldrb.w	r8, [r4, r2]
 802abb6:	1e59      	subs	r1, r3, #1
 802abb8:	b289      	uxth	r1, r1
 802abba:	42b9      	cmp	r1, r7
 802abbc:	bf8f      	iteee	hi
 802abbe:	4663      	movhi	r3, ip
 802abc0:	ea0e 2383 	andls.w	r3, lr, r3, lsl #10
 802abc4:	f103 63ff 	addls.w	r3, r3, #133693440	@ 0x7f80000
 802abc8:	f503 23fc 	addls.w	r3, r3, #516096	@ 0x7e000
 802abcc:	5cd3      	ldrb	r3, [r2, r3]
 802abce:	4598      	cmp	r8, r3
 802abd0:	d1c3      	bne.n	802ab5a <gInfoMemWrite+0xa>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i++)
 802abd2:	3201      	adds	r2, #1
 802abd4:	e7ea      	b.n	802abac <gInfoMemWrite+0x5c>
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, GINFO_MEM_ADDRESS + i, (uint32_t)data) != HAL_OK)
 802abd6:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 802abda:	f8b8 100c 	ldrh.w	r1, [r8, #12]
 802abde:	2002      	movs	r0, #2
 802abe0:	1e4b      	subs	r3, r1, #1
 802abe2:	b29b      	uxth	r3, r3
 802abe4:	4293      	cmp	r3, r2
 802abe6:	bf8f      	iteee	hi
 802abe8:	4649      	movhi	r1, r9
 802abea:	ea0a 2181 	andls.w	r1, sl, r1, lsl #10
 802abee:	f101 61ff 	addls.w	r1, r1, #133693440	@ 0x7f80000
 802abf2:	f501 21fc 	addls.w	r1, r1, #516096	@ 0x7e000
 802abf6:	193a      	adds	r2, r7, r4
 802abf8:	4421      	add	r1, r4
 802abfa:	f7f8 fce7 	bl	80235cc <HAL_FLASH_Program>
 802abfe:	b908      	cbnz	r0, 802ac04 <gInfoMemWrite+0xb4>
    for (uint32_t i = 0; i < ginfo_mem_handle_.size; i += 16)
 802ac00:	3410      	adds	r4, #16
 802ac02:	e7c6      	b.n	802ab92 <gInfoMemWrite+0x42>
        answer = false;
 802ac04:	2500      	movs	r5, #0
 802ac06:	e7c7      	b.n	802ab98 <gInfoMemWrite+0x48>
 802ac08:	200424d4 	.word	0x200424d4
 802ac0c:	08fff800 	.word	0x08fff800
 802ac10:	081fe000 	.word	0x081fe000
 802ac14:	ffffc000 	.word	0xffffc000

0802ac18 <gInfoSave>:
    if (gInfoMemWrite() == false)
 802ac18:	f7ff bf9a 	b.w	802ab50 <gInfoMemWrite>

0802ac1c <gInfoInit>:
    ginfo_mem_handle_.size = size;
 802ac1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
{
 802ac20:	b510      	push	{r4, lr}
    ginfo_mem_handle_.size = size;
 802ac22:	4b24      	ldr	r3, [pc, #144]	@ (802acb4 <gInfoInit+0x98>)
    ginfo_mem_handle_.data_pointer = (uint8_t*)ptr;
 802ac24:	4c24      	ldr	r4, [pc, #144]	@ (802acb8 <gInfoInit+0x9c>)
    ginfo_mem_handle_.size = size;
 802ac26:	605a      	str	r2, [r3, #4]
    ginfo_mem_handle_.data_pointer = (uint8_t*)ptr;
 802ac28:	601c      	str	r4, [r3, #0]
  if (gInfoMemRead() == false)
 802ac2a:	f7ff ff25 	bl	802aa78 <gInfoMemRead>
 802ac2e:	b908      	cbnz	r0, 802ac34 <gInfoInit+0x18>
    gCoreHalt();
 802ac30:	f7ff fe54 	bl	802a8dc <gCoreHalt>
  if (ginfo_storage_.check != GINFO_CHECK_WORD)
 802ac34:	6822      	ldr	r2, [r4, #0]
 802ac36:	4b21      	ldr	r3, [pc, #132]	@ (802acbc <gInfoInit+0xa0>)
 802ac38:	429a      	cmp	r2, r3
 802ac3a:	d028      	beq.n	802ac8e <gInfoInit+0x72>
    memset(&ginfo_storage_, 0, sizeof(GInfoStorageStruct));
 802ac3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 802ac40:	2100      	movs	r1, #0
 802ac42:	481d      	ldr	r0, [pc, #116]	@ (802acb8 <gInfoInit+0x9c>)
 802ac44:	f000 fc7a 	bl	802b53c <memset>
    memcpy(&ginfo_storage_.config, &ginfo_config_initialize_, GINFO_CONFIG_SIZE);
 802ac48:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 802ac4c:	491c      	ldr	r1, [pc, #112]	@ (802acc0 <gInfoInit+0xa4>)
 802ac4e:	481d      	ldr	r0, [pc, #116]	@ (802acc4 <gInfoInit+0xa8>)
 802ac50:	f000 fd1e 	bl	802b690 <memcpy>
    ginfo_storage_.check = GINFO_CHECK_WORD;
 802ac54:	f06f 032e 	mvn.w	r3, #46	@ 0x2e
 802ac58:	7023      	strb	r3, [r4, #0]
 802ac5a:	231d      	movs	r3, #29
 802ac5c:	7063      	strb	r3, [r4, #1]
 802ac5e:	f06f 037c 	mvn.w	r3, #124	@ 0x7c
 802ac62:	70a3      	strb	r3, [r4, #2]
 802ac64:	2348      	movs	r3, #72	@ 0x48
    strcpy(ginfo_storage_.hw, GINFO_HW_DEFAULT);
 802ac66:	4918      	ldr	r1, [pc, #96]	@ (802acc8 <gInfoInit+0xac>)
 802ac68:	4818      	ldr	r0, [pc, #96]	@ (802accc <gInfoInit+0xb0>)
    ginfo_storage_.check = GINFO_CHECK_WORD;
 802ac6a:	70e3      	strb	r3, [r4, #3]
    strcpy(ginfo_storage_.hw, GINFO_HW_DEFAULT);
 802ac6c:	f000 fd05 	bl	802b67a <strcpy>
    strcpy(ginfo_storage_.sn, GINFO_SN_DEFAULT);
 802ac70:	4915      	ldr	r1, [pc, #84]	@ (802acc8 <gInfoInit+0xac>)
 802ac72:	4817      	ldr	r0, [pc, #92]	@ (802acd0 <gInfoInit+0xb4>)
 802ac74:	f000 fd01 	bl	802b67a <strcpy>
    ginfo_storage_.temp_threshold = GTEMP_ALARM_DESI_DEFAULT;
 802ac78:	2358      	movs	r3, #88	@ 0x58
 802ac7a:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
 802ac7e:	2302      	movs	r3, #2
 802ac80:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
    if (gInfoMemWrite() == false)
 802ac84:	f7ff ff64 	bl	802ab50 <gInfoMemWrite>
    if (gInfoSave() == false)
 802ac88:	b908      	cbnz	r0, 802ac8e <gInfoInit+0x72>
      gCoreHalt();
 802ac8a:	f7ff fe27 	bl	802a8dc <gCoreHalt>
  if (ginfo_storage_.config.check_do_not_change_in_code != GINFO_CONFIG_CHECK_WORD)
 802ac8e:	f8d4 2200 	ldr.w	r2, [r4, #512]	@ 0x200
 802ac92:	4b10      	ldr	r3, [pc, #64]	@ (802acd4 <gInfoInit+0xb8>)
 802ac94:	429a      	cmp	r2, r3
 802ac96:	d00c      	beq.n	802acb2 <gInfoInit+0x96>
    memcpy(&ginfo_storage_.config, &ginfo_config_initialize_, GINFO_CONFIG_SIZE);
 802ac98:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 802ac9c:	4908      	ldr	r1, [pc, #32]	@ (802acc0 <gInfoInit+0xa4>)
 802ac9e:	4809      	ldr	r0, [pc, #36]	@ (802acc4 <gInfoInit+0xa8>)
 802aca0:	f000 fcf6 	bl	802b690 <memcpy>
    if (gInfoMemWrite() == false)
 802aca4:	f7ff ff54 	bl	802ab50 <gInfoMemWrite>
    if (gInfoSave() == false)
 802aca8:	b918      	cbnz	r0, 802acb2 <gInfoInit+0x96>
}
 802acaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      gCoreHalt();
 802acae:	f7ff be15 	b.w	802a8dc <gCoreHalt>
}
 802acb2:	bd10      	pop	{r4, pc}
 802acb4:	200424d4 	.word	0x200424d4
 802acb8:	200424dc 	.word	0x200424dc
 802acbc:	48831dd1 	.word	0x48831dd1
 802acc0:	0802c486 	.word	0x0802c486
 802acc4:	200426dc 	.word	0x200426dc
 802acc8:	0802c423 	.word	0x0802c423
 802accc:	200424e0 	.word	0x200424e0
 802acd0:	20042500 	.word	0x20042500
 802acd4:	0981cda5 	.word	0x0981cda5

0802acd8 <gInfoWriteHw>:
{
 802acd8:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802acda:	4605      	mov	r5, r0
 802acdc:	b910      	cbnz	r0, 802ace4 <gInfoWriteHw+0xc>
  bool answer = false;
 802acde:	2400      	movs	r4, #0
}
 802ace0:	4620      	mov	r0, r4
 802ace2:	bd38      	pop	{r3, r4, r5, pc}
    if (strlen(str) > sizeof(ginfo_storage_.hw) - 1)
 802ace4:	f7f6 f943 	bl	8020f6e <strlen>
 802ace8:	281f      	cmp	r0, #31
 802acea:	d8f8      	bhi.n	802acde <gInfoWriteHw+0x6>
    if (gInfoMemRead() == false)
 802acec:	f7ff fec4 	bl	802aa78 <gInfoMemRead>
 802acf0:	4604      	mov	r4, r0
 802acf2:	2800      	cmp	r0, #0
 802acf4:	d0f3      	beq.n	802acde <gInfoWriteHw+0x6>
    if (memcmp(ginfo_storage_.hw, str, sizeof(ginfo_storage_.hw)) != 0)
 802acf6:	2220      	movs	r2, #32
 802acf8:	4629      	mov	r1, r5
 802acfa:	4809      	ldr	r0, [pc, #36]	@ (802ad20 <gInfoWriteHw+0x48>)
 802acfc:	f000 fc0e 	bl	802b51c <memcmp>
 802ad00:	2800      	cmp	r0, #0
 802ad02:	d0ed      	beq.n	802ace0 <gInfoWriteHw+0x8>
    	memset(ginfo_storage_.hw, 0, sizeof(ginfo_storage_.hw));
 802ad04:	2220      	movs	r2, #32
 802ad06:	2100      	movs	r1, #0
 802ad08:	4805      	ldr	r0, [pc, #20]	@ (802ad20 <gInfoWriteHw+0x48>)
 802ad0a:	f000 fc17 	bl	802b53c <memset>
    	strncpy(ginfo_storage_.hw, str, sizeof(ginfo_storage_.hw) - 1);
 802ad0e:	4629      	mov	r1, r5
 802ad10:	221f      	movs	r2, #31
 802ad12:	4803      	ldr	r0, [pc, #12]	@ (802ad20 <gInfoWriteHw+0x48>)
 802ad14:	f000 fc1a 	bl	802b54c <strncpy>
}
 802ad18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    	if (gInfoMemWrite() == false)
 802ad1c:	f7ff bf18 	b.w	802ab50 <gInfoMemWrite>
 802ad20:	200424e0 	.word	0x200424e0

0802ad24 <gInfoWriteSn>:
{
 802ad24:	b538      	push	{r3, r4, r5, lr}
    if (str == NULL)
 802ad26:	4605      	mov	r5, r0
 802ad28:	b910      	cbnz	r0, 802ad30 <gInfoWriteSn+0xc>
  bool answer = false;
 802ad2a:	2400      	movs	r4, #0
}
 802ad2c:	4620      	mov	r0, r4
 802ad2e:	bd38      	pop	{r3, r4, r5, pc}
    if (strlen(str) > sizeof(ginfo_storage_.sn) - 1)
 802ad30:	f7f6 f91d 	bl	8020f6e <strlen>
 802ad34:	281f      	cmp	r0, #31
 802ad36:	d8f8      	bhi.n	802ad2a <gInfoWriteSn+0x6>
    if (gInfoMemRead() == false)
 802ad38:	f7ff fe9e 	bl	802aa78 <gInfoMemRead>
 802ad3c:	4604      	mov	r4, r0
 802ad3e:	2800      	cmp	r0, #0
 802ad40:	d0f3      	beq.n	802ad2a <gInfoWriteSn+0x6>
    if (memcmp(ginfo_storage_.sn, str, sizeof(ginfo_storage_.sn)) != 0)
 802ad42:	2220      	movs	r2, #32
 802ad44:	4629      	mov	r1, r5
 802ad46:	4809      	ldr	r0, [pc, #36]	@ (802ad6c <gInfoWriteSn+0x48>)
 802ad48:	f000 fbe8 	bl	802b51c <memcmp>
 802ad4c:	2800      	cmp	r0, #0
 802ad4e:	d0ed      	beq.n	802ad2c <gInfoWriteSn+0x8>
    	memset(ginfo_storage_.sn, 0, sizeof(ginfo_storage_.sn));
 802ad50:	2220      	movs	r2, #32
 802ad52:	2100      	movs	r1, #0
 802ad54:	4805      	ldr	r0, [pc, #20]	@ (802ad6c <gInfoWriteSn+0x48>)
 802ad56:	f000 fbf1 	bl	802b53c <memset>
    	strncpy(ginfo_storage_.sn, str, sizeof(ginfo_storage_.sn) - 1);
 802ad5a:	4629      	mov	r1, r5
 802ad5c:	221f      	movs	r2, #31
 802ad5e:	4803      	ldr	r0, [pc, #12]	@ (802ad6c <gInfoWriteSn+0x48>)
 802ad60:	f000 fbf4 	bl	802b54c <strncpy>
}
 802ad64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    	if (gInfoMemWrite() == false)
 802ad68:	f7ff bef2 	b.w	802ab50 <gInfoMemWrite>
 802ad6c:	20042500 	.word	0x20042500

0802ad70 <gInfoWriteIv>:
{
 802ad70:	b538      	push	{r3, r4, r5, lr}
    if (iv == NULL)
 802ad72:	4604      	mov	r4, r0
 802ad74:	b910      	cbnz	r0, 802ad7c <gInfoWriteIv+0xc>
  bool answer = false;
 802ad76:	2500      	movs	r5, #0
}
 802ad78:	4628      	mov	r0, r5
 802ad7a:	bd38      	pop	{r3, r4, r5, pc}
    if (gInfoMemRead() == false)
 802ad7c:	f7ff fe7c 	bl	802aa78 <gInfoMemRead>
 802ad80:	4605      	mov	r5, r0
 802ad82:	2800      	cmp	r0, #0
 802ad84:	d0f7      	beq.n	802ad76 <gInfoWriteIv+0x6>
    if (memcmp(ginfo_storage_.iv, iv, sizeof(ginfo_storage_.iv)) != 0)
 802ad86:	2210      	movs	r2, #16
 802ad88:	4621      	mov	r1, r4
 802ad8a:	480c      	ldr	r0, [pc, #48]	@ (802adbc <gInfoWriteIv+0x4c>)
 802ad8c:	f000 fbc6 	bl	802b51c <memcmp>
 802ad90:	2800      	cmp	r0, #0
 802ad92:	d0f1      	beq.n	802ad78 <gInfoWriteIv+0x8>
      memset(ginfo_storage_.iv, 0, sizeof(ginfo_storage_.iv));
 802ad94:	2210      	movs	r2, #16
 802ad96:	2100      	movs	r1, #0
 802ad98:	4808      	ldr	r0, [pc, #32]	@ (802adbc <gInfoWriteIv+0x4c>)
 802ad9a:	f000 fbcf 	bl	802b53c <memset>
      memcpy(ginfo_storage_.iv, iv, sizeof(ginfo_storage_.iv));
 802ad9e:	4620      	mov	r0, r4
 802ada0:	4b06      	ldr	r3, [pc, #24]	@ (802adbc <gInfoWriteIv+0x4c>)
 802ada2:	f104 0210 	add.w	r2, r4, #16
 802ada6:	f850 1b04 	ldr.w	r1, [r0], #4
 802adaa:	4290      	cmp	r0, r2
 802adac:	f843 1b04 	str.w	r1, [r3], #4
 802adb0:	d1f9      	bne.n	802ada6 <gInfoWriteIv+0x36>
}
 802adb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      if (gInfoMemWrite() == false)
 802adb6:	f7ff becb 	b.w	802ab50 <gInfoMemWrite>
 802adba:	bf00      	nop
 802adbc:	20042520 	.word	0x20042520

0802adc0 <gTempGetDesiCelsius>:
 *         The temperature value is multiplied by 10 for precision.
 */
int16_t gTempGetDesiCelsius(void)
{
  return gtemp_.temp;
}
 802adc0:	4b01      	ldr	r3, [pc, #4]	@ (802adc8 <gTempGetDesiCelsius+0x8>)
 802adc2:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 802adc6:	4770      	bx	lr
 802adc8:	200444dc 	.word	0x200444dc

0802adcc <gTempSetAlarmDesiCelsius>:
 * @note   This function updates the alarm temperature threshold for the temperature monitoring.
 *         The temperature value is expected to be in deci-Celsius.
 */
void gTempSetAlarmDesiCelsius(int16_t temp)
{
  gtemp_.alarm_val = temp;
 802adcc:	4b01      	ldr	r3, [pc, #4]	@ (802add4 <gTempSetAlarmDesiCelsius+0x8>)
 802adce:	8018      	strh	r0, [r3, #0]
}
 802add0:	4770      	bx	lr
 802add2:	bf00      	nop
 802add4:	200444dc 	.word	0x200444dc

0802add8 <gTempGetAlarmDesiCelsius>:
 *         monitoring system. The returned value is in deci-Celsius.
 */
int16_t gTempGetAlarmDesiCelsius(void)
{
  return gtemp_.alarm_val;
}
 802add8:	4b01      	ldr	r3, [pc, #4]	@ (802ade0 <gTempGetAlarmDesiCelsius+0x8>)
 802adda:	f9b3 0000 	ldrsh.w	r0, [r3]
 802adde:	4770      	bx	lr
 802ade0:	200444dc 	.word	0x200444dc

0802ade4 <gTempAlarmCallback>:
 * @note   This function Calls when current temperature reach to the alarm values.
 */
__weak void gTempAlarmCallback(void)
{

}
 802ade4:	4770      	bx	lr
	...

0802ade8 <gTempGet>:
 * @param  None
 * @return Current temperature in deci-Celsius
 * @note   This function returns the current temperature
 */
int16_t gTempGet(void)
{
 802ade8:	b510      	push	{r4, lr}
  int16_t answer = GTEMP_ERROR_VAL;
  do
  {
    if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802adea:	217f      	movs	r1, #127	@ 0x7f
 802adec:	4811      	ldr	r0, [pc, #68]	@ (802ae34 <gTempGet+0x4c>)
 802adee:	f7f7 fd81 	bl	80228f4 <HAL_ADCEx_Calibration_Start>
 802adf2:	b128      	cbz	r0, 802ae00 <gTempGet+0x18>
  int16_t answer = GTEMP_ERROR_VAL;
 802adf4:	4c10      	ldr	r4, [pc, #64]	@ (802ae38 <gTempGet+0x50>)
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
        ADC_RESOLUTION_12B) - GTEMP_V0) / (GTEMP_COEF / 10));
  }
  while (0);

  HAL_ADC_Stop(&GTEMP_ADC);
 802adf6:	480f      	ldr	r0, [pc, #60]	@ (802ae34 <gTempGet+0x4c>)
 802adf8:	f7f7 fd5d 	bl	80228b6 <HAL_ADC_Stop>
  return answer;
}
 802adfc:	4620      	mov	r0, r4
 802adfe:	bd10      	pop	{r4, pc}
    if (HAL_ADC_Start(&GTEMP_ADC) != HAL_OK)
 802ae00:	480c      	ldr	r0, [pc, #48]	@ (802ae34 <gTempGet+0x4c>)
 802ae02:	f7f7 fcb3 	bl	802276c <HAL_ADC_Start>
 802ae06:	2800      	cmp	r0, #0
 802ae08:	d1f4      	bne.n	802adf4 <gTempGet+0xc>
    if (HAL_ADC_PollForConversion(&GTEMP_ADC, 10) != HAL_OK)
 802ae0a:	210a      	movs	r1, #10
 802ae0c:	4809      	ldr	r0, [pc, #36]	@ (802ae34 <gTempGet+0x4c>)
 802ae0e:	f7f7 f995 	bl	802213c <HAL_ADC_PollForConversion>
 802ae12:	2800      	cmp	r0, #0
 802ae14:	d1ee      	bne.n	802adf4 <gTempGet+0xc>
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
 802ae16:	4807      	ldr	r0, [pc, #28]	@ (802ae34 <gTempGet+0x4c>)
 802ae18:	f7f7 fa02 	bl	8022220 <HAL_ADC_GetValue>
 802ae1c:	f640 43e4 	movw	r3, #3300	@ 0xce4
 802ae20:	fb03 f400 	mul.w	r4, r3, r0
 802ae24:	f640 73ff 	movw	r3, #4095	@ 0xfff
 802ae28:	fbb4 f4f3 	udiv	r4, r4, r3
        ADC_RESOLUTION_12B) - GTEMP_V0) / (GTEMP_COEF / 10));
 802ae2c:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
    answer = (((int32_t) __HAL_ADC_CALC_DATA_TO_VOLTAGE(GTEMP_VREF_MV, HAL_ADC_GetValue(&GTEMP_ADC),
 802ae30:	b224      	sxth	r4, r4
 802ae32:	e7e0      	b.n	802adf6 <gTempGet+0xe>
 802ae34:	200000a8 	.word	0x200000a8
 802ae38:	fffffc18 	.word	0xfffffc18

0802ae3c <gTempInit>:
{
 802ae3c:	b538      	push	{r3, r4, r5, lr}
  if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802ae3e:	217f      	movs	r1, #127	@ 0x7f
{
 802ae40:	ed2d 8b02 	vpush	{d8}
  if (HAL_ADCEx_Calibration_Start(&GTEMP_ADC, ADC_SINGLE_ENDED) != HAL_OK)
 802ae44:	481b      	ldr	r0, [pc, #108]	@ (802aeb4 <gTempInit+0x78>)
 802ae46:	f7f7 fd55 	bl	80228f4 <HAL_ADCEx_Calibration_Start>
 802ae4a:	b108      	cbz	r0, 802ae50 <gTempInit+0x14>
    gCoreHalt();
 802ae4c:	f7ff fd46 	bl	802a8dc <gCoreHalt>
  memset(&gtemp_, 0, sizeof(GTempHandle));
 802ae50:	2200      	movs	r2, #0
 802ae52:	4b19      	ldr	r3, [pc, #100]	@ (802aeb8 <gTempInit+0x7c>)
  gtemp_.alarm_val = ginfo_storage_.temp_threshold;
 802ae54:	4919      	ldr	r1, [pc, #100]	@ (802aebc <gTempInit+0x80>)
  memset(&gtemp_, 0, sizeof(GTempHandle));
 802ae56:	e9c3 2200 	strd	r2, r2, [r3]
  gtemp_.alarm_val = ginfo_storage_.temp_threshold;
 802ae5a:	f891 2054 	ldrb.w	r2, [r1, #84]	@ 0x54
 802ae5e:	f891 1055 	ldrb.w	r1, [r1, #85]	@ 0x55
 802ae62:	1f1d      	subs	r5, r3, #4
 802ae64:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 802ae68:	f823 2c04 	strh.w	r2, [r3, #-4]
  gtemp_.temp = 250;
 802ae6c:	23fa      	movs	r3, #250	@ 0xfa
 802ae6e:	2464      	movs	r4, #100	@ 0x64
      gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ae70:	ed9f 8a13 	vldr	s16, [pc, #76]	@ 802aec0 <gTempInit+0x84>
 802ae74:	eddf 8a13 	vldr	s17, [pc, #76]	@ 802aec4 <gTempInit+0x88>
  gtemp_.temp = 250;
 802ae78:	806b      	strh	r3, [r5, #2]
    int16_t temp = gTempGet();
 802ae7a:	f7ff ffb5 	bl	802ade8 <gTempGet>
    if (temp != GTEMP_ERROR_VAL)
 802ae7e:	f510 7f7a 	cmn.w	r0, #1000	@ 0x3e8
 802ae82:	d012      	beq.n	802aeaa <gTempInit+0x6e>
      gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802ae84:	ee07 0a90 	vmov	s15, r0
 802ae88:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 802ae8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802ae90:	ee07 3a90 	vmov	s15, r3
 802ae94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802ae98:	ee67 7a88 	vmul.f32	s15, s15, s16
 802ae9c:	eee7 7a28 	vfma.f32	s15, s14, s17
 802aea0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802aea4:	ee17 3a90 	vmov	r3, s15
 802aea8:	806b      	strh	r3, [r5, #2]
  for (int i = 0; i < 100; i++)
 802aeaa:	3c01      	subs	r4, #1
 802aeac:	d1e5      	bne.n	802ae7a <gTempInit+0x3e>
}
 802aeae:	ecbd 8b02 	vpop	{d8}
 802aeb2:	bd38      	pop	{r3, r4, r5, pc}
 802aeb4:	200000a8 	.word	0x200000a8
 802aeb8:	200444e0 	.word	0x200444e0
 802aebc:	200424dc 	.word	0x200424dc
 802aec0:	3f4ccccd 	.word	0x3f4ccccd
 802aec4:	3e4ccccd 	.word	0x3e4ccccd

0802aec8 <gTempLoop>:
{
 802aec8:	b510      	push	{r4, lr}
  if (HAL_GetTick() - gtemp_.time >= GTEMP_CHECK_INTERVAL_MS)
 802aeca:	f7f7 f82b 	bl	8021f24 <HAL_GetTick>
 802aece:	4c1b      	ldr	r4, [pc, #108]	@ (802af3c <gTempLoop+0x74>)
 802aed0:	6863      	ldr	r3, [r4, #4]
 802aed2:	1ac0      	subs	r0, r0, r3
 802aed4:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 802aed8:	d329      	bcc.n	802af2e <gTempLoop+0x66>
    gtemp_.time = HAL_GetTick();
 802aeda:	f7f7 f823 	bl	8021f24 <HAL_GetTick>
 802aede:	6060      	str	r0, [r4, #4]
    temp = gTempGet();
 802aee0:	f7ff ff82 	bl	802ade8 <gTempGet>
    if (temp != GTEMP_ERROR_VAL)
 802aee4:	f510 7f7a 	cmn.w	r0, #1000	@ 0x3e8
 802aee8:	d021      	beq.n	802af2e <gTempLoop+0x66>
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802aeea:	ee07 0a90 	vmov	s15, r0
 802aeee:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 802aef2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802aef6:	ee07 3a90 	vmov	s15, r3
 802aefa:	eddf 6a11 	vldr	s13, [pc, #68]	@ 802af40 <gTempLoop+0x78>
 802aefe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 802af02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 802af06:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 802af44 <gTempLoop+0x7c>
 802af0a:	eee7 7a26 	vfma.f32	s15, s14, s13
 802af0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802af12:	ee17 3a90 	vmov	r3, s15
      if (gtemp_.state == GTEMP_STATE_NORMAL)
 802af16:	7a21      	ldrb	r1, [r4, #8]
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802af18:	b21b      	sxth	r3, r3
        if (gtemp_.temp > gtemp_.alarm_val)
 802af1a:	f9b4 2000 	ldrsh.w	r2, [r4]
    	gtemp_.temp = (int16_t)((GTEMP_FILTER_COEF * temp) + ((1.0f - GTEMP_FILTER_COEF) * gtemp_.temp));
 802af1e:	8063      	strh	r3, [r4, #2]
      if (gtemp_.state == GTEMP_STATE_NORMAL)
 802af20:	b931      	cbnz	r1, 802af30 <gTempLoop+0x68>
        if (gtemp_.temp > gtemp_.alarm_val)
 802af22:	4293      	cmp	r3, r2
 802af24:	dd03      	ble.n	802af2e <gTempLoop+0x66>
          gtemp_.state = GTEMP_STATE_ALARM;
 802af26:	2301      	movs	r3, #1
 802af28:	7223      	strb	r3, [r4, #8]
          gTempAlarmCallback();
 802af2a:	f7ff ff5b 	bl	802ade4 <gTempAlarmCallback>
}
 802af2e:	bd10      	pop	{r4, pc}
        if (gtemp_.temp < (gtemp_.alarm_val - (GTEMP_HYSTERESIS_C * 10)))
 802af30:	3a32      	subs	r2, #50	@ 0x32
 802af32:	4293      	cmp	r3, r2
          gtemp_.state = GTEMP_STATE_NORMAL;
 802af34:	bfbc      	itt	lt
 802af36:	2300      	movlt	r3, #0
 802af38:	7223      	strblt	r3, [r4, #8]
}
 802af3a:	e7f8      	b.n	802af2e <gTempLoop+0x66>
 802af3c:	200444dc 	.word	0x200444dc
 802af40:	3f4ccccd 	.word	0x3f4ccccd
 802af44:	3e4ccccd 	.word	0x3e4ccccd

0802af48 <malloc>:
 802af48:	4b02      	ldr	r3, [pc, #8]	@ (802af54 <malloc+0xc>)
 802af4a:	4601      	mov	r1, r0
 802af4c:	6818      	ldr	r0, [r3, #0]
 802af4e:	f000 b82d 	b.w	802afac <_malloc_r>
 802af52:	bf00      	nop
 802af54:	20000038 	.word	0x20000038

0802af58 <free>:
 802af58:	4b02      	ldr	r3, [pc, #8]	@ (802af64 <free+0xc>)
 802af5a:	4601      	mov	r1, r0
 802af5c:	6818      	ldr	r0, [r3, #0]
 802af5e:	f000 bba5 	b.w	802b6ac <_free_r>
 802af62:	bf00      	nop
 802af64:	20000038 	.word	0x20000038

0802af68 <sbrk_aligned>:
 802af68:	b570      	push	{r4, r5, r6, lr}
 802af6a:	4e0f      	ldr	r6, [pc, #60]	@ (802afa8 <sbrk_aligned+0x40>)
 802af6c:	460c      	mov	r4, r1
 802af6e:	4605      	mov	r5, r0
 802af70:	6831      	ldr	r1, [r6, #0]
 802af72:	b911      	cbnz	r1, 802af7a <sbrk_aligned+0x12>
 802af74:	f000 fb32 	bl	802b5dc <_sbrk_r>
 802af78:	6030      	str	r0, [r6, #0]
 802af7a:	4621      	mov	r1, r4
 802af7c:	4628      	mov	r0, r5
 802af7e:	f000 fb2d 	bl	802b5dc <_sbrk_r>
 802af82:	1c43      	adds	r3, r0, #1
 802af84:	d103      	bne.n	802af8e <sbrk_aligned+0x26>
 802af86:	f04f 34ff 	mov.w	r4, #4294967295
 802af8a:	4620      	mov	r0, r4
 802af8c:	bd70      	pop	{r4, r5, r6, pc}
 802af8e:	1cc4      	adds	r4, r0, #3
 802af90:	f024 0403 	bic.w	r4, r4, #3
 802af94:	42a0      	cmp	r0, r4
 802af96:	d0f8      	beq.n	802af8a <sbrk_aligned+0x22>
 802af98:	1a21      	subs	r1, r4, r0
 802af9a:	4628      	mov	r0, r5
 802af9c:	f000 fb1e 	bl	802b5dc <_sbrk_r>
 802afa0:	3001      	adds	r0, #1
 802afa2:	d1f2      	bne.n	802af8a <sbrk_aligned+0x22>
 802afa4:	e7ef      	b.n	802af86 <sbrk_aligned+0x1e>
 802afa6:	bf00      	nop
 802afa8:	200444e8 	.word	0x200444e8

0802afac <_malloc_r>:
 802afac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802afb0:	1ccd      	adds	r5, r1, #3
 802afb2:	4606      	mov	r6, r0
 802afb4:	f025 0503 	bic.w	r5, r5, #3
 802afb8:	3508      	adds	r5, #8
 802afba:	2d0c      	cmp	r5, #12
 802afbc:	bf38      	it	cc
 802afbe:	250c      	movcc	r5, #12
 802afc0:	2d00      	cmp	r5, #0
 802afc2:	db01      	blt.n	802afc8 <_malloc_r+0x1c>
 802afc4:	42a9      	cmp	r1, r5
 802afc6:	d904      	bls.n	802afd2 <_malloc_r+0x26>
 802afc8:	230c      	movs	r3, #12
 802afca:	6033      	str	r3, [r6, #0]
 802afcc:	2000      	movs	r0, #0
 802afce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802afd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 802b0a8 <_malloc_r+0xfc>
 802afd6:	f000 f869 	bl	802b0ac <__malloc_lock>
 802afda:	f8d8 3000 	ldr.w	r3, [r8]
 802afde:	461c      	mov	r4, r3
 802afe0:	bb44      	cbnz	r4, 802b034 <_malloc_r+0x88>
 802afe2:	4629      	mov	r1, r5
 802afe4:	4630      	mov	r0, r6
 802afe6:	f7ff ffbf 	bl	802af68 <sbrk_aligned>
 802afea:	1c43      	adds	r3, r0, #1
 802afec:	4604      	mov	r4, r0
 802afee:	d158      	bne.n	802b0a2 <_malloc_r+0xf6>
 802aff0:	f8d8 4000 	ldr.w	r4, [r8]
 802aff4:	4627      	mov	r7, r4
 802aff6:	2f00      	cmp	r7, #0
 802aff8:	d143      	bne.n	802b082 <_malloc_r+0xd6>
 802affa:	2c00      	cmp	r4, #0
 802affc:	d04b      	beq.n	802b096 <_malloc_r+0xea>
 802affe:	6823      	ldr	r3, [r4, #0]
 802b000:	4639      	mov	r1, r7
 802b002:	4630      	mov	r0, r6
 802b004:	eb04 0903 	add.w	r9, r4, r3
 802b008:	f000 fae8 	bl	802b5dc <_sbrk_r>
 802b00c:	4581      	cmp	r9, r0
 802b00e:	d142      	bne.n	802b096 <_malloc_r+0xea>
 802b010:	6821      	ldr	r1, [r4, #0]
 802b012:	4630      	mov	r0, r6
 802b014:	1a6d      	subs	r5, r5, r1
 802b016:	4629      	mov	r1, r5
 802b018:	f7ff ffa6 	bl	802af68 <sbrk_aligned>
 802b01c:	3001      	adds	r0, #1
 802b01e:	d03a      	beq.n	802b096 <_malloc_r+0xea>
 802b020:	6823      	ldr	r3, [r4, #0]
 802b022:	442b      	add	r3, r5
 802b024:	6023      	str	r3, [r4, #0]
 802b026:	f8d8 3000 	ldr.w	r3, [r8]
 802b02a:	685a      	ldr	r2, [r3, #4]
 802b02c:	bb62      	cbnz	r2, 802b088 <_malloc_r+0xdc>
 802b02e:	f8c8 7000 	str.w	r7, [r8]
 802b032:	e00f      	b.n	802b054 <_malloc_r+0xa8>
 802b034:	6822      	ldr	r2, [r4, #0]
 802b036:	1b52      	subs	r2, r2, r5
 802b038:	d420      	bmi.n	802b07c <_malloc_r+0xd0>
 802b03a:	2a0b      	cmp	r2, #11
 802b03c:	d917      	bls.n	802b06e <_malloc_r+0xc2>
 802b03e:	1961      	adds	r1, r4, r5
 802b040:	42a3      	cmp	r3, r4
 802b042:	6025      	str	r5, [r4, #0]
 802b044:	bf18      	it	ne
 802b046:	6059      	strne	r1, [r3, #4]
 802b048:	6863      	ldr	r3, [r4, #4]
 802b04a:	bf08      	it	eq
 802b04c:	f8c8 1000 	streq.w	r1, [r8]
 802b050:	5162      	str	r2, [r4, r5]
 802b052:	604b      	str	r3, [r1, #4]
 802b054:	4630      	mov	r0, r6
 802b056:	f000 f82f 	bl	802b0b8 <__malloc_unlock>
 802b05a:	f104 000b 	add.w	r0, r4, #11
 802b05e:	1d23      	adds	r3, r4, #4
 802b060:	f020 0007 	bic.w	r0, r0, #7
 802b064:	1ac2      	subs	r2, r0, r3
 802b066:	bf1c      	itt	ne
 802b068:	1a1b      	subne	r3, r3, r0
 802b06a:	50a3      	strne	r3, [r4, r2]
 802b06c:	e7af      	b.n	802afce <_malloc_r+0x22>
 802b06e:	6862      	ldr	r2, [r4, #4]
 802b070:	42a3      	cmp	r3, r4
 802b072:	bf0c      	ite	eq
 802b074:	f8c8 2000 	streq.w	r2, [r8]
 802b078:	605a      	strne	r2, [r3, #4]
 802b07a:	e7eb      	b.n	802b054 <_malloc_r+0xa8>
 802b07c:	4623      	mov	r3, r4
 802b07e:	6864      	ldr	r4, [r4, #4]
 802b080:	e7ae      	b.n	802afe0 <_malloc_r+0x34>
 802b082:	463c      	mov	r4, r7
 802b084:	687f      	ldr	r7, [r7, #4]
 802b086:	e7b6      	b.n	802aff6 <_malloc_r+0x4a>
 802b088:	461a      	mov	r2, r3
 802b08a:	685b      	ldr	r3, [r3, #4]
 802b08c:	42a3      	cmp	r3, r4
 802b08e:	d1fb      	bne.n	802b088 <_malloc_r+0xdc>
 802b090:	2300      	movs	r3, #0
 802b092:	6053      	str	r3, [r2, #4]
 802b094:	e7de      	b.n	802b054 <_malloc_r+0xa8>
 802b096:	230c      	movs	r3, #12
 802b098:	4630      	mov	r0, r6
 802b09a:	6033      	str	r3, [r6, #0]
 802b09c:	f000 f80c 	bl	802b0b8 <__malloc_unlock>
 802b0a0:	e794      	b.n	802afcc <_malloc_r+0x20>
 802b0a2:	6005      	str	r5, [r0, #0]
 802b0a4:	e7d6      	b.n	802b054 <_malloc_r+0xa8>
 802b0a6:	bf00      	nop
 802b0a8:	200444ec 	.word	0x200444ec

0802b0ac <__malloc_lock>:
 802b0ac:	4801      	ldr	r0, [pc, #4]	@ (802b0b4 <__malloc_lock+0x8>)
 802b0ae:	f000 bae2 	b.w	802b676 <__retarget_lock_acquire_recursive>
 802b0b2:	bf00      	nop
 802b0b4:	20044630 	.word	0x20044630

0802b0b8 <__malloc_unlock>:
 802b0b8:	4801      	ldr	r0, [pc, #4]	@ (802b0c0 <__malloc_unlock+0x8>)
 802b0ba:	f000 badd 	b.w	802b678 <__retarget_lock_release_recursive>
 802b0be:	bf00      	nop
 802b0c0:	20044630 	.word	0x20044630

0802b0c4 <std>:
 802b0c4:	2300      	movs	r3, #0
 802b0c6:	b510      	push	{r4, lr}
 802b0c8:	4604      	mov	r4, r0
 802b0ca:	6083      	str	r3, [r0, #8]
 802b0cc:	8181      	strh	r1, [r0, #12]
 802b0ce:	4619      	mov	r1, r3
 802b0d0:	6643      	str	r3, [r0, #100]	@ 0x64
 802b0d2:	81c2      	strh	r2, [r0, #14]
 802b0d4:	2208      	movs	r2, #8
 802b0d6:	6183      	str	r3, [r0, #24]
 802b0d8:	e9c0 3300 	strd	r3, r3, [r0]
 802b0dc:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802b0e0:	305c      	adds	r0, #92	@ 0x5c
 802b0e2:	f000 fa2b 	bl	802b53c <memset>
 802b0e6:	4b0d      	ldr	r3, [pc, #52]	@ (802b11c <std+0x58>)
 802b0e8:	6224      	str	r4, [r4, #32]
 802b0ea:	6263      	str	r3, [r4, #36]	@ 0x24
 802b0ec:	4b0c      	ldr	r3, [pc, #48]	@ (802b120 <std+0x5c>)
 802b0ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 802b0f0:	4b0c      	ldr	r3, [pc, #48]	@ (802b124 <std+0x60>)
 802b0f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 802b0f4:	4b0c      	ldr	r3, [pc, #48]	@ (802b128 <std+0x64>)
 802b0f6:	6323      	str	r3, [r4, #48]	@ 0x30
 802b0f8:	4b0c      	ldr	r3, [pc, #48]	@ (802b12c <std+0x68>)
 802b0fa:	429c      	cmp	r4, r3
 802b0fc:	d006      	beq.n	802b10c <std+0x48>
 802b0fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802b102:	4294      	cmp	r4, r2
 802b104:	d002      	beq.n	802b10c <std+0x48>
 802b106:	33d0      	adds	r3, #208	@ 0xd0
 802b108:	429c      	cmp	r4, r3
 802b10a:	d105      	bne.n	802b118 <std+0x54>
 802b10c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 802b110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b114:	f000 baae 	b.w	802b674 <__retarget_lock_init_recursive>
 802b118:	bd10      	pop	{r4, pc}
 802b11a:	bf00      	nop
 802b11c:	0802b36d 	.word	0x0802b36d
 802b120:	0802b38f 	.word	0x0802b38f
 802b124:	0802b3c7 	.word	0x0802b3c7
 802b128:	0802b3eb 	.word	0x0802b3eb
 802b12c:	200444f0 	.word	0x200444f0

0802b130 <stdio_exit_handler>:
 802b130:	4a02      	ldr	r2, [pc, #8]	@ (802b13c <stdio_exit_handler+0xc>)
 802b132:	4903      	ldr	r1, [pc, #12]	@ (802b140 <stdio_exit_handler+0x10>)
 802b134:	4803      	ldr	r0, [pc, #12]	@ (802b144 <stdio_exit_handler+0x14>)
 802b136:	f000 b869 	b.w	802b20c <_fwalk_sglue>
 802b13a:	bf00      	nop
 802b13c:	2000002c 	.word	0x2000002c
 802b140:	0802c09d 	.word	0x0802c09d
 802b144:	2000003c 	.word	0x2000003c

0802b148 <cleanup_stdio>:
 802b148:	6841      	ldr	r1, [r0, #4]
 802b14a:	4b0c      	ldr	r3, [pc, #48]	@ (802b17c <cleanup_stdio+0x34>)
 802b14c:	4299      	cmp	r1, r3
 802b14e:	b510      	push	{r4, lr}
 802b150:	4604      	mov	r4, r0
 802b152:	d001      	beq.n	802b158 <cleanup_stdio+0x10>
 802b154:	f000 ffa2 	bl	802c09c <_fflush_r>
 802b158:	68a1      	ldr	r1, [r4, #8]
 802b15a:	4b09      	ldr	r3, [pc, #36]	@ (802b180 <cleanup_stdio+0x38>)
 802b15c:	4299      	cmp	r1, r3
 802b15e:	d002      	beq.n	802b166 <cleanup_stdio+0x1e>
 802b160:	4620      	mov	r0, r4
 802b162:	f000 ff9b 	bl	802c09c <_fflush_r>
 802b166:	68e1      	ldr	r1, [r4, #12]
 802b168:	4b06      	ldr	r3, [pc, #24]	@ (802b184 <cleanup_stdio+0x3c>)
 802b16a:	4299      	cmp	r1, r3
 802b16c:	d004      	beq.n	802b178 <cleanup_stdio+0x30>
 802b16e:	4620      	mov	r0, r4
 802b170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b174:	f000 bf92 	b.w	802c09c <_fflush_r>
 802b178:	bd10      	pop	{r4, pc}
 802b17a:	bf00      	nop
 802b17c:	200444f0 	.word	0x200444f0
 802b180:	20044558 	.word	0x20044558
 802b184:	200445c0 	.word	0x200445c0

0802b188 <global_stdio_init.part.0>:
 802b188:	b510      	push	{r4, lr}
 802b18a:	4b0b      	ldr	r3, [pc, #44]	@ (802b1b8 <global_stdio_init.part.0+0x30>)
 802b18c:	2104      	movs	r1, #4
 802b18e:	4c0b      	ldr	r4, [pc, #44]	@ (802b1bc <global_stdio_init.part.0+0x34>)
 802b190:	4a0b      	ldr	r2, [pc, #44]	@ (802b1c0 <global_stdio_init.part.0+0x38>)
 802b192:	4620      	mov	r0, r4
 802b194:	601a      	str	r2, [r3, #0]
 802b196:	2200      	movs	r2, #0
 802b198:	f7ff ff94 	bl	802b0c4 <std>
 802b19c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 802b1a0:	2201      	movs	r2, #1
 802b1a2:	2109      	movs	r1, #9
 802b1a4:	f7ff ff8e 	bl	802b0c4 <std>
 802b1a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 802b1ac:	2202      	movs	r2, #2
 802b1ae:	2112      	movs	r1, #18
 802b1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b1b4:	f7ff bf86 	b.w	802b0c4 <std>
 802b1b8:	20044628 	.word	0x20044628
 802b1bc:	200444f0 	.word	0x200444f0
 802b1c0:	0802b131 	.word	0x0802b131

0802b1c4 <__sfp_lock_acquire>:
 802b1c4:	4801      	ldr	r0, [pc, #4]	@ (802b1cc <__sfp_lock_acquire+0x8>)
 802b1c6:	f000 ba56 	b.w	802b676 <__retarget_lock_acquire_recursive>
 802b1ca:	bf00      	nop
 802b1cc:	20044631 	.word	0x20044631

0802b1d0 <__sfp_lock_release>:
 802b1d0:	4801      	ldr	r0, [pc, #4]	@ (802b1d8 <__sfp_lock_release+0x8>)
 802b1d2:	f000 ba51 	b.w	802b678 <__retarget_lock_release_recursive>
 802b1d6:	bf00      	nop
 802b1d8:	20044631 	.word	0x20044631

0802b1dc <__sinit>:
 802b1dc:	b510      	push	{r4, lr}
 802b1de:	4604      	mov	r4, r0
 802b1e0:	f7ff fff0 	bl	802b1c4 <__sfp_lock_acquire>
 802b1e4:	6a23      	ldr	r3, [r4, #32]
 802b1e6:	b11b      	cbz	r3, 802b1f0 <__sinit+0x14>
 802b1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b1ec:	f7ff bff0 	b.w	802b1d0 <__sfp_lock_release>
 802b1f0:	4b04      	ldr	r3, [pc, #16]	@ (802b204 <__sinit+0x28>)
 802b1f2:	6223      	str	r3, [r4, #32]
 802b1f4:	4b04      	ldr	r3, [pc, #16]	@ (802b208 <__sinit+0x2c>)
 802b1f6:	681b      	ldr	r3, [r3, #0]
 802b1f8:	2b00      	cmp	r3, #0
 802b1fa:	d1f5      	bne.n	802b1e8 <__sinit+0xc>
 802b1fc:	f7ff ffc4 	bl	802b188 <global_stdio_init.part.0>
 802b200:	e7f2      	b.n	802b1e8 <__sinit+0xc>
 802b202:	bf00      	nop
 802b204:	0802b149 	.word	0x0802b149
 802b208:	20044628 	.word	0x20044628

0802b20c <_fwalk_sglue>:
 802b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802b210:	4607      	mov	r7, r0
 802b212:	4688      	mov	r8, r1
 802b214:	4614      	mov	r4, r2
 802b216:	2600      	movs	r6, #0
 802b218:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802b21c:	f1b9 0901 	subs.w	r9, r9, #1
 802b220:	d505      	bpl.n	802b22e <_fwalk_sglue+0x22>
 802b222:	6824      	ldr	r4, [r4, #0]
 802b224:	2c00      	cmp	r4, #0
 802b226:	d1f7      	bne.n	802b218 <_fwalk_sglue+0xc>
 802b228:	4630      	mov	r0, r6
 802b22a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802b22e:	89ab      	ldrh	r3, [r5, #12]
 802b230:	2b01      	cmp	r3, #1
 802b232:	d907      	bls.n	802b244 <_fwalk_sglue+0x38>
 802b234:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802b238:	3301      	adds	r3, #1
 802b23a:	d003      	beq.n	802b244 <_fwalk_sglue+0x38>
 802b23c:	4629      	mov	r1, r5
 802b23e:	4638      	mov	r0, r7
 802b240:	47c0      	blx	r8
 802b242:	4306      	orrs	r6, r0
 802b244:	3568      	adds	r5, #104	@ 0x68
 802b246:	e7e9      	b.n	802b21c <_fwalk_sglue+0x10>

0802b248 <iprintf>:
 802b248:	b40f      	push	{r0, r1, r2, r3}
 802b24a:	b507      	push	{r0, r1, r2, lr}
 802b24c:	4906      	ldr	r1, [pc, #24]	@ (802b268 <iprintf+0x20>)
 802b24e:	ab04      	add	r3, sp, #16
 802b250:	6808      	ldr	r0, [r1, #0]
 802b252:	f853 2b04 	ldr.w	r2, [r3], #4
 802b256:	6881      	ldr	r1, [r0, #8]
 802b258:	9301      	str	r3, [sp, #4]
 802b25a:	f000 fbf3 	bl	802ba44 <_vfiprintf_r>
 802b25e:	b003      	add	sp, #12
 802b260:	f85d eb04 	ldr.w	lr, [sp], #4
 802b264:	b004      	add	sp, #16
 802b266:	4770      	bx	lr
 802b268:	20000038 	.word	0x20000038

0802b26c <_puts_r>:
 802b26c:	6a03      	ldr	r3, [r0, #32]
 802b26e:	b570      	push	{r4, r5, r6, lr}
 802b270:	4605      	mov	r5, r0
 802b272:	460e      	mov	r6, r1
 802b274:	6884      	ldr	r4, [r0, #8]
 802b276:	b90b      	cbnz	r3, 802b27c <_puts_r+0x10>
 802b278:	f7ff ffb0 	bl	802b1dc <__sinit>
 802b27c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802b27e:	07db      	lsls	r3, r3, #31
 802b280:	d405      	bmi.n	802b28e <_puts_r+0x22>
 802b282:	89a3      	ldrh	r3, [r4, #12]
 802b284:	0598      	lsls	r0, r3, #22
 802b286:	d402      	bmi.n	802b28e <_puts_r+0x22>
 802b288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802b28a:	f000 f9f4 	bl	802b676 <__retarget_lock_acquire_recursive>
 802b28e:	89a3      	ldrh	r3, [r4, #12]
 802b290:	0719      	lsls	r1, r3, #28
 802b292:	d502      	bpl.n	802b29a <_puts_r+0x2e>
 802b294:	6923      	ldr	r3, [r4, #16]
 802b296:	2b00      	cmp	r3, #0
 802b298:	d135      	bne.n	802b306 <_puts_r+0x9a>
 802b29a:	4621      	mov	r1, r4
 802b29c:	4628      	mov	r0, r5
 802b29e:	f000 f8e7 	bl	802b470 <__swsetup_r>
 802b2a2:	b380      	cbz	r0, 802b306 <_puts_r+0x9a>
 802b2a4:	f04f 35ff 	mov.w	r5, #4294967295
 802b2a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802b2aa:	07da      	lsls	r2, r3, #31
 802b2ac:	d405      	bmi.n	802b2ba <_puts_r+0x4e>
 802b2ae:	89a3      	ldrh	r3, [r4, #12]
 802b2b0:	059b      	lsls	r3, r3, #22
 802b2b2:	d402      	bmi.n	802b2ba <_puts_r+0x4e>
 802b2b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802b2b6:	f000 f9df 	bl	802b678 <__retarget_lock_release_recursive>
 802b2ba:	4628      	mov	r0, r5
 802b2bc:	bd70      	pop	{r4, r5, r6, pc}
 802b2be:	2b00      	cmp	r3, #0
 802b2c0:	da04      	bge.n	802b2cc <_puts_r+0x60>
 802b2c2:	69a2      	ldr	r2, [r4, #24]
 802b2c4:	429a      	cmp	r2, r3
 802b2c6:	dc17      	bgt.n	802b2f8 <_puts_r+0x8c>
 802b2c8:	290a      	cmp	r1, #10
 802b2ca:	d015      	beq.n	802b2f8 <_puts_r+0x8c>
 802b2cc:	6823      	ldr	r3, [r4, #0]
 802b2ce:	1c5a      	adds	r2, r3, #1
 802b2d0:	6022      	str	r2, [r4, #0]
 802b2d2:	7019      	strb	r1, [r3, #0]
 802b2d4:	68a3      	ldr	r3, [r4, #8]
 802b2d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802b2da:	3b01      	subs	r3, #1
 802b2dc:	60a3      	str	r3, [r4, #8]
 802b2de:	2900      	cmp	r1, #0
 802b2e0:	d1ed      	bne.n	802b2be <_puts_r+0x52>
 802b2e2:	2b00      	cmp	r3, #0
 802b2e4:	da11      	bge.n	802b30a <_puts_r+0x9e>
 802b2e6:	4622      	mov	r2, r4
 802b2e8:	210a      	movs	r1, #10
 802b2ea:	4628      	mov	r0, r5
 802b2ec:	f000 f881 	bl	802b3f2 <__swbuf_r>
 802b2f0:	3001      	adds	r0, #1
 802b2f2:	d0d7      	beq.n	802b2a4 <_puts_r+0x38>
 802b2f4:	250a      	movs	r5, #10
 802b2f6:	e7d7      	b.n	802b2a8 <_puts_r+0x3c>
 802b2f8:	4622      	mov	r2, r4
 802b2fa:	4628      	mov	r0, r5
 802b2fc:	f000 f879 	bl	802b3f2 <__swbuf_r>
 802b300:	3001      	adds	r0, #1
 802b302:	d1e7      	bne.n	802b2d4 <_puts_r+0x68>
 802b304:	e7ce      	b.n	802b2a4 <_puts_r+0x38>
 802b306:	3e01      	subs	r6, #1
 802b308:	e7e4      	b.n	802b2d4 <_puts_r+0x68>
 802b30a:	6823      	ldr	r3, [r4, #0]
 802b30c:	1c5a      	adds	r2, r3, #1
 802b30e:	6022      	str	r2, [r4, #0]
 802b310:	220a      	movs	r2, #10
 802b312:	701a      	strb	r2, [r3, #0]
 802b314:	e7ee      	b.n	802b2f4 <_puts_r+0x88>
	...

0802b318 <puts>:
 802b318:	4b02      	ldr	r3, [pc, #8]	@ (802b324 <puts+0xc>)
 802b31a:	4601      	mov	r1, r0
 802b31c:	6818      	ldr	r0, [r3, #0]
 802b31e:	f7ff bfa5 	b.w	802b26c <_puts_r>
 802b322:	bf00      	nop
 802b324:	20000038 	.word	0x20000038

0802b328 <siprintf>:
 802b328:	b40e      	push	{r1, r2, r3}
 802b32a:	b510      	push	{r4, lr}
 802b32c:	b09d      	sub	sp, #116	@ 0x74
 802b32e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 802b332:	2400      	movs	r4, #0
 802b334:	ab1f      	add	r3, sp, #124	@ 0x7c
 802b336:	9002      	str	r0, [sp, #8]
 802b338:	9006      	str	r0, [sp, #24]
 802b33a:	9107      	str	r1, [sp, #28]
 802b33c:	9104      	str	r1, [sp, #16]
 802b33e:	4809      	ldr	r0, [pc, #36]	@ (802b364 <siprintf+0x3c>)
 802b340:	4909      	ldr	r1, [pc, #36]	@ (802b368 <siprintf+0x40>)
 802b342:	f853 2b04 	ldr.w	r2, [r3], #4
 802b346:	9105      	str	r1, [sp, #20]
 802b348:	a902      	add	r1, sp, #8
 802b34a:	6800      	ldr	r0, [r0, #0]
 802b34c:	9301      	str	r3, [sp, #4]
 802b34e:	941b      	str	r4, [sp, #108]	@ 0x6c
 802b350:	f000 fa52 	bl	802b7f8 <_svfiprintf_r>
 802b354:	9b02      	ldr	r3, [sp, #8]
 802b356:	701c      	strb	r4, [r3, #0]
 802b358:	b01d      	add	sp, #116	@ 0x74
 802b35a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802b35e:	b003      	add	sp, #12
 802b360:	4770      	bx	lr
 802b362:	bf00      	nop
 802b364:	20000038 	.word	0x20000038
 802b368:	ffff0208 	.word	0xffff0208

0802b36c <__sread>:
 802b36c:	b510      	push	{r4, lr}
 802b36e:	460c      	mov	r4, r1
 802b370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b374:	f000 f920 	bl	802b5b8 <_read_r>
 802b378:	2800      	cmp	r0, #0
 802b37a:	bfab      	itete	ge
 802b37c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802b37e:	89a3      	ldrhlt	r3, [r4, #12]
 802b380:	181b      	addge	r3, r3, r0
 802b382:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802b386:	bfac      	ite	ge
 802b388:	6563      	strge	r3, [r4, #84]	@ 0x54
 802b38a:	81a3      	strhlt	r3, [r4, #12]
 802b38c:	bd10      	pop	{r4, pc}

0802b38e <__swrite>:
 802b38e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b392:	461f      	mov	r7, r3
 802b394:	898b      	ldrh	r3, [r1, #12]
 802b396:	4605      	mov	r5, r0
 802b398:	460c      	mov	r4, r1
 802b39a:	05db      	lsls	r3, r3, #23
 802b39c:	4616      	mov	r6, r2
 802b39e:	d505      	bpl.n	802b3ac <__swrite+0x1e>
 802b3a0:	2302      	movs	r3, #2
 802b3a2:	2200      	movs	r2, #0
 802b3a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b3a8:	f000 f8f4 	bl	802b594 <_lseek_r>
 802b3ac:	89a3      	ldrh	r3, [r4, #12]
 802b3ae:	4632      	mov	r2, r6
 802b3b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802b3b4:	4628      	mov	r0, r5
 802b3b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802b3ba:	81a3      	strh	r3, [r4, #12]
 802b3bc:	463b      	mov	r3, r7
 802b3be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802b3c2:	f000 b91b 	b.w	802b5fc <_write_r>

0802b3c6 <__sseek>:
 802b3c6:	b510      	push	{r4, lr}
 802b3c8:	460c      	mov	r4, r1
 802b3ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b3ce:	f000 f8e1 	bl	802b594 <_lseek_r>
 802b3d2:	1c43      	adds	r3, r0, #1
 802b3d4:	89a3      	ldrh	r3, [r4, #12]
 802b3d6:	bf15      	itete	ne
 802b3d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 802b3da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802b3de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 802b3e2:	81a3      	strheq	r3, [r4, #12]
 802b3e4:	bf18      	it	ne
 802b3e6:	81a3      	strhne	r3, [r4, #12]
 802b3e8:	bd10      	pop	{r4, pc}

0802b3ea <__sclose>:
 802b3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802b3ee:	f000 b8c1 	b.w	802b574 <_close_r>

0802b3f2 <__swbuf_r>:
 802b3f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802b3f4:	460e      	mov	r6, r1
 802b3f6:	4614      	mov	r4, r2
 802b3f8:	4605      	mov	r5, r0
 802b3fa:	b118      	cbz	r0, 802b404 <__swbuf_r+0x12>
 802b3fc:	6a03      	ldr	r3, [r0, #32]
 802b3fe:	b90b      	cbnz	r3, 802b404 <__swbuf_r+0x12>
 802b400:	f7ff feec 	bl	802b1dc <__sinit>
 802b404:	69a3      	ldr	r3, [r4, #24]
 802b406:	60a3      	str	r3, [r4, #8]
 802b408:	89a3      	ldrh	r3, [r4, #12]
 802b40a:	071a      	lsls	r2, r3, #28
 802b40c:	d501      	bpl.n	802b412 <__swbuf_r+0x20>
 802b40e:	6923      	ldr	r3, [r4, #16]
 802b410:	b943      	cbnz	r3, 802b424 <__swbuf_r+0x32>
 802b412:	4621      	mov	r1, r4
 802b414:	4628      	mov	r0, r5
 802b416:	f000 f82b 	bl	802b470 <__swsetup_r>
 802b41a:	b118      	cbz	r0, 802b424 <__swbuf_r+0x32>
 802b41c:	f04f 37ff 	mov.w	r7, #4294967295
 802b420:	4638      	mov	r0, r7
 802b422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802b424:	6823      	ldr	r3, [r4, #0]
 802b426:	b2f6      	uxtb	r6, r6
 802b428:	6922      	ldr	r2, [r4, #16]
 802b42a:	4637      	mov	r7, r6
 802b42c:	1a98      	subs	r0, r3, r2
 802b42e:	6963      	ldr	r3, [r4, #20]
 802b430:	4283      	cmp	r3, r0
 802b432:	dc05      	bgt.n	802b440 <__swbuf_r+0x4e>
 802b434:	4621      	mov	r1, r4
 802b436:	4628      	mov	r0, r5
 802b438:	f000 fe30 	bl	802c09c <_fflush_r>
 802b43c:	2800      	cmp	r0, #0
 802b43e:	d1ed      	bne.n	802b41c <__swbuf_r+0x2a>
 802b440:	68a3      	ldr	r3, [r4, #8]
 802b442:	3b01      	subs	r3, #1
 802b444:	60a3      	str	r3, [r4, #8]
 802b446:	6823      	ldr	r3, [r4, #0]
 802b448:	1c5a      	adds	r2, r3, #1
 802b44a:	6022      	str	r2, [r4, #0]
 802b44c:	701e      	strb	r6, [r3, #0]
 802b44e:	1c43      	adds	r3, r0, #1
 802b450:	6962      	ldr	r2, [r4, #20]
 802b452:	429a      	cmp	r2, r3
 802b454:	d004      	beq.n	802b460 <__swbuf_r+0x6e>
 802b456:	89a3      	ldrh	r3, [r4, #12]
 802b458:	07db      	lsls	r3, r3, #31
 802b45a:	d5e1      	bpl.n	802b420 <__swbuf_r+0x2e>
 802b45c:	2e0a      	cmp	r6, #10
 802b45e:	d1df      	bne.n	802b420 <__swbuf_r+0x2e>
 802b460:	4621      	mov	r1, r4
 802b462:	4628      	mov	r0, r5
 802b464:	f000 fe1a 	bl	802c09c <_fflush_r>
 802b468:	2800      	cmp	r0, #0
 802b46a:	d0d9      	beq.n	802b420 <__swbuf_r+0x2e>
 802b46c:	e7d6      	b.n	802b41c <__swbuf_r+0x2a>
	...

0802b470 <__swsetup_r>:
 802b470:	b538      	push	{r3, r4, r5, lr}
 802b472:	4b29      	ldr	r3, [pc, #164]	@ (802b518 <__swsetup_r+0xa8>)
 802b474:	4605      	mov	r5, r0
 802b476:	460c      	mov	r4, r1
 802b478:	6818      	ldr	r0, [r3, #0]
 802b47a:	b118      	cbz	r0, 802b484 <__swsetup_r+0x14>
 802b47c:	6a03      	ldr	r3, [r0, #32]
 802b47e:	b90b      	cbnz	r3, 802b484 <__swsetup_r+0x14>
 802b480:	f7ff feac 	bl	802b1dc <__sinit>
 802b484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802b488:	0719      	lsls	r1, r3, #28
 802b48a:	d422      	bmi.n	802b4d2 <__swsetup_r+0x62>
 802b48c:	06da      	lsls	r2, r3, #27
 802b48e:	d407      	bmi.n	802b4a0 <__swsetup_r+0x30>
 802b490:	2209      	movs	r2, #9
 802b492:	602a      	str	r2, [r5, #0]
 802b494:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802b498:	f04f 30ff 	mov.w	r0, #4294967295
 802b49c:	81a3      	strh	r3, [r4, #12]
 802b49e:	e033      	b.n	802b508 <__swsetup_r+0x98>
 802b4a0:	0758      	lsls	r0, r3, #29
 802b4a2:	d512      	bpl.n	802b4ca <__swsetup_r+0x5a>
 802b4a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802b4a6:	b141      	cbz	r1, 802b4ba <__swsetup_r+0x4a>
 802b4a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802b4ac:	4299      	cmp	r1, r3
 802b4ae:	d002      	beq.n	802b4b6 <__swsetup_r+0x46>
 802b4b0:	4628      	mov	r0, r5
 802b4b2:	f000 f8fb 	bl	802b6ac <_free_r>
 802b4b6:	2300      	movs	r3, #0
 802b4b8:	6363      	str	r3, [r4, #52]	@ 0x34
 802b4ba:	89a3      	ldrh	r3, [r4, #12]
 802b4bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802b4c0:	81a3      	strh	r3, [r4, #12]
 802b4c2:	2300      	movs	r3, #0
 802b4c4:	6063      	str	r3, [r4, #4]
 802b4c6:	6923      	ldr	r3, [r4, #16]
 802b4c8:	6023      	str	r3, [r4, #0]
 802b4ca:	89a3      	ldrh	r3, [r4, #12]
 802b4cc:	f043 0308 	orr.w	r3, r3, #8
 802b4d0:	81a3      	strh	r3, [r4, #12]
 802b4d2:	6923      	ldr	r3, [r4, #16]
 802b4d4:	b94b      	cbnz	r3, 802b4ea <__swsetup_r+0x7a>
 802b4d6:	89a3      	ldrh	r3, [r4, #12]
 802b4d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 802b4dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b4e0:	d003      	beq.n	802b4ea <__swsetup_r+0x7a>
 802b4e2:	4621      	mov	r1, r4
 802b4e4:	4628      	mov	r0, r5
 802b4e6:	f000 fe26 	bl	802c136 <__smakebuf_r>
 802b4ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802b4ee:	f013 0201 	ands.w	r2, r3, #1
 802b4f2:	d00a      	beq.n	802b50a <__swsetup_r+0x9a>
 802b4f4:	2200      	movs	r2, #0
 802b4f6:	60a2      	str	r2, [r4, #8]
 802b4f8:	6962      	ldr	r2, [r4, #20]
 802b4fa:	4252      	negs	r2, r2
 802b4fc:	61a2      	str	r2, [r4, #24]
 802b4fe:	6922      	ldr	r2, [r4, #16]
 802b500:	b942      	cbnz	r2, 802b514 <__swsetup_r+0xa4>
 802b502:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802b506:	d1c5      	bne.n	802b494 <__swsetup_r+0x24>
 802b508:	bd38      	pop	{r3, r4, r5, pc}
 802b50a:	0799      	lsls	r1, r3, #30
 802b50c:	bf58      	it	pl
 802b50e:	6962      	ldrpl	r2, [r4, #20]
 802b510:	60a2      	str	r2, [r4, #8]
 802b512:	e7f4      	b.n	802b4fe <__swsetup_r+0x8e>
 802b514:	2000      	movs	r0, #0
 802b516:	e7f7      	b.n	802b508 <__swsetup_r+0x98>
 802b518:	20000038 	.word	0x20000038

0802b51c <memcmp>:
 802b51c:	3901      	subs	r1, #1
 802b51e:	4402      	add	r2, r0
 802b520:	b510      	push	{r4, lr}
 802b522:	4290      	cmp	r0, r2
 802b524:	d101      	bne.n	802b52a <memcmp+0xe>
 802b526:	2000      	movs	r0, #0
 802b528:	e005      	b.n	802b536 <memcmp+0x1a>
 802b52a:	7803      	ldrb	r3, [r0, #0]
 802b52c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802b530:	42a3      	cmp	r3, r4
 802b532:	d001      	beq.n	802b538 <memcmp+0x1c>
 802b534:	1b18      	subs	r0, r3, r4
 802b536:	bd10      	pop	{r4, pc}
 802b538:	3001      	adds	r0, #1
 802b53a:	e7f2      	b.n	802b522 <memcmp+0x6>

0802b53c <memset>:
 802b53c:	4402      	add	r2, r0
 802b53e:	4603      	mov	r3, r0
 802b540:	4293      	cmp	r3, r2
 802b542:	d100      	bne.n	802b546 <memset+0xa>
 802b544:	4770      	bx	lr
 802b546:	f803 1b01 	strb.w	r1, [r3], #1
 802b54a:	e7f9      	b.n	802b540 <memset+0x4>

0802b54c <strncpy>:
 802b54c:	3901      	subs	r1, #1
 802b54e:	4603      	mov	r3, r0
 802b550:	b510      	push	{r4, lr}
 802b552:	b132      	cbz	r2, 802b562 <strncpy+0x16>
 802b554:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802b558:	3a01      	subs	r2, #1
 802b55a:	f803 4b01 	strb.w	r4, [r3], #1
 802b55e:	2c00      	cmp	r4, #0
 802b560:	d1f7      	bne.n	802b552 <strncpy+0x6>
 802b562:	441a      	add	r2, r3
 802b564:	2100      	movs	r1, #0
 802b566:	4293      	cmp	r3, r2
 802b568:	d100      	bne.n	802b56c <strncpy+0x20>
 802b56a:	bd10      	pop	{r4, pc}
 802b56c:	f803 1b01 	strb.w	r1, [r3], #1
 802b570:	e7f9      	b.n	802b566 <strncpy+0x1a>
	...

0802b574 <_close_r>:
 802b574:	b538      	push	{r3, r4, r5, lr}
 802b576:	2300      	movs	r3, #0
 802b578:	4d05      	ldr	r5, [pc, #20]	@ (802b590 <_close_r+0x1c>)
 802b57a:	4604      	mov	r4, r0
 802b57c:	4608      	mov	r0, r1
 802b57e:	602b      	str	r3, [r5, #0]
 802b580:	f7f6 fa1c 	bl	80219bc <_close>
 802b584:	1c43      	adds	r3, r0, #1
 802b586:	d102      	bne.n	802b58e <_close_r+0x1a>
 802b588:	682b      	ldr	r3, [r5, #0]
 802b58a:	b103      	cbz	r3, 802b58e <_close_r+0x1a>
 802b58c:	6023      	str	r3, [r4, #0]
 802b58e:	bd38      	pop	{r3, r4, r5, pc}
 802b590:	2004462c 	.word	0x2004462c

0802b594 <_lseek_r>:
 802b594:	b538      	push	{r3, r4, r5, lr}
 802b596:	4604      	mov	r4, r0
 802b598:	4d06      	ldr	r5, [pc, #24]	@ (802b5b4 <_lseek_r+0x20>)
 802b59a:	4608      	mov	r0, r1
 802b59c:	4611      	mov	r1, r2
 802b59e:	2200      	movs	r2, #0
 802b5a0:	602a      	str	r2, [r5, #0]
 802b5a2:	461a      	mov	r2, r3
 802b5a4:	f7f6 fa14 	bl	80219d0 <_lseek>
 802b5a8:	1c43      	adds	r3, r0, #1
 802b5aa:	d102      	bne.n	802b5b2 <_lseek_r+0x1e>
 802b5ac:	682b      	ldr	r3, [r5, #0]
 802b5ae:	b103      	cbz	r3, 802b5b2 <_lseek_r+0x1e>
 802b5b0:	6023      	str	r3, [r4, #0]
 802b5b2:	bd38      	pop	{r3, r4, r5, pc}
 802b5b4:	2004462c 	.word	0x2004462c

0802b5b8 <_read_r>:
 802b5b8:	b538      	push	{r3, r4, r5, lr}
 802b5ba:	4604      	mov	r4, r0
 802b5bc:	4d06      	ldr	r5, [pc, #24]	@ (802b5d8 <_read_r+0x20>)
 802b5be:	4608      	mov	r0, r1
 802b5c0:	4611      	mov	r1, r2
 802b5c2:	2200      	movs	r2, #0
 802b5c4:	602a      	str	r2, [r5, #0]
 802b5c6:	461a      	mov	r2, r3
 802b5c8:	f7f6 f9dc 	bl	8021984 <_read>
 802b5cc:	1c43      	adds	r3, r0, #1
 802b5ce:	d102      	bne.n	802b5d6 <_read_r+0x1e>
 802b5d0:	682b      	ldr	r3, [r5, #0]
 802b5d2:	b103      	cbz	r3, 802b5d6 <_read_r+0x1e>
 802b5d4:	6023      	str	r3, [r4, #0]
 802b5d6:	bd38      	pop	{r3, r4, r5, pc}
 802b5d8:	2004462c 	.word	0x2004462c

0802b5dc <_sbrk_r>:
 802b5dc:	b538      	push	{r3, r4, r5, lr}
 802b5de:	2300      	movs	r3, #0
 802b5e0:	4d05      	ldr	r5, [pc, #20]	@ (802b5f8 <_sbrk_r+0x1c>)
 802b5e2:	4604      	mov	r4, r0
 802b5e4:	4608      	mov	r0, r1
 802b5e6:	602b      	str	r3, [r5, #0]
 802b5e8:	f7f6 f9f4 	bl	80219d4 <_sbrk>
 802b5ec:	1c43      	adds	r3, r0, #1
 802b5ee:	d102      	bne.n	802b5f6 <_sbrk_r+0x1a>
 802b5f0:	682b      	ldr	r3, [r5, #0]
 802b5f2:	b103      	cbz	r3, 802b5f6 <_sbrk_r+0x1a>
 802b5f4:	6023      	str	r3, [r4, #0]
 802b5f6:	bd38      	pop	{r3, r4, r5, pc}
 802b5f8:	2004462c 	.word	0x2004462c

0802b5fc <_write_r>:
 802b5fc:	b538      	push	{r3, r4, r5, lr}
 802b5fe:	4604      	mov	r4, r0
 802b600:	4d06      	ldr	r5, [pc, #24]	@ (802b61c <_write_r+0x20>)
 802b602:	4608      	mov	r0, r1
 802b604:	4611      	mov	r1, r2
 802b606:	2200      	movs	r2, #0
 802b608:	602a      	str	r2, [r5, #0]
 802b60a:	461a      	mov	r2, r3
 802b60c:	f7f6 f9c8 	bl	80219a0 <_write>
 802b610:	1c43      	adds	r3, r0, #1
 802b612:	d102      	bne.n	802b61a <_write_r+0x1e>
 802b614:	682b      	ldr	r3, [r5, #0]
 802b616:	b103      	cbz	r3, 802b61a <_write_r+0x1e>
 802b618:	6023      	str	r3, [r4, #0]
 802b61a:	bd38      	pop	{r3, r4, r5, pc}
 802b61c:	2004462c 	.word	0x2004462c

0802b620 <__errno>:
 802b620:	4b01      	ldr	r3, [pc, #4]	@ (802b628 <__errno+0x8>)
 802b622:	6818      	ldr	r0, [r3, #0]
 802b624:	4770      	bx	lr
 802b626:	bf00      	nop
 802b628:	20000038 	.word	0x20000038

0802b62c <__libc_init_array>:
 802b62c:	b570      	push	{r4, r5, r6, lr}
 802b62e:	4d0d      	ldr	r5, [pc, #52]	@ (802b664 <__libc_init_array+0x38>)
 802b630:	2600      	movs	r6, #0
 802b632:	4c0d      	ldr	r4, [pc, #52]	@ (802b668 <__libc_init_array+0x3c>)
 802b634:	1b64      	subs	r4, r4, r5
 802b636:	10a4      	asrs	r4, r4, #2
 802b638:	42a6      	cmp	r6, r4
 802b63a:	d109      	bne.n	802b650 <__libc_init_array+0x24>
 802b63c:	4d0b      	ldr	r5, [pc, #44]	@ (802b66c <__libc_init_array+0x40>)
 802b63e:	2600      	movs	r6, #0
 802b640:	4c0b      	ldr	r4, [pc, #44]	@ (802b670 <__libc_init_array+0x44>)
 802b642:	f000 fe35 	bl	802c2b0 <_init>
 802b646:	1b64      	subs	r4, r4, r5
 802b648:	10a4      	asrs	r4, r4, #2
 802b64a:	42a6      	cmp	r6, r4
 802b64c:	d105      	bne.n	802b65a <__libc_init_array+0x2e>
 802b64e:	bd70      	pop	{r4, r5, r6, pc}
 802b650:	f855 3b04 	ldr.w	r3, [r5], #4
 802b654:	3601      	adds	r6, #1
 802b656:	4798      	blx	r3
 802b658:	e7ee      	b.n	802b638 <__libc_init_array+0xc>
 802b65a:	f855 3b04 	ldr.w	r3, [r5], #4
 802b65e:	3601      	adds	r6, #1
 802b660:	4798      	blx	r3
 802b662:	e7f2      	b.n	802b64a <__libc_init_array+0x1e>
 802b664:	0802e790 	.word	0x0802e790
 802b668:	0802e790 	.word	0x0802e790
 802b66c:	0802e790 	.word	0x0802e790
 802b670:	0802e794 	.word	0x0802e794

0802b674 <__retarget_lock_init_recursive>:
 802b674:	4770      	bx	lr

0802b676 <__retarget_lock_acquire_recursive>:
 802b676:	4770      	bx	lr

0802b678 <__retarget_lock_release_recursive>:
 802b678:	4770      	bx	lr

0802b67a <strcpy>:
 802b67a:	4603      	mov	r3, r0
 802b67c:	f811 2b01 	ldrb.w	r2, [r1], #1
 802b680:	f803 2b01 	strb.w	r2, [r3], #1
 802b684:	2a00      	cmp	r2, #0
 802b686:	d1f9      	bne.n	802b67c <strcpy+0x2>
 802b688:	4770      	bx	lr

0802b68a <__aeabi_memclr>:
 802b68a:	2200      	movs	r2, #0
 802b68c:	f7f5 bc77 	b.w	8020f7e <__aeabi_memset>

0802b690 <memcpy>:
 802b690:	440a      	add	r2, r1
 802b692:	1e43      	subs	r3, r0, #1
 802b694:	4291      	cmp	r1, r2
 802b696:	d100      	bne.n	802b69a <memcpy+0xa>
 802b698:	4770      	bx	lr
 802b69a:	b510      	push	{r4, lr}
 802b69c:	f811 4b01 	ldrb.w	r4, [r1], #1
 802b6a0:	4291      	cmp	r1, r2
 802b6a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 802b6a6:	d1f9      	bne.n	802b69c <memcpy+0xc>
 802b6a8:	bd10      	pop	{r4, pc}
	...

0802b6ac <_free_r>:
 802b6ac:	b538      	push	{r3, r4, r5, lr}
 802b6ae:	4605      	mov	r5, r0
 802b6b0:	2900      	cmp	r1, #0
 802b6b2:	d041      	beq.n	802b738 <_free_r+0x8c>
 802b6b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802b6b8:	1f0c      	subs	r4, r1, #4
 802b6ba:	2b00      	cmp	r3, #0
 802b6bc:	bfb8      	it	lt
 802b6be:	18e4      	addlt	r4, r4, r3
 802b6c0:	f7ff fcf4 	bl	802b0ac <__malloc_lock>
 802b6c4:	4a1d      	ldr	r2, [pc, #116]	@ (802b73c <_free_r+0x90>)
 802b6c6:	6813      	ldr	r3, [r2, #0]
 802b6c8:	b933      	cbnz	r3, 802b6d8 <_free_r+0x2c>
 802b6ca:	6063      	str	r3, [r4, #4]
 802b6cc:	6014      	str	r4, [r2, #0]
 802b6ce:	4628      	mov	r0, r5
 802b6d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802b6d4:	f7ff bcf0 	b.w	802b0b8 <__malloc_unlock>
 802b6d8:	42a3      	cmp	r3, r4
 802b6da:	d908      	bls.n	802b6ee <_free_r+0x42>
 802b6dc:	6820      	ldr	r0, [r4, #0]
 802b6de:	1821      	adds	r1, r4, r0
 802b6e0:	428b      	cmp	r3, r1
 802b6e2:	bf01      	itttt	eq
 802b6e4:	6819      	ldreq	r1, [r3, #0]
 802b6e6:	685b      	ldreq	r3, [r3, #4]
 802b6e8:	1809      	addeq	r1, r1, r0
 802b6ea:	6021      	streq	r1, [r4, #0]
 802b6ec:	e7ed      	b.n	802b6ca <_free_r+0x1e>
 802b6ee:	461a      	mov	r2, r3
 802b6f0:	685b      	ldr	r3, [r3, #4]
 802b6f2:	b10b      	cbz	r3, 802b6f8 <_free_r+0x4c>
 802b6f4:	42a3      	cmp	r3, r4
 802b6f6:	d9fa      	bls.n	802b6ee <_free_r+0x42>
 802b6f8:	6811      	ldr	r1, [r2, #0]
 802b6fa:	1850      	adds	r0, r2, r1
 802b6fc:	42a0      	cmp	r0, r4
 802b6fe:	d10b      	bne.n	802b718 <_free_r+0x6c>
 802b700:	6820      	ldr	r0, [r4, #0]
 802b702:	4401      	add	r1, r0
 802b704:	1850      	adds	r0, r2, r1
 802b706:	6011      	str	r1, [r2, #0]
 802b708:	4283      	cmp	r3, r0
 802b70a:	d1e0      	bne.n	802b6ce <_free_r+0x22>
 802b70c:	6818      	ldr	r0, [r3, #0]
 802b70e:	685b      	ldr	r3, [r3, #4]
 802b710:	4408      	add	r0, r1
 802b712:	6053      	str	r3, [r2, #4]
 802b714:	6010      	str	r0, [r2, #0]
 802b716:	e7da      	b.n	802b6ce <_free_r+0x22>
 802b718:	d902      	bls.n	802b720 <_free_r+0x74>
 802b71a:	230c      	movs	r3, #12
 802b71c:	602b      	str	r3, [r5, #0]
 802b71e:	e7d6      	b.n	802b6ce <_free_r+0x22>
 802b720:	6820      	ldr	r0, [r4, #0]
 802b722:	1821      	adds	r1, r4, r0
 802b724:	428b      	cmp	r3, r1
 802b726:	bf02      	ittt	eq
 802b728:	6819      	ldreq	r1, [r3, #0]
 802b72a:	685b      	ldreq	r3, [r3, #4]
 802b72c:	1809      	addeq	r1, r1, r0
 802b72e:	6063      	str	r3, [r4, #4]
 802b730:	bf08      	it	eq
 802b732:	6021      	streq	r1, [r4, #0]
 802b734:	6054      	str	r4, [r2, #4]
 802b736:	e7ca      	b.n	802b6ce <_free_r+0x22>
 802b738:	bd38      	pop	{r3, r4, r5, pc}
 802b73a:	bf00      	nop
 802b73c:	200444ec 	.word	0x200444ec

0802b740 <__ssputs_r>:
 802b740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802b744:	461f      	mov	r7, r3
 802b746:	688e      	ldr	r6, [r1, #8]
 802b748:	4682      	mov	sl, r0
 802b74a:	460c      	mov	r4, r1
 802b74c:	42be      	cmp	r6, r7
 802b74e:	4690      	mov	r8, r2
 802b750:	680b      	ldr	r3, [r1, #0]
 802b752:	d82d      	bhi.n	802b7b0 <__ssputs_r+0x70>
 802b754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802b758:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 802b75c:	d026      	beq.n	802b7ac <__ssputs_r+0x6c>
 802b75e:	6965      	ldr	r5, [r4, #20]
 802b760:	6909      	ldr	r1, [r1, #16]
 802b762:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802b766:	eba3 0901 	sub.w	r9, r3, r1
 802b76a:	1c7b      	adds	r3, r7, #1
 802b76c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802b770:	444b      	add	r3, r9
 802b772:	106d      	asrs	r5, r5, #1
 802b774:	429d      	cmp	r5, r3
 802b776:	bf38      	it	cc
 802b778:	461d      	movcc	r5, r3
 802b77a:	0553      	lsls	r3, r2, #21
 802b77c:	d527      	bpl.n	802b7ce <__ssputs_r+0x8e>
 802b77e:	4629      	mov	r1, r5
 802b780:	f7ff fc14 	bl	802afac <_malloc_r>
 802b784:	4606      	mov	r6, r0
 802b786:	b360      	cbz	r0, 802b7e2 <__ssputs_r+0xa2>
 802b788:	464a      	mov	r2, r9
 802b78a:	6921      	ldr	r1, [r4, #16]
 802b78c:	f7ff ff80 	bl	802b690 <memcpy>
 802b790:	89a3      	ldrh	r3, [r4, #12]
 802b792:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 802b796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802b79a:	81a3      	strh	r3, [r4, #12]
 802b79c:	6126      	str	r6, [r4, #16]
 802b79e:	444e      	add	r6, r9
 802b7a0:	6165      	str	r5, [r4, #20]
 802b7a2:	eba5 0509 	sub.w	r5, r5, r9
 802b7a6:	6026      	str	r6, [r4, #0]
 802b7a8:	463e      	mov	r6, r7
 802b7aa:	60a5      	str	r5, [r4, #8]
 802b7ac:	42be      	cmp	r6, r7
 802b7ae:	d900      	bls.n	802b7b2 <__ssputs_r+0x72>
 802b7b0:	463e      	mov	r6, r7
 802b7b2:	4632      	mov	r2, r6
 802b7b4:	4641      	mov	r1, r8
 802b7b6:	6820      	ldr	r0, [r4, #0]
 802b7b8:	f000 fcf9 	bl	802c1ae <memmove>
 802b7bc:	68a3      	ldr	r3, [r4, #8]
 802b7be:	2000      	movs	r0, #0
 802b7c0:	1b9b      	subs	r3, r3, r6
 802b7c2:	60a3      	str	r3, [r4, #8]
 802b7c4:	6823      	ldr	r3, [r4, #0]
 802b7c6:	4433      	add	r3, r6
 802b7c8:	6023      	str	r3, [r4, #0]
 802b7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802b7ce:	462a      	mov	r2, r5
 802b7d0:	f000 fd38 	bl	802c244 <_realloc_r>
 802b7d4:	4606      	mov	r6, r0
 802b7d6:	2800      	cmp	r0, #0
 802b7d8:	d1e0      	bne.n	802b79c <__ssputs_r+0x5c>
 802b7da:	6921      	ldr	r1, [r4, #16]
 802b7dc:	4650      	mov	r0, sl
 802b7de:	f7ff ff65 	bl	802b6ac <_free_r>
 802b7e2:	230c      	movs	r3, #12
 802b7e4:	f04f 30ff 	mov.w	r0, #4294967295
 802b7e8:	f8ca 3000 	str.w	r3, [sl]
 802b7ec:	89a3      	ldrh	r3, [r4, #12]
 802b7ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802b7f2:	81a3      	strh	r3, [r4, #12]
 802b7f4:	e7e9      	b.n	802b7ca <__ssputs_r+0x8a>
	...

0802b7f8 <_svfiprintf_r>:
 802b7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b7fc:	4698      	mov	r8, r3
 802b7fe:	898b      	ldrh	r3, [r1, #12]
 802b800:	b09d      	sub	sp, #116	@ 0x74
 802b802:	4607      	mov	r7, r0
 802b804:	061b      	lsls	r3, r3, #24
 802b806:	460d      	mov	r5, r1
 802b808:	4614      	mov	r4, r2
 802b80a:	d510      	bpl.n	802b82e <_svfiprintf_r+0x36>
 802b80c:	690b      	ldr	r3, [r1, #16]
 802b80e:	b973      	cbnz	r3, 802b82e <_svfiprintf_r+0x36>
 802b810:	2140      	movs	r1, #64	@ 0x40
 802b812:	f7ff fbcb 	bl	802afac <_malloc_r>
 802b816:	6028      	str	r0, [r5, #0]
 802b818:	6128      	str	r0, [r5, #16]
 802b81a:	b930      	cbnz	r0, 802b82a <_svfiprintf_r+0x32>
 802b81c:	230c      	movs	r3, #12
 802b81e:	603b      	str	r3, [r7, #0]
 802b820:	f04f 30ff 	mov.w	r0, #4294967295
 802b824:	b01d      	add	sp, #116	@ 0x74
 802b826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b82a:	2340      	movs	r3, #64	@ 0x40
 802b82c:	616b      	str	r3, [r5, #20]
 802b82e:	2300      	movs	r3, #0
 802b830:	f8cd 800c 	str.w	r8, [sp, #12]
 802b834:	f04f 0901 	mov.w	r9, #1
 802b838:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 802b9dc <_svfiprintf_r+0x1e4>
 802b83c:	9309      	str	r3, [sp, #36]	@ 0x24
 802b83e:	2320      	movs	r3, #32
 802b840:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802b844:	2330      	movs	r3, #48	@ 0x30
 802b846:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802b84a:	4623      	mov	r3, r4
 802b84c:	469a      	mov	sl, r3
 802b84e:	f813 2b01 	ldrb.w	r2, [r3], #1
 802b852:	b10a      	cbz	r2, 802b858 <_svfiprintf_r+0x60>
 802b854:	2a25      	cmp	r2, #37	@ 0x25
 802b856:	d1f9      	bne.n	802b84c <_svfiprintf_r+0x54>
 802b858:	ebba 0b04 	subs.w	fp, sl, r4
 802b85c:	d00b      	beq.n	802b876 <_svfiprintf_r+0x7e>
 802b85e:	465b      	mov	r3, fp
 802b860:	4622      	mov	r2, r4
 802b862:	4629      	mov	r1, r5
 802b864:	4638      	mov	r0, r7
 802b866:	f7ff ff6b 	bl	802b740 <__ssputs_r>
 802b86a:	3001      	adds	r0, #1
 802b86c:	f000 80a7 	beq.w	802b9be <_svfiprintf_r+0x1c6>
 802b870:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802b872:	445a      	add	r2, fp
 802b874:	9209      	str	r2, [sp, #36]	@ 0x24
 802b876:	f89a 3000 	ldrb.w	r3, [sl]
 802b87a:	2b00      	cmp	r3, #0
 802b87c:	f000 809f 	beq.w	802b9be <_svfiprintf_r+0x1c6>
 802b880:	2300      	movs	r3, #0
 802b882:	f04f 32ff 	mov.w	r2, #4294967295
 802b886:	f10a 0a01 	add.w	sl, sl, #1
 802b88a:	9304      	str	r3, [sp, #16]
 802b88c:	9307      	str	r3, [sp, #28]
 802b88e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802b892:	931a      	str	r3, [sp, #104]	@ 0x68
 802b894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802b898:	4654      	mov	r4, sl
 802b89a:	2205      	movs	r2, #5
 802b89c:	484f      	ldr	r0, [pc, #316]	@ (802b9dc <_svfiprintf_r+0x1e4>)
 802b89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 802b8a2:	f000 fcc1 	bl	802c228 <memchr>
 802b8a6:	9a04      	ldr	r2, [sp, #16]
 802b8a8:	b9d8      	cbnz	r0, 802b8e2 <_svfiprintf_r+0xea>
 802b8aa:	06d0      	lsls	r0, r2, #27
 802b8ac:	bf44      	itt	mi
 802b8ae:	2320      	movmi	r3, #32
 802b8b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802b8b4:	0711      	lsls	r1, r2, #28
 802b8b6:	bf44      	itt	mi
 802b8b8:	232b      	movmi	r3, #43	@ 0x2b
 802b8ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802b8be:	f89a 3000 	ldrb.w	r3, [sl]
 802b8c2:	2b2a      	cmp	r3, #42	@ 0x2a
 802b8c4:	d015      	beq.n	802b8f2 <_svfiprintf_r+0xfa>
 802b8c6:	9a07      	ldr	r2, [sp, #28]
 802b8c8:	4654      	mov	r4, sl
 802b8ca:	2000      	movs	r0, #0
 802b8cc:	f04f 0c0a 	mov.w	ip, #10
 802b8d0:	4621      	mov	r1, r4
 802b8d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 802b8d6:	3b30      	subs	r3, #48	@ 0x30
 802b8d8:	2b09      	cmp	r3, #9
 802b8da:	d94b      	bls.n	802b974 <_svfiprintf_r+0x17c>
 802b8dc:	b1b0      	cbz	r0, 802b90c <_svfiprintf_r+0x114>
 802b8de:	9207      	str	r2, [sp, #28]
 802b8e0:	e014      	b.n	802b90c <_svfiprintf_r+0x114>
 802b8e2:	eba0 0308 	sub.w	r3, r0, r8
 802b8e6:	46a2      	mov	sl, r4
 802b8e8:	fa09 f303 	lsl.w	r3, r9, r3
 802b8ec:	4313      	orrs	r3, r2
 802b8ee:	9304      	str	r3, [sp, #16]
 802b8f0:	e7d2      	b.n	802b898 <_svfiprintf_r+0xa0>
 802b8f2:	9b03      	ldr	r3, [sp, #12]
 802b8f4:	1d19      	adds	r1, r3, #4
 802b8f6:	681b      	ldr	r3, [r3, #0]
 802b8f8:	2b00      	cmp	r3, #0
 802b8fa:	9103      	str	r1, [sp, #12]
 802b8fc:	bfbb      	ittet	lt
 802b8fe:	425b      	neglt	r3, r3
 802b900:	f042 0202 	orrlt.w	r2, r2, #2
 802b904:	9307      	strge	r3, [sp, #28]
 802b906:	9307      	strlt	r3, [sp, #28]
 802b908:	bfb8      	it	lt
 802b90a:	9204      	strlt	r2, [sp, #16]
 802b90c:	7823      	ldrb	r3, [r4, #0]
 802b90e:	2b2e      	cmp	r3, #46	@ 0x2e
 802b910:	d10a      	bne.n	802b928 <_svfiprintf_r+0x130>
 802b912:	7863      	ldrb	r3, [r4, #1]
 802b914:	2b2a      	cmp	r3, #42	@ 0x2a
 802b916:	d132      	bne.n	802b97e <_svfiprintf_r+0x186>
 802b918:	9b03      	ldr	r3, [sp, #12]
 802b91a:	3402      	adds	r4, #2
 802b91c:	1d1a      	adds	r2, r3, #4
 802b91e:	681b      	ldr	r3, [r3, #0]
 802b920:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802b924:	9203      	str	r2, [sp, #12]
 802b926:	9305      	str	r3, [sp, #20]
 802b928:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 802b9ec <_svfiprintf_r+0x1f4>
 802b92c:	2203      	movs	r2, #3
 802b92e:	7821      	ldrb	r1, [r4, #0]
 802b930:	4650      	mov	r0, sl
 802b932:	f000 fc79 	bl	802c228 <memchr>
 802b936:	b138      	cbz	r0, 802b948 <_svfiprintf_r+0x150>
 802b938:	eba0 000a 	sub.w	r0, r0, sl
 802b93c:	2240      	movs	r2, #64	@ 0x40
 802b93e:	9b04      	ldr	r3, [sp, #16]
 802b940:	3401      	adds	r4, #1
 802b942:	4082      	lsls	r2, r0
 802b944:	4313      	orrs	r3, r2
 802b946:	9304      	str	r3, [sp, #16]
 802b948:	f814 1b01 	ldrb.w	r1, [r4], #1
 802b94c:	2206      	movs	r2, #6
 802b94e:	4824      	ldr	r0, [pc, #144]	@ (802b9e0 <_svfiprintf_r+0x1e8>)
 802b950:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802b954:	f000 fc68 	bl	802c228 <memchr>
 802b958:	2800      	cmp	r0, #0
 802b95a:	d036      	beq.n	802b9ca <_svfiprintf_r+0x1d2>
 802b95c:	4b21      	ldr	r3, [pc, #132]	@ (802b9e4 <_svfiprintf_r+0x1ec>)
 802b95e:	bb1b      	cbnz	r3, 802b9a8 <_svfiprintf_r+0x1b0>
 802b960:	9b03      	ldr	r3, [sp, #12]
 802b962:	3307      	adds	r3, #7
 802b964:	f023 0307 	bic.w	r3, r3, #7
 802b968:	3308      	adds	r3, #8
 802b96a:	9303      	str	r3, [sp, #12]
 802b96c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802b96e:	4433      	add	r3, r6
 802b970:	9309      	str	r3, [sp, #36]	@ 0x24
 802b972:	e76a      	b.n	802b84a <_svfiprintf_r+0x52>
 802b974:	fb0c 3202 	mla	r2, ip, r2, r3
 802b978:	460c      	mov	r4, r1
 802b97a:	2001      	movs	r0, #1
 802b97c:	e7a8      	b.n	802b8d0 <_svfiprintf_r+0xd8>
 802b97e:	2300      	movs	r3, #0
 802b980:	3401      	adds	r4, #1
 802b982:	f04f 0c0a 	mov.w	ip, #10
 802b986:	4619      	mov	r1, r3
 802b988:	9305      	str	r3, [sp, #20]
 802b98a:	4620      	mov	r0, r4
 802b98c:	f810 2b01 	ldrb.w	r2, [r0], #1
 802b990:	3a30      	subs	r2, #48	@ 0x30
 802b992:	2a09      	cmp	r2, #9
 802b994:	d903      	bls.n	802b99e <_svfiprintf_r+0x1a6>
 802b996:	2b00      	cmp	r3, #0
 802b998:	d0c6      	beq.n	802b928 <_svfiprintf_r+0x130>
 802b99a:	9105      	str	r1, [sp, #20]
 802b99c:	e7c4      	b.n	802b928 <_svfiprintf_r+0x130>
 802b99e:	fb0c 2101 	mla	r1, ip, r1, r2
 802b9a2:	4604      	mov	r4, r0
 802b9a4:	2301      	movs	r3, #1
 802b9a6:	e7f0      	b.n	802b98a <_svfiprintf_r+0x192>
 802b9a8:	ab03      	add	r3, sp, #12
 802b9aa:	462a      	mov	r2, r5
 802b9ac:	a904      	add	r1, sp, #16
 802b9ae:	4638      	mov	r0, r7
 802b9b0:	9300      	str	r3, [sp, #0]
 802b9b2:	4b0d      	ldr	r3, [pc, #52]	@ (802b9e8 <_svfiprintf_r+0x1f0>)
 802b9b4:	f3af 8000 	nop.w
 802b9b8:	1c42      	adds	r2, r0, #1
 802b9ba:	4606      	mov	r6, r0
 802b9bc:	d1d6      	bne.n	802b96c <_svfiprintf_r+0x174>
 802b9be:	89ab      	ldrh	r3, [r5, #12]
 802b9c0:	065b      	lsls	r3, r3, #25
 802b9c2:	f53f af2d 	bmi.w	802b820 <_svfiprintf_r+0x28>
 802b9c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802b9c8:	e72c      	b.n	802b824 <_svfiprintf_r+0x2c>
 802b9ca:	ab03      	add	r3, sp, #12
 802b9cc:	462a      	mov	r2, r5
 802b9ce:	a904      	add	r1, sp, #16
 802b9d0:	4638      	mov	r0, r7
 802b9d2:	9300      	str	r3, [sp, #0]
 802b9d4:	4b04      	ldr	r3, [pc, #16]	@ (802b9e8 <_svfiprintf_r+0x1f0>)
 802b9d6:	f000 f9bf 	bl	802bd58 <_printf_i>
 802b9da:	e7ed      	b.n	802b9b8 <_svfiprintf_r+0x1c0>
 802b9dc:	0802c433 	.word	0x0802c433
 802b9e0:	0802c43d 	.word	0x0802c43d
 802b9e4:	00000000 	.word	0x00000000
 802b9e8:	0802b741 	.word	0x0802b741
 802b9ec:	0802c439 	.word	0x0802c439

0802b9f0 <__sfputc_r>:
 802b9f0:	6893      	ldr	r3, [r2, #8]
 802b9f2:	3b01      	subs	r3, #1
 802b9f4:	2b00      	cmp	r3, #0
 802b9f6:	b410      	push	{r4}
 802b9f8:	6093      	str	r3, [r2, #8]
 802b9fa:	da08      	bge.n	802ba0e <__sfputc_r+0x1e>
 802b9fc:	6994      	ldr	r4, [r2, #24]
 802b9fe:	42a3      	cmp	r3, r4
 802ba00:	db01      	blt.n	802ba06 <__sfputc_r+0x16>
 802ba02:	290a      	cmp	r1, #10
 802ba04:	d103      	bne.n	802ba0e <__sfputc_r+0x1e>
 802ba06:	f85d 4b04 	ldr.w	r4, [sp], #4
 802ba0a:	f7ff bcf2 	b.w	802b3f2 <__swbuf_r>
 802ba0e:	6813      	ldr	r3, [r2, #0]
 802ba10:	1c58      	adds	r0, r3, #1
 802ba12:	6010      	str	r0, [r2, #0]
 802ba14:	4608      	mov	r0, r1
 802ba16:	7019      	strb	r1, [r3, #0]
 802ba18:	f85d 4b04 	ldr.w	r4, [sp], #4
 802ba1c:	4770      	bx	lr

0802ba1e <__sfputs_r>:
 802ba1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ba20:	4606      	mov	r6, r0
 802ba22:	460f      	mov	r7, r1
 802ba24:	4614      	mov	r4, r2
 802ba26:	18d5      	adds	r5, r2, r3
 802ba28:	42ac      	cmp	r4, r5
 802ba2a:	d101      	bne.n	802ba30 <__sfputs_r+0x12>
 802ba2c:	2000      	movs	r0, #0
 802ba2e:	e007      	b.n	802ba40 <__sfputs_r+0x22>
 802ba30:	463a      	mov	r2, r7
 802ba32:	f814 1b01 	ldrb.w	r1, [r4], #1
 802ba36:	4630      	mov	r0, r6
 802ba38:	f7ff ffda 	bl	802b9f0 <__sfputc_r>
 802ba3c:	1c43      	adds	r3, r0, #1
 802ba3e:	d1f3      	bne.n	802ba28 <__sfputs_r+0xa>
 802ba40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802ba44 <_vfiprintf_r>:
 802ba44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ba48:	460d      	mov	r5, r1
 802ba4a:	b09d      	sub	sp, #116	@ 0x74
 802ba4c:	4614      	mov	r4, r2
 802ba4e:	4698      	mov	r8, r3
 802ba50:	4606      	mov	r6, r0
 802ba52:	b118      	cbz	r0, 802ba5c <_vfiprintf_r+0x18>
 802ba54:	6a03      	ldr	r3, [r0, #32]
 802ba56:	b90b      	cbnz	r3, 802ba5c <_vfiprintf_r+0x18>
 802ba58:	f7ff fbc0 	bl	802b1dc <__sinit>
 802ba5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802ba5e:	07d9      	lsls	r1, r3, #31
 802ba60:	d405      	bmi.n	802ba6e <_vfiprintf_r+0x2a>
 802ba62:	89ab      	ldrh	r3, [r5, #12]
 802ba64:	059a      	lsls	r2, r3, #22
 802ba66:	d402      	bmi.n	802ba6e <_vfiprintf_r+0x2a>
 802ba68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802ba6a:	f7ff fe04 	bl	802b676 <__retarget_lock_acquire_recursive>
 802ba6e:	89ab      	ldrh	r3, [r5, #12]
 802ba70:	071b      	lsls	r3, r3, #28
 802ba72:	d501      	bpl.n	802ba78 <_vfiprintf_r+0x34>
 802ba74:	692b      	ldr	r3, [r5, #16]
 802ba76:	b99b      	cbnz	r3, 802baa0 <_vfiprintf_r+0x5c>
 802ba78:	4629      	mov	r1, r5
 802ba7a:	4630      	mov	r0, r6
 802ba7c:	f7ff fcf8 	bl	802b470 <__swsetup_r>
 802ba80:	b170      	cbz	r0, 802baa0 <_vfiprintf_r+0x5c>
 802ba82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802ba84:	07dc      	lsls	r4, r3, #31
 802ba86:	d504      	bpl.n	802ba92 <_vfiprintf_r+0x4e>
 802ba88:	f04f 30ff 	mov.w	r0, #4294967295
 802ba8c:	b01d      	add	sp, #116	@ 0x74
 802ba8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ba92:	89ab      	ldrh	r3, [r5, #12]
 802ba94:	0598      	lsls	r0, r3, #22
 802ba96:	d4f7      	bmi.n	802ba88 <_vfiprintf_r+0x44>
 802ba98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802ba9a:	f7ff fded 	bl	802b678 <__retarget_lock_release_recursive>
 802ba9e:	e7f3      	b.n	802ba88 <_vfiprintf_r+0x44>
 802baa0:	2300      	movs	r3, #0
 802baa2:	f8cd 800c 	str.w	r8, [sp, #12]
 802baa6:	f04f 0901 	mov.w	r9, #1
 802baaa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 802bc60 <_vfiprintf_r+0x21c>
 802baae:	9309      	str	r3, [sp, #36]	@ 0x24
 802bab0:	2320      	movs	r3, #32
 802bab2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802bab6:	2330      	movs	r3, #48	@ 0x30
 802bab8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802babc:	4623      	mov	r3, r4
 802babe:	469a      	mov	sl, r3
 802bac0:	f813 2b01 	ldrb.w	r2, [r3], #1
 802bac4:	b10a      	cbz	r2, 802baca <_vfiprintf_r+0x86>
 802bac6:	2a25      	cmp	r2, #37	@ 0x25
 802bac8:	d1f9      	bne.n	802babe <_vfiprintf_r+0x7a>
 802baca:	ebba 0b04 	subs.w	fp, sl, r4
 802bace:	d00b      	beq.n	802bae8 <_vfiprintf_r+0xa4>
 802bad0:	465b      	mov	r3, fp
 802bad2:	4622      	mov	r2, r4
 802bad4:	4629      	mov	r1, r5
 802bad6:	4630      	mov	r0, r6
 802bad8:	f7ff ffa1 	bl	802ba1e <__sfputs_r>
 802badc:	3001      	adds	r0, #1
 802bade:	f000 80a7 	beq.w	802bc30 <_vfiprintf_r+0x1ec>
 802bae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802bae4:	445a      	add	r2, fp
 802bae6:	9209      	str	r2, [sp, #36]	@ 0x24
 802bae8:	f89a 3000 	ldrb.w	r3, [sl]
 802baec:	2b00      	cmp	r3, #0
 802baee:	f000 809f 	beq.w	802bc30 <_vfiprintf_r+0x1ec>
 802baf2:	2300      	movs	r3, #0
 802baf4:	f04f 32ff 	mov.w	r2, #4294967295
 802baf8:	f10a 0a01 	add.w	sl, sl, #1
 802bafc:	9304      	str	r3, [sp, #16]
 802bafe:	9307      	str	r3, [sp, #28]
 802bb00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802bb04:	931a      	str	r3, [sp, #104]	@ 0x68
 802bb06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802bb0a:	4654      	mov	r4, sl
 802bb0c:	2205      	movs	r2, #5
 802bb0e:	4854      	ldr	r0, [pc, #336]	@ (802bc60 <_vfiprintf_r+0x21c>)
 802bb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 802bb14:	f000 fb88 	bl	802c228 <memchr>
 802bb18:	9a04      	ldr	r2, [sp, #16]
 802bb1a:	b9d8      	cbnz	r0, 802bb54 <_vfiprintf_r+0x110>
 802bb1c:	06d1      	lsls	r1, r2, #27
 802bb1e:	bf44      	itt	mi
 802bb20:	2320      	movmi	r3, #32
 802bb22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802bb26:	0713      	lsls	r3, r2, #28
 802bb28:	bf44      	itt	mi
 802bb2a:	232b      	movmi	r3, #43	@ 0x2b
 802bb2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802bb30:	f89a 3000 	ldrb.w	r3, [sl]
 802bb34:	2b2a      	cmp	r3, #42	@ 0x2a
 802bb36:	d015      	beq.n	802bb64 <_vfiprintf_r+0x120>
 802bb38:	9a07      	ldr	r2, [sp, #28]
 802bb3a:	4654      	mov	r4, sl
 802bb3c:	2000      	movs	r0, #0
 802bb3e:	f04f 0c0a 	mov.w	ip, #10
 802bb42:	4621      	mov	r1, r4
 802bb44:	f811 3b01 	ldrb.w	r3, [r1], #1
 802bb48:	3b30      	subs	r3, #48	@ 0x30
 802bb4a:	2b09      	cmp	r3, #9
 802bb4c:	d94b      	bls.n	802bbe6 <_vfiprintf_r+0x1a2>
 802bb4e:	b1b0      	cbz	r0, 802bb7e <_vfiprintf_r+0x13a>
 802bb50:	9207      	str	r2, [sp, #28]
 802bb52:	e014      	b.n	802bb7e <_vfiprintf_r+0x13a>
 802bb54:	eba0 0308 	sub.w	r3, r0, r8
 802bb58:	46a2      	mov	sl, r4
 802bb5a:	fa09 f303 	lsl.w	r3, r9, r3
 802bb5e:	4313      	orrs	r3, r2
 802bb60:	9304      	str	r3, [sp, #16]
 802bb62:	e7d2      	b.n	802bb0a <_vfiprintf_r+0xc6>
 802bb64:	9b03      	ldr	r3, [sp, #12]
 802bb66:	1d19      	adds	r1, r3, #4
 802bb68:	681b      	ldr	r3, [r3, #0]
 802bb6a:	2b00      	cmp	r3, #0
 802bb6c:	9103      	str	r1, [sp, #12]
 802bb6e:	bfbb      	ittet	lt
 802bb70:	425b      	neglt	r3, r3
 802bb72:	f042 0202 	orrlt.w	r2, r2, #2
 802bb76:	9307      	strge	r3, [sp, #28]
 802bb78:	9307      	strlt	r3, [sp, #28]
 802bb7a:	bfb8      	it	lt
 802bb7c:	9204      	strlt	r2, [sp, #16]
 802bb7e:	7823      	ldrb	r3, [r4, #0]
 802bb80:	2b2e      	cmp	r3, #46	@ 0x2e
 802bb82:	d10a      	bne.n	802bb9a <_vfiprintf_r+0x156>
 802bb84:	7863      	ldrb	r3, [r4, #1]
 802bb86:	2b2a      	cmp	r3, #42	@ 0x2a
 802bb88:	d132      	bne.n	802bbf0 <_vfiprintf_r+0x1ac>
 802bb8a:	9b03      	ldr	r3, [sp, #12]
 802bb8c:	3402      	adds	r4, #2
 802bb8e:	1d1a      	adds	r2, r3, #4
 802bb90:	681b      	ldr	r3, [r3, #0]
 802bb92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802bb96:	9203      	str	r2, [sp, #12]
 802bb98:	9305      	str	r3, [sp, #20]
 802bb9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 802bc70 <_vfiprintf_r+0x22c>
 802bb9e:	2203      	movs	r2, #3
 802bba0:	7821      	ldrb	r1, [r4, #0]
 802bba2:	4650      	mov	r0, sl
 802bba4:	f000 fb40 	bl	802c228 <memchr>
 802bba8:	b138      	cbz	r0, 802bbba <_vfiprintf_r+0x176>
 802bbaa:	eba0 000a 	sub.w	r0, r0, sl
 802bbae:	2240      	movs	r2, #64	@ 0x40
 802bbb0:	9b04      	ldr	r3, [sp, #16]
 802bbb2:	3401      	adds	r4, #1
 802bbb4:	4082      	lsls	r2, r0
 802bbb6:	4313      	orrs	r3, r2
 802bbb8:	9304      	str	r3, [sp, #16]
 802bbba:	f814 1b01 	ldrb.w	r1, [r4], #1
 802bbbe:	2206      	movs	r2, #6
 802bbc0:	4828      	ldr	r0, [pc, #160]	@ (802bc64 <_vfiprintf_r+0x220>)
 802bbc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802bbc6:	f000 fb2f 	bl	802c228 <memchr>
 802bbca:	2800      	cmp	r0, #0
 802bbcc:	d03f      	beq.n	802bc4e <_vfiprintf_r+0x20a>
 802bbce:	4b26      	ldr	r3, [pc, #152]	@ (802bc68 <_vfiprintf_r+0x224>)
 802bbd0:	bb1b      	cbnz	r3, 802bc1a <_vfiprintf_r+0x1d6>
 802bbd2:	9b03      	ldr	r3, [sp, #12]
 802bbd4:	3307      	adds	r3, #7
 802bbd6:	f023 0307 	bic.w	r3, r3, #7
 802bbda:	3308      	adds	r3, #8
 802bbdc:	9303      	str	r3, [sp, #12]
 802bbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802bbe0:	443b      	add	r3, r7
 802bbe2:	9309      	str	r3, [sp, #36]	@ 0x24
 802bbe4:	e76a      	b.n	802babc <_vfiprintf_r+0x78>
 802bbe6:	fb0c 3202 	mla	r2, ip, r2, r3
 802bbea:	460c      	mov	r4, r1
 802bbec:	2001      	movs	r0, #1
 802bbee:	e7a8      	b.n	802bb42 <_vfiprintf_r+0xfe>
 802bbf0:	2300      	movs	r3, #0
 802bbf2:	3401      	adds	r4, #1
 802bbf4:	f04f 0c0a 	mov.w	ip, #10
 802bbf8:	4619      	mov	r1, r3
 802bbfa:	9305      	str	r3, [sp, #20]
 802bbfc:	4620      	mov	r0, r4
 802bbfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 802bc02:	3a30      	subs	r2, #48	@ 0x30
 802bc04:	2a09      	cmp	r2, #9
 802bc06:	d903      	bls.n	802bc10 <_vfiprintf_r+0x1cc>
 802bc08:	2b00      	cmp	r3, #0
 802bc0a:	d0c6      	beq.n	802bb9a <_vfiprintf_r+0x156>
 802bc0c:	9105      	str	r1, [sp, #20]
 802bc0e:	e7c4      	b.n	802bb9a <_vfiprintf_r+0x156>
 802bc10:	fb0c 2101 	mla	r1, ip, r1, r2
 802bc14:	4604      	mov	r4, r0
 802bc16:	2301      	movs	r3, #1
 802bc18:	e7f0      	b.n	802bbfc <_vfiprintf_r+0x1b8>
 802bc1a:	ab03      	add	r3, sp, #12
 802bc1c:	462a      	mov	r2, r5
 802bc1e:	a904      	add	r1, sp, #16
 802bc20:	4630      	mov	r0, r6
 802bc22:	9300      	str	r3, [sp, #0]
 802bc24:	4b11      	ldr	r3, [pc, #68]	@ (802bc6c <_vfiprintf_r+0x228>)
 802bc26:	f3af 8000 	nop.w
 802bc2a:	4607      	mov	r7, r0
 802bc2c:	1c78      	adds	r0, r7, #1
 802bc2e:	d1d6      	bne.n	802bbde <_vfiprintf_r+0x19a>
 802bc30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802bc32:	07d9      	lsls	r1, r3, #31
 802bc34:	d405      	bmi.n	802bc42 <_vfiprintf_r+0x1fe>
 802bc36:	89ab      	ldrh	r3, [r5, #12]
 802bc38:	059a      	lsls	r2, r3, #22
 802bc3a:	d402      	bmi.n	802bc42 <_vfiprintf_r+0x1fe>
 802bc3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802bc3e:	f7ff fd1b 	bl	802b678 <__retarget_lock_release_recursive>
 802bc42:	89ab      	ldrh	r3, [r5, #12]
 802bc44:	065b      	lsls	r3, r3, #25
 802bc46:	f53f af1f 	bmi.w	802ba88 <_vfiprintf_r+0x44>
 802bc4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802bc4c:	e71e      	b.n	802ba8c <_vfiprintf_r+0x48>
 802bc4e:	ab03      	add	r3, sp, #12
 802bc50:	462a      	mov	r2, r5
 802bc52:	a904      	add	r1, sp, #16
 802bc54:	4630      	mov	r0, r6
 802bc56:	9300      	str	r3, [sp, #0]
 802bc58:	4b04      	ldr	r3, [pc, #16]	@ (802bc6c <_vfiprintf_r+0x228>)
 802bc5a:	f000 f87d 	bl	802bd58 <_printf_i>
 802bc5e:	e7e4      	b.n	802bc2a <_vfiprintf_r+0x1e6>
 802bc60:	0802c433 	.word	0x0802c433
 802bc64:	0802c43d 	.word	0x0802c43d
 802bc68:	00000000 	.word	0x00000000
 802bc6c:	0802ba1f 	.word	0x0802ba1f
 802bc70:	0802c439 	.word	0x0802c439

0802bc74 <_printf_common>:
 802bc74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802bc78:	4616      	mov	r6, r2
 802bc7a:	4698      	mov	r8, r3
 802bc7c:	688a      	ldr	r2, [r1, #8]
 802bc7e:	4607      	mov	r7, r0
 802bc80:	690b      	ldr	r3, [r1, #16]
 802bc82:	460c      	mov	r4, r1
 802bc84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802bc88:	4293      	cmp	r3, r2
 802bc8a:	bfb8      	it	lt
 802bc8c:	4613      	movlt	r3, r2
 802bc8e:	6033      	str	r3, [r6, #0]
 802bc90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 802bc94:	b10a      	cbz	r2, 802bc9a <_printf_common+0x26>
 802bc96:	3301      	adds	r3, #1
 802bc98:	6033      	str	r3, [r6, #0]
 802bc9a:	6823      	ldr	r3, [r4, #0]
 802bc9c:	0699      	lsls	r1, r3, #26
 802bc9e:	bf42      	ittt	mi
 802bca0:	6833      	ldrmi	r3, [r6, #0]
 802bca2:	3302      	addmi	r3, #2
 802bca4:	6033      	strmi	r3, [r6, #0]
 802bca6:	6825      	ldr	r5, [r4, #0]
 802bca8:	f015 0506 	ands.w	r5, r5, #6
 802bcac:	d106      	bne.n	802bcbc <_printf_common+0x48>
 802bcae:	f104 0a19 	add.w	sl, r4, #25
 802bcb2:	68e3      	ldr	r3, [r4, #12]
 802bcb4:	6832      	ldr	r2, [r6, #0]
 802bcb6:	1a9b      	subs	r3, r3, r2
 802bcb8:	42ab      	cmp	r3, r5
 802bcba:	dc2b      	bgt.n	802bd14 <_printf_common+0xa0>
 802bcbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 802bcc0:	6822      	ldr	r2, [r4, #0]
 802bcc2:	3b00      	subs	r3, #0
 802bcc4:	bf18      	it	ne
 802bcc6:	2301      	movne	r3, #1
 802bcc8:	0692      	lsls	r2, r2, #26
 802bcca:	d430      	bmi.n	802bd2e <_printf_common+0xba>
 802bccc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 802bcd0:	4641      	mov	r1, r8
 802bcd2:	4638      	mov	r0, r7
 802bcd4:	47c8      	blx	r9
 802bcd6:	3001      	adds	r0, #1
 802bcd8:	d023      	beq.n	802bd22 <_printf_common+0xae>
 802bcda:	6823      	ldr	r3, [r4, #0]
 802bcdc:	341a      	adds	r4, #26
 802bcde:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 802bce2:	f003 0306 	and.w	r3, r3, #6
 802bce6:	2b04      	cmp	r3, #4
 802bce8:	bf0a      	itet	eq
 802bcea:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 802bcee:	2500      	movne	r5, #0
 802bcf0:	6833      	ldreq	r3, [r6, #0]
 802bcf2:	f04f 0600 	mov.w	r6, #0
 802bcf6:	bf08      	it	eq
 802bcf8:	1aed      	subeq	r5, r5, r3
 802bcfa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 802bcfe:	bf08      	it	eq
 802bd00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802bd04:	4293      	cmp	r3, r2
 802bd06:	bfc4      	itt	gt
 802bd08:	1a9b      	subgt	r3, r3, r2
 802bd0a:	18ed      	addgt	r5, r5, r3
 802bd0c:	42b5      	cmp	r5, r6
 802bd0e:	d11a      	bne.n	802bd46 <_printf_common+0xd2>
 802bd10:	2000      	movs	r0, #0
 802bd12:	e008      	b.n	802bd26 <_printf_common+0xb2>
 802bd14:	2301      	movs	r3, #1
 802bd16:	4652      	mov	r2, sl
 802bd18:	4641      	mov	r1, r8
 802bd1a:	4638      	mov	r0, r7
 802bd1c:	47c8      	blx	r9
 802bd1e:	3001      	adds	r0, #1
 802bd20:	d103      	bne.n	802bd2a <_printf_common+0xb6>
 802bd22:	f04f 30ff 	mov.w	r0, #4294967295
 802bd26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bd2a:	3501      	adds	r5, #1
 802bd2c:	e7c1      	b.n	802bcb2 <_printf_common+0x3e>
 802bd2e:	18e1      	adds	r1, r4, r3
 802bd30:	1c5a      	adds	r2, r3, #1
 802bd32:	2030      	movs	r0, #48	@ 0x30
 802bd34:	3302      	adds	r3, #2
 802bd36:	4422      	add	r2, r4
 802bd38:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802bd3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 802bd40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 802bd44:	e7c2      	b.n	802bccc <_printf_common+0x58>
 802bd46:	2301      	movs	r3, #1
 802bd48:	4622      	mov	r2, r4
 802bd4a:	4641      	mov	r1, r8
 802bd4c:	4638      	mov	r0, r7
 802bd4e:	47c8      	blx	r9
 802bd50:	3001      	adds	r0, #1
 802bd52:	d0e6      	beq.n	802bd22 <_printf_common+0xae>
 802bd54:	3601      	adds	r6, #1
 802bd56:	e7d9      	b.n	802bd0c <_printf_common+0x98>

0802bd58 <_printf_i>:
 802bd58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802bd5c:	7e0f      	ldrb	r7, [r1, #24]
 802bd5e:	4691      	mov	r9, r2
 802bd60:	4680      	mov	r8, r0
 802bd62:	460c      	mov	r4, r1
 802bd64:	2f78      	cmp	r7, #120	@ 0x78
 802bd66:	469a      	mov	sl, r3
 802bd68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 802bd6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 802bd6e:	d807      	bhi.n	802bd80 <_printf_i+0x28>
 802bd70:	2f62      	cmp	r7, #98	@ 0x62
 802bd72:	d80a      	bhi.n	802bd8a <_printf_i+0x32>
 802bd74:	2f00      	cmp	r7, #0
 802bd76:	f000 80d1 	beq.w	802bf1c <_printf_i+0x1c4>
 802bd7a:	2f58      	cmp	r7, #88	@ 0x58
 802bd7c:	f000 80b8 	beq.w	802bef0 <_printf_i+0x198>
 802bd80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802bd84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 802bd88:	e03a      	b.n	802be00 <_printf_i+0xa8>
 802bd8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 802bd8e:	2b15      	cmp	r3, #21
 802bd90:	d8f6      	bhi.n	802bd80 <_printf_i+0x28>
 802bd92:	a101      	add	r1, pc, #4	@ (adr r1, 802bd98 <_printf_i+0x40>)
 802bd94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802bd98:	0802bdf1 	.word	0x0802bdf1
 802bd9c:	0802be05 	.word	0x0802be05
 802bda0:	0802bd81 	.word	0x0802bd81
 802bda4:	0802bd81 	.word	0x0802bd81
 802bda8:	0802bd81 	.word	0x0802bd81
 802bdac:	0802bd81 	.word	0x0802bd81
 802bdb0:	0802be05 	.word	0x0802be05
 802bdb4:	0802bd81 	.word	0x0802bd81
 802bdb8:	0802bd81 	.word	0x0802bd81
 802bdbc:	0802bd81 	.word	0x0802bd81
 802bdc0:	0802bd81 	.word	0x0802bd81
 802bdc4:	0802bf03 	.word	0x0802bf03
 802bdc8:	0802be2f 	.word	0x0802be2f
 802bdcc:	0802bebd 	.word	0x0802bebd
 802bdd0:	0802bd81 	.word	0x0802bd81
 802bdd4:	0802bd81 	.word	0x0802bd81
 802bdd8:	0802bf25 	.word	0x0802bf25
 802bddc:	0802bd81 	.word	0x0802bd81
 802bde0:	0802be2f 	.word	0x0802be2f
 802bde4:	0802bd81 	.word	0x0802bd81
 802bde8:	0802bd81 	.word	0x0802bd81
 802bdec:	0802bec5 	.word	0x0802bec5
 802bdf0:	6833      	ldr	r3, [r6, #0]
 802bdf2:	1d1a      	adds	r2, r3, #4
 802bdf4:	681b      	ldr	r3, [r3, #0]
 802bdf6:	6032      	str	r2, [r6, #0]
 802bdf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802bdfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 802be00:	2301      	movs	r3, #1
 802be02:	e09c      	b.n	802bf3e <_printf_i+0x1e6>
 802be04:	6833      	ldr	r3, [r6, #0]
 802be06:	6820      	ldr	r0, [r4, #0]
 802be08:	1d19      	adds	r1, r3, #4
 802be0a:	6031      	str	r1, [r6, #0]
 802be0c:	0606      	lsls	r6, r0, #24
 802be0e:	d501      	bpl.n	802be14 <_printf_i+0xbc>
 802be10:	681d      	ldr	r5, [r3, #0]
 802be12:	e003      	b.n	802be1c <_printf_i+0xc4>
 802be14:	0645      	lsls	r5, r0, #25
 802be16:	d5fb      	bpl.n	802be10 <_printf_i+0xb8>
 802be18:	f9b3 5000 	ldrsh.w	r5, [r3]
 802be1c:	2d00      	cmp	r5, #0
 802be1e:	da03      	bge.n	802be28 <_printf_i+0xd0>
 802be20:	232d      	movs	r3, #45	@ 0x2d
 802be22:	426d      	negs	r5, r5
 802be24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802be28:	4858      	ldr	r0, [pc, #352]	@ (802bf8c <_printf_i+0x234>)
 802be2a:	230a      	movs	r3, #10
 802be2c:	e011      	b.n	802be52 <_printf_i+0xfa>
 802be2e:	6821      	ldr	r1, [r4, #0]
 802be30:	6833      	ldr	r3, [r6, #0]
 802be32:	0608      	lsls	r0, r1, #24
 802be34:	f853 5b04 	ldr.w	r5, [r3], #4
 802be38:	d402      	bmi.n	802be40 <_printf_i+0xe8>
 802be3a:	0649      	lsls	r1, r1, #25
 802be3c:	bf48      	it	mi
 802be3e:	b2ad      	uxthmi	r5, r5
 802be40:	2f6f      	cmp	r7, #111	@ 0x6f
 802be42:	6033      	str	r3, [r6, #0]
 802be44:	4851      	ldr	r0, [pc, #324]	@ (802bf8c <_printf_i+0x234>)
 802be46:	bf14      	ite	ne
 802be48:	230a      	movne	r3, #10
 802be4a:	2308      	moveq	r3, #8
 802be4c:	2100      	movs	r1, #0
 802be4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 802be52:	6866      	ldr	r6, [r4, #4]
 802be54:	2e00      	cmp	r6, #0
 802be56:	60a6      	str	r6, [r4, #8]
 802be58:	db05      	blt.n	802be66 <_printf_i+0x10e>
 802be5a:	6821      	ldr	r1, [r4, #0]
 802be5c:	432e      	orrs	r6, r5
 802be5e:	f021 0104 	bic.w	r1, r1, #4
 802be62:	6021      	str	r1, [r4, #0]
 802be64:	d04b      	beq.n	802befe <_printf_i+0x1a6>
 802be66:	4616      	mov	r6, r2
 802be68:	fbb5 f1f3 	udiv	r1, r5, r3
 802be6c:	fb03 5711 	mls	r7, r3, r1, r5
 802be70:	5dc7      	ldrb	r7, [r0, r7]
 802be72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802be76:	462f      	mov	r7, r5
 802be78:	460d      	mov	r5, r1
 802be7a:	42bb      	cmp	r3, r7
 802be7c:	d9f4      	bls.n	802be68 <_printf_i+0x110>
 802be7e:	2b08      	cmp	r3, #8
 802be80:	d10b      	bne.n	802be9a <_printf_i+0x142>
 802be82:	6823      	ldr	r3, [r4, #0]
 802be84:	07df      	lsls	r7, r3, #31
 802be86:	d508      	bpl.n	802be9a <_printf_i+0x142>
 802be88:	6923      	ldr	r3, [r4, #16]
 802be8a:	6861      	ldr	r1, [r4, #4]
 802be8c:	4299      	cmp	r1, r3
 802be8e:	bfde      	ittt	le
 802be90:	2330      	movle	r3, #48	@ 0x30
 802be92:	f806 3c01 	strble.w	r3, [r6, #-1]
 802be96:	f106 36ff 	addle.w	r6, r6, #4294967295
 802be9a:	1b92      	subs	r2, r2, r6
 802be9c:	6122      	str	r2, [r4, #16]
 802be9e:	464b      	mov	r3, r9
 802bea0:	aa03      	add	r2, sp, #12
 802bea2:	4621      	mov	r1, r4
 802bea4:	4640      	mov	r0, r8
 802bea6:	f8cd a000 	str.w	sl, [sp]
 802beaa:	f7ff fee3 	bl	802bc74 <_printf_common>
 802beae:	3001      	adds	r0, #1
 802beb0:	d14a      	bne.n	802bf48 <_printf_i+0x1f0>
 802beb2:	f04f 30ff 	mov.w	r0, #4294967295
 802beb6:	b004      	add	sp, #16
 802beb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bebc:	6823      	ldr	r3, [r4, #0]
 802bebe:	f043 0320 	orr.w	r3, r3, #32
 802bec2:	6023      	str	r3, [r4, #0]
 802bec4:	2778      	movs	r7, #120	@ 0x78
 802bec6:	4832      	ldr	r0, [pc, #200]	@ (802bf90 <_printf_i+0x238>)
 802bec8:	6823      	ldr	r3, [r4, #0]
 802beca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 802bece:	061f      	lsls	r7, r3, #24
 802bed0:	6831      	ldr	r1, [r6, #0]
 802bed2:	f851 5b04 	ldr.w	r5, [r1], #4
 802bed6:	d402      	bmi.n	802bede <_printf_i+0x186>
 802bed8:	065f      	lsls	r7, r3, #25
 802beda:	bf48      	it	mi
 802bedc:	b2ad      	uxthmi	r5, r5
 802bede:	6031      	str	r1, [r6, #0]
 802bee0:	07d9      	lsls	r1, r3, #31
 802bee2:	bf44      	itt	mi
 802bee4:	f043 0320 	orrmi.w	r3, r3, #32
 802bee8:	6023      	strmi	r3, [r4, #0]
 802beea:	b11d      	cbz	r5, 802bef4 <_printf_i+0x19c>
 802beec:	2310      	movs	r3, #16
 802beee:	e7ad      	b.n	802be4c <_printf_i+0xf4>
 802bef0:	4826      	ldr	r0, [pc, #152]	@ (802bf8c <_printf_i+0x234>)
 802bef2:	e7e9      	b.n	802bec8 <_printf_i+0x170>
 802bef4:	6823      	ldr	r3, [r4, #0]
 802bef6:	f023 0320 	bic.w	r3, r3, #32
 802befa:	6023      	str	r3, [r4, #0]
 802befc:	e7f6      	b.n	802beec <_printf_i+0x194>
 802befe:	4616      	mov	r6, r2
 802bf00:	e7bd      	b.n	802be7e <_printf_i+0x126>
 802bf02:	6833      	ldr	r3, [r6, #0]
 802bf04:	6825      	ldr	r5, [r4, #0]
 802bf06:	1d18      	adds	r0, r3, #4
 802bf08:	6961      	ldr	r1, [r4, #20]
 802bf0a:	6030      	str	r0, [r6, #0]
 802bf0c:	062e      	lsls	r6, r5, #24
 802bf0e:	681b      	ldr	r3, [r3, #0]
 802bf10:	d501      	bpl.n	802bf16 <_printf_i+0x1be>
 802bf12:	6019      	str	r1, [r3, #0]
 802bf14:	e002      	b.n	802bf1c <_printf_i+0x1c4>
 802bf16:	0668      	lsls	r0, r5, #25
 802bf18:	d5fb      	bpl.n	802bf12 <_printf_i+0x1ba>
 802bf1a:	8019      	strh	r1, [r3, #0]
 802bf1c:	2300      	movs	r3, #0
 802bf1e:	4616      	mov	r6, r2
 802bf20:	6123      	str	r3, [r4, #16]
 802bf22:	e7bc      	b.n	802be9e <_printf_i+0x146>
 802bf24:	6833      	ldr	r3, [r6, #0]
 802bf26:	2100      	movs	r1, #0
 802bf28:	1d1a      	adds	r2, r3, #4
 802bf2a:	6032      	str	r2, [r6, #0]
 802bf2c:	681e      	ldr	r6, [r3, #0]
 802bf2e:	6862      	ldr	r2, [r4, #4]
 802bf30:	4630      	mov	r0, r6
 802bf32:	f000 f979 	bl	802c228 <memchr>
 802bf36:	b108      	cbz	r0, 802bf3c <_printf_i+0x1e4>
 802bf38:	1b80      	subs	r0, r0, r6
 802bf3a:	6060      	str	r0, [r4, #4]
 802bf3c:	6863      	ldr	r3, [r4, #4]
 802bf3e:	6123      	str	r3, [r4, #16]
 802bf40:	2300      	movs	r3, #0
 802bf42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802bf46:	e7aa      	b.n	802be9e <_printf_i+0x146>
 802bf48:	6923      	ldr	r3, [r4, #16]
 802bf4a:	4632      	mov	r2, r6
 802bf4c:	4649      	mov	r1, r9
 802bf4e:	4640      	mov	r0, r8
 802bf50:	47d0      	blx	sl
 802bf52:	3001      	adds	r0, #1
 802bf54:	d0ad      	beq.n	802beb2 <_printf_i+0x15a>
 802bf56:	6823      	ldr	r3, [r4, #0]
 802bf58:	079b      	lsls	r3, r3, #30
 802bf5a:	d413      	bmi.n	802bf84 <_printf_i+0x22c>
 802bf5c:	68e0      	ldr	r0, [r4, #12]
 802bf5e:	9b03      	ldr	r3, [sp, #12]
 802bf60:	4298      	cmp	r0, r3
 802bf62:	bfb8      	it	lt
 802bf64:	4618      	movlt	r0, r3
 802bf66:	e7a6      	b.n	802beb6 <_printf_i+0x15e>
 802bf68:	2301      	movs	r3, #1
 802bf6a:	4632      	mov	r2, r6
 802bf6c:	4649      	mov	r1, r9
 802bf6e:	4640      	mov	r0, r8
 802bf70:	47d0      	blx	sl
 802bf72:	3001      	adds	r0, #1
 802bf74:	d09d      	beq.n	802beb2 <_printf_i+0x15a>
 802bf76:	3501      	adds	r5, #1
 802bf78:	68e3      	ldr	r3, [r4, #12]
 802bf7a:	9903      	ldr	r1, [sp, #12]
 802bf7c:	1a5b      	subs	r3, r3, r1
 802bf7e:	42ab      	cmp	r3, r5
 802bf80:	dcf2      	bgt.n	802bf68 <_printf_i+0x210>
 802bf82:	e7eb      	b.n	802bf5c <_printf_i+0x204>
 802bf84:	2500      	movs	r5, #0
 802bf86:	f104 0619 	add.w	r6, r4, #25
 802bf8a:	e7f5      	b.n	802bf78 <_printf_i+0x220>
 802bf8c:	0802c444 	.word	0x0802c444
 802bf90:	0802c455 	.word	0x0802c455

0802bf94 <__sflush_r>:
 802bf94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802bf98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802bf9c:	0716      	lsls	r6, r2, #28
 802bf9e:	4605      	mov	r5, r0
 802bfa0:	460c      	mov	r4, r1
 802bfa2:	d454      	bmi.n	802c04e <__sflush_r+0xba>
 802bfa4:	684b      	ldr	r3, [r1, #4]
 802bfa6:	2b00      	cmp	r3, #0
 802bfa8:	dc02      	bgt.n	802bfb0 <__sflush_r+0x1c>
 802bfaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802bfac:	2b00      	cmp	r3, #0
 802bfae:	dd48      	ble.n	802c042 <__sflush_r+0xae>
 802bfb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802bfb2:	2e00      	cmp	r6, #0
 802bfb4:	d045      	beq.n	802c042 <__sflush_r+0xae>
 802bfb6:	2300      	movs	r3, #0
 802bfb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 802bfbc:	682f      	ldr	r7, [r5, #0]
 802bfbe:	6a21      	ldr	r1, [r4, #32]
 802bfc0:	602b      	str	r3, [r5, #0]
 802bfc2:	d030      	beq.n	802c026 <__sflush_r+0x92>
 802bfc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802bfc6:	89a3      	ldrh	r3, [r4, #12]
 802bfc8:	0759      	lsls	r1, r3, #29
 802bfca:	d505      	bpl.n	802bfd8 <__sflush_r+0x44>
 802bfcc:	6863      	ldr	r3, [r4, #4]
 802bfce:	1ad2      	subs	r2, r2, r3
 802bfd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802bfd2:	b10b      	cbz	r3, 802bfd8 <__sflush_r+0x44>
 802bfd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802bfd6:	1ad2      	subs	r2, r2, r3
 802bfd8:	2300      	movs	r3, #0
 802bfda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802bfdc:	6a21      	ldr	r1, [r4, #32]
 802bfde:	4628      	mov	r0, r5
 802bfe0:	47b0      	blx	r6
 802bfe2:	1c43      	adds	r3, r0, #1
 802bfe4:	89a3      	ldrh	r3, [r4, #12]
 802bfe6:	d106      	bne.n	802bff6 <__sflush_r+0x62>
 802bfe8:	6829      	ldr	r1, [r5, #0]
 802bfea:	291d      	cmp	r1, #29
 802bfec:	d82b      	bhi.n	802c046 <__sflush_r+0xb2>
 802bfee:	4a2a      	ldr	r2, [pc, #168]	@ (802c098 <__sflush_r+0x104>)
 802bff0:	40ca      	lsrs	r2, r1
 802bff2:	07d6      	lsls	r6, r2, #31
 802bff4:	d527      	bpl.n	802c046 <__sflush_r+0xb2>
 802bff6:	2200      	movs	r2, #0
 802bff8:	04d9      	lsls	r1, r3, #19
 802bffa:	6062      	str	r2, [r4, #4]
 802bffc:	6922      	ldr	r2, [r4, #16]
 802bffe:	6022      	str	r2, [r4, #0]
 802c000:	d504      	bpl.n	802c00c <__sflush_r+0x78>
 802c002:	1c42      	adds	r2, r0, #1
 802c004:	d101      	bne.n	802c00a <__sflush_r+0x76>
 802c006:	682b      	ldr	r3, [r5, #0]
 802c008:	b903      	cbnz	r3, 802c00c <__sflush_r+0x78>
 802c00a:	6560      	str	r0, [r4, #84]	@ 0x54
 802c00c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802c00e:	602f      	str	r7, [r5, #0]
 802c010:	b1b9      	cbz	r1, 802c042 <__sflush_r+0xae>
 802c012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802c016:	4299      	cmp	r1, r3
 802c018:	d002      	beq.n	802c020 <__sflush_r+0x8c>
 802c01a:	4628      	mov	r0, r5
 802c01c:	f7ff fb46 	bl	802b6ac <_free_r>
 802c020:	2300      	movs	r3, #0
 802c022:	6363      	str	r3, [r4, #52]	@ 0x34
 802c024:	e00d      	b.n	802c042 <__sflush_r+0xae>
 802c026:	2301      	movs	r3, #1
 802c028:	4628      	mov	r0, r5
 802c02a:	47b0      	blx	r6
 802c02c:	4602      	mov	r2, r0
 802c02e:	1c50      	adds	r0, r2, #1
 802c030:	d1c9      	bne.n	802bfc6 <__sflush_r+0x32>
 802c032:	682b      	ldr	r3, [r5, #0]
 802c034:	2b00      	cmp	r3, #0
 802c036:	d0c6      	beq.n	802bfc6 <__sflush_r+0x32>
 802c038:	2b1d      	cmp	r3, #29
 802c03a:	d001      	beq.n	802c040 <__sflush_r+0xac>
 802c03c:	2b16      	cmp	r3, #22
 802c03e:	d11d      	bne.n	802c07c <__sflush_r+0xe8>
 802c040:	602f      	str	r7, [r5, #0]
 802c042:	2000      	movs	r0, #0
 802c044:	e021      	b.n	802c08a <__sflush_r+0xf6>
 802c046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802c04a:	b21b      	sxth	r3, r3
 802c04c:	e01a      	b.n	802c084 <__sflush_r+0xf0>
 802c04e:	690f      	ldr	r7, [r1, #16]
 802c050:	2f00      	cmp	r7, #0
 802c052:	d0f6      	beq.n	802c042 <__sflush_r+0xae>
 802c054:	0793      	lsls	r3, r2, #30
 802c056:	680e      	ldr	r6, [r1, #0]
 802c058:	600f      	str	r7, [r1, #0]
 802c05a:	bf0c      	ite	eq
 802c05c:	694b      	ldreq	r3, [r1, #20]
 802c05e:	2300      	movne	r3, #0
 802c060:	eba6 0807 	sub.w	r8, r6, r7
 802c064:	608b      	str	r3, [r1, #8]
 802c066:	f1b8 0f00 	cmp.w	r8, #0
 802c06a:	ddea      	ble.n	802c042 <__sflush_r+0xae>
 802c06c:	4643      	mov	r3, r8
 802c06e:	463a      	mov	r2, r7
 802c070:	6a21      	ldr	r1, [r4, #32]
 802c072:	4628      	mov	r0, r5
 802c074:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802c076:	47b0      	blx	r6
 802c078:	2800      	cmp	r0, #0
 802c07a:	dc08      	bgt.n	802c08e <__sflush_r+0xfa>
 802c07c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802c080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802c084:	f04f 30ff 	mov.w	r0, #4294967295
 802c088:	81a3      	strh	r3, [r4, #12]
 802c08a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802c08e:	4407      	add	r7, r0
 802c090:	eba8 0800 	sub.w	r8, r8, r0
 802c094:	e7e7      	b.n	802c066 <__sflush_r+0xd2>
 802c096:	bf00      	nop
 802c098:	20400001 	.word	0x20400001

0802c09c <_fflush_r>:
 802c09c:	b538      	push	{r3, r4, r5, lr}
 802c09e:	690b      	ldr	r3, [r1, #16]
 802c0a0:	4605      	mov	r5, r0
 802c0a2:	460c      	mov	r4, r1
 802c0a4:	b913      	cbnz	r3, 802c0ac <_fflush_r+0x10>
 802c0a6:	2500      	movs	r5, #0
 802c0a8:	4628      	mov	r0, r5
 802c0aa:	bd38      	pop	{r3, r4, r5, pc}
 802c0ac:	b118      	cbz	r0, 802c0b6 <_fflush_r+0x1a>
 802c0ae:	6a03      	ldr	r3, [r0, #32]
 802c0b0:	b90b      	cbnz	r3, 802c0b6 <_fflush_r+0x1a>
 802c0b2:	f7ff f893 	bl	802b1dc <__sinit>
 802c0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802c0ba:	2b00      	cmp	r3, #0
 802c0bc:	d0f3      	beq.n	802c0a6 <_fflush_r+0xa>
 802c0be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802c0c0:	07d0      	lsls	r0, r2, #31
 802c0c2:	d404      	bmi.n	802c0ce <_fflush_r+0x32>
 802c0c4:	0599      	lsls	r1, r3, #22
 802c0c6:	d402      	bmi.n	802c0ce <_fflush_r+0x32>
 802c0c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802c0ca:	f7ff fad4 	bl	802b676 <__retarget_lock_acquire_recursive>
 802c0ce:	4628      	mov	r0, r5
 802c0d0:	4621      	mov	r1, r4
 802c0d2:	f7ff ff5f 	bl	802bf94 <__sflush_r>
 802c0d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802c0d8:	4605      	mov	r5, r0
 802c0da:	07da      	lsls	r2, r3, #31
 802c0dc:	d4e4      	bmi.n	802c0a8 <_fflush_r+0xc>
 802c0de:	89a3      	ldrh	r3, [r4, #12]
 802c0e0:	059b      	lsls	r3, r3, #22
 802c0e2:	d4e1      	bmi.n	802c0a8 <_fflush_r+0xc>
 802c0e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802c0e6:	f7ff fac7 	bl	802b678 <__retarget_lock_release_recursive>
 802c0ea:	e7dd      	b.n	802c0a8 <_fflush_r+0xc>

0802c0ec <__swhatbuf_r>:
 802c0ec:	b570      	push	{r4, r5, r6, lr}
 802c0ee:	460c      	mov	r4, r1
 802c0f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c0f4:	b096      	sub	sp, #88	@ 0x58
 802c0f6:	4615      	mov	r5, r2
 802c0f8:	2900      	cmp	r1, #0
 802c0fa:	461e      	mov	r6, r3
 802c0fc:	da0c      	bge.n	802c118 <__swhatbuf_r+0x2c>
 802c0fe:	89a3      	ldrh	r3, [r4, #12]
 802c100:	2100      	movs	r1, #0
 802c102:	f013 0f80 	tst.w	r3, #128	@ 0x80
 802c106:	bf14      	ite	ne
 802c108:	2340      	movne	r3, #64	@ 0x40
 802c10a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 802c10e:	2000      	movs	r0, #0
 802c110:	6031      	str	r1, [r6, #0]
 802c112:	602b      	str	r3, [r5, #0]
 802c114:	b016      	add	sp, #88	@ 0x58
 802c116:	bd70      	pop	{r4, r5, r6, pc}
 802c118:	466a      	mov	r2, sp
 802c11a:	f000 f863 	bl	802c1e4 <_fstat_r>
 802c11e:	2800      	cmp	r0, #0
 802c120:	dbed      	blt.n	802c0fe <__swhatbuf_r+0x12>
 802c122:	9901      	ldr	r1, [sp, #4]
 802c124:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802c128:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802c12c:	4259      	negs	r1, r3
 802c12e:	4159      	adcs	r1, r3
 802c130:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802c134:	e7eb      	b.n	802c10e <__swhatbuf_r+0x22>

0802c136 <__smakebuf_r>:
 802c136:	898b      	ldrh	r3, [r1, #12]
 802c138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802c13a:	079d      	lsls	r5, r3, #30
 802c13c:	4606      	mov	r6, r0
 802c13e:	460c      	mov	r4, r1
 802c140:	d507      	bpl.n	802c152 <__smakebuf_r+0x1c>
 802c142:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 802c146:	6023      	str	r3, [r4, #0]
 802c148:	6123      	str	r3, [r4, #16]
 802c14a:	2301      	movs	r3, #1
 802c14c:	6163      	str	r3, [r4, #20]
 802c14e:	b003      	add	sp, #12
 802c150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802c152:	ab01      	add	r3, sp, #4
 802c154:	466a      	mov	r2, sp
 802c156:	f7ff ffc9 	bl	802c0ec <__swhatbuf_r>
 802c15a:	9f00      	ldr	r7, [sp, #0]
 802c15c:	4605      	mov	r5, r0
 802c15e:	4630      	mov	r0, r6
 802c160:	4639      	mov	r1, r7
 802c162:	f7fe ff23 	bl	802afac <_malloc_r>
 802c166:	b948      	cbnz	r0, 802c17c <__smakebuf_r+0x46>
 802c168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802c16c:	059a      	lsls	r2, r3, #22
 802c16e:	d4ee      	bmi.n	802c14e <__smakebuf_r+0x18>
 802c170:	f023 0303 	bic.w	r3, r3, #3
 802c174:	f043 0302 	orr.w	r3, r3, #2
 802c178:	81a3      	strh	r3, [r4, #12]
 802c17a:	e7e2      	b.n	802c142 <__smakebuf_r+0xc>
 802c17c:	89a3      	ldrh	r3, [r4, #12]
 802c17e:	6020      	str	r0, [r4, #0]
 802c180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802c184:	81a3      	strh	r3, [r4, #12]
 802c186:	9b01      	ldr	r3, [sp, #4]
 802c188:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802c18c:	b15b      	cbz	r3, 802c1a6 <__smakebuf_r+0x70>
 802c18e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802c192:	4630      	mov	r0, r6
 802c194:	f000 f838 	bl	802c208 <_isatty_r>
 802c198:	b128      	cbz	r0, 802c1a6 <__smakebuf_r+0x70>
 802c19a:	89a3      	ldrh	r3, [r4, #12]
 802c19c:	f023 0303 	bic.w	r3, r3, #3
 802c1a0:	f043 0301 	orr.w	r3, r3, #1
 802c1a4:	81a3      	strh	r3, [r4, #12]
 802c1a6:	89a3      	ldrh	r3, [r4, #12]
 802c1a8:	431d      	orrs	r5, r3
 802c1aa:	81a5      	strh	r5, [r4, #12]
 802c1ac:	e7cf      	b.n	802c14e <__smakebuf_r+0x18>

0802c1ae <memmove>:
 802c1ae:	4288      	cmp	r0, r1
 802c1b0:	b510      	push	{r4, lr}
 802c1b2:	eb01 0402 	add.w	r4, r1, r2
 802c1b6:	d902      	bls.n	802c1be <memmove+0x10>
 802c1b8:	4284      	cmp	r4, r0
 802c1ba:	4623      	mov	r3, r4
 802c1bc:	d807      	bhi.n	802c1ce <memmove+0x20>
 802c1be:	1e43      	subs	r3, r0, #1
 802c1c0:	42a1      	cmp	r1, r4
 802c1c2:	d008      	beq.n	802c1d6 <memmove+0x28>
 802c1c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 802c1c8:	f803 2f01 	strb.w	r2, [r3, #1]!
 802c1cc:	e7f8      	b.n	802c1c0 <memmove+0x12>
 802c1ce:	4402      	add	r2, r0
 802c1d0:	4601      	mov	r1, r0
 802c1d2:	428a      	cmp	r2, r1
 802c1d4:	d100      	bne.n	802c1d8 <memmove+0x2a>
 802c1d6:	bd10      	pop	{r4, pc}
 802c1d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802c1dc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802c1e0:	e7f7      	b.n	802c1d2 <memmove+0x24>
	...

0802c1e4 <_fstat_r>:
 802c1e4:	b538      	push	{r3, r4, r5, lr}
 802c1e6:	2300      	movs	r3, #0
 802c1e8:	4d06      	ldr	r5, [pc, #24]	@ (802c204 <_fstat_r+0x20>)
 802c1ea:	4604      	mov	r4, r0
 802c1ec:	4608      	mov	r0, r1
 802c1ee:	4611      	mov	r1, r2
 802c1f0:	602b      	str	r3, [r5, #0]
 802c1f2:	f7f5 fbe6 	bl	80219c2 <_fstat>
 802c1f6:	1c43      	adds	r3, r0, #1
 802c1f8:	d102      	bne.n	802c200 <_fstat_r+0x1c>
 802c1fa:	682b      	ldr	r3, [r5, #0]
 802c1fc:	b103      	cbz	r3, 802c200 <_fstat_r+0x1c>
 802c1fe:	6023      	str	r3, [r4, #0]
 802c200:	bd38      	pop	{r3, r4, r5, pc}
 802c202:	bf00      	nop
 802c204:	2004462c 	.word	0x2004462c

0802c208 <_isatty_r>:
 802c208:	b538      	push	{r3, r4, r5, lr}
 802c20a:	2300      	movs	r3, #0
 802c20c:	4d05      	ldr	r5, [pc, #20]	@ (802c224 <_isatty_r+0x1c>)
 802c20e:	4604      	mov	r4, r0
 802c210:	4608      	mov	r0, r1
 802c212:	602b      	str	r3, [r5, #0]
 802c214:	f7f5 fbda 	bl	80219cc <_isatty>
 802c218:	1c43      	adds	r3, r0, #1
 802c21a:	d102      	bne.n	802c222 <_isatty_r+0x1a>
 802c21c:	682b      	ldr	r3, [r5, #0]
 802c21e:	b103      	cbz	r3, 802c222 <_isatty_r+0x1a>
 802c220:	6023      	str	r3, [r4, #0]
 802c222:	bd38      	pop	{r3, r4, r5, pc}
 802c224:	2004462c 	.word	0x2004462c

0802c228 <memchr>:
 802c228:	b2c9      	uxtb	r1, r1
 802c22a:	4603      	mov	r3, r0
 802c22c:	4402      	add	r2, r0
 802c22e:	b510      	push	{r4, lr}
 802c230:	4293      	cmp	r3, r2
 802c232:	4618      	mov	r0, r3
 802c234:	d101      	bne.n	802c23a <memchr+0x12>
 802c236:	2000      	movs	r0, #0
 802c238:	e003      	b.n	802c242 <memchr+0x1a>
 802c23a:	7804      	ldrb	r4, [r0, #0]
 802c23c:	3301      	adds	r3, #1
 802c23e:	428c      	cmp	r4, r1
 802c240:	d1f6      	bne.n	802c230 <memchr+0x8>
 802c242:	bd10      	pop	{r4, pc}

0802c244 <_realloc_r>:
 802c244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802c248:	4607      	mov	r7, r0
 802c24a:	4614      	mov	r4, r2
 802c24c:	460d      	mov	r5, r1
 802c24e:	b921      	cbnz	r1, 802c25a <_realloc_r+0x16>
 802c250:	4611      	mov	r1, r2
 802c252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802c256:	f7fe bea9 	b.w	802afac <_malloc_r>
 802c25a:	b92a      	cbnz	r2, 802c268 <_realloc_r+0x24>
 802c25c:	4625      	mov	r5, r4
 802c25e:	f7ff fa25 	bl	802b6ac <_free_r>
 802c262:	4628      	mov	r0, r5
 802c264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802c268:	f000 f81a 	bl	802c2a0 <_malloc_usable_size_r>
 802c26c:	4284      	cmp	r4, r0
 802c26e:	4606      	mov	r6, r0
 802c270:	d802      	bhi.n	802c278 <_realloc_r+0x34>
 802c272:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802c276:	d8f4      	bhi.n	802c262 <_realloc_r+0x1e>
 802c278:	4621      	mov	r1, r4
 802c27a:	4638      	mov	r0, r7
 802c27c:	f7fe fe96 	bl	802afac <_malloc_r>
 802c280:	4680      	mov	r8, r0
 802c282:	b908      	cbnz	r0, 802c288 <_realloc_r+0x44>
 802c284:	4645      	mov	r5, r8
 802c286:	e7ec      	b.n	802c262 <_realloc_r+0x1e>
 802c288:	42b4      	cmp	r4, r6
 802c28a:	4622      	mov	r2, r4
 802c28c:	4629      	mov	r1, r5
 802c28e:	bf28      	it	cs
 802c290:	4632      	movcs	r2, r6
 802c292:	f7ff f9fd 	bl	802b690 <memcpy>
 802c296:	4629      	mov	r1, r5
 802c298:	4638      	mov	r0, r7
 802c29a:	f7ff fa07 	bl	802b6ac <_free_r>
 802c29e:	e7f1      	b.n	802c284 <_realloc_r+0x40>

0802c2a0 <_malloc_usable_size_r>:
 802c2a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802c2a4:	1f18      	subs	r0, r3, #4
 802c2a6:	2b00      	cmp	r3, #0
 802c2a8:	bfbc      	itt	lt
 802c2aa:	580b      	ldrlt	r3, [r1, r0]
 802c2ac:	18c0      	addlt	r0, r0, r3
 802c2ae:	4770      	bx	lr

0802c2b0 <_init>:
 802c2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c2b2:	bf00      	nop
 802c2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c2b6:	bc08      	pop	{r3}
 802c2b8:	469e      	mov	lr, r3
 802c2ba:	4770      	bx	lr

0802c2bc <_fini>:
 802c2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c2be:	bf00      	nop
 802c2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c2c2:	bc08      	pop	{r3}
 802c2c4:	469e      	mov	lr, r3
 802c2c6:	4770      	bx	lr
