// (c) Copyright 2025 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT
//
// REQUIRES: ryzen_ai_npu1, peano
// RUN: mkdir -p test_npu1_peano
// RUN: cd test_npu1_peano
// RUN: export PEANO_INSTALL_DIR=%PEANO_INSTALL_DIR
// RUN: %PEANO_INSTALL_DIR/bin/clang++ --target=aie2-none-unknown-elf %peano_flags -c %S/mm.cc -o mm.o
// RUN: aie-opt -aie-generate-column-control-overlay="route-shim-to-tile-ctrl=true" %S/base.mlir -o base_overlay.mlir
// RUN: %python aiecc.py --no-xchesscc --no-xbridge --aie-generate-xclbin --xclbin-name=base.xclbin base_overlay.mlir
// RUN: %python %S/aie.py
// RUN: aie-opt -aie-generate-column-control-overlay="route-shim-to-tile-ctrl=true" aie.mlir -o aie_overlay.mlir
// RUN: %python aiecc.py --no-xchesscc --no-xbridge --aie-generate-ctrlpkt --aie-generate-npu-insts --npu-insts-name=aie1_run_seq.bin aie_overlay.mlir
// RUN: mv ctrlpkt_dma_seq.bin aie1_ctrlpkt_dma_seq.bin
// RUN: mv ctrlpkt.bin aie1_ctrlpkt.bin
// RUN: %python %S/aie2.py
// RUN: aie-opt -aie-generate-column-control-overlay="route-shim-to-tile-ctrl=true" aie2.mlir -o aie2_overlay.mlir
// RUN: %python aiecc.py --no-xchesscc --no-xbridge --aie-generate-ctrlpkt --aie-generate-npu-insts --npu-insts-name=aie2_run_seq.bin aie2_overlay.mlir
// RUN: mv ctrlpkt_dma_seq.bin aie2_ctrlpkt_dma_seq.bin
// RUN: mv ctrlpkt.bin aie2_ctrlpkt.bin
// RUN: g++-13 %S/test.cpp -o test.exe -std=c++23 -Wall %test_utils_flags %xrt_flags -lrt -lstdc++ -lboost_program_options -lboost_filesystem
// RUN: %run_on_npu1% ./test.exe
