$date
	Wed Jan  7 21:39:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Full_Subtractor_tb $end
$var wire 1 ! D $end
$var wire 1 " Bout $end
$var reg 1 # Bin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module U1 $end
$var wire 1 # Bin $end
$var wire 1 " Bout $end
$var wire 1 ! D $end
$var wire 1 $ a $end
$var wire 1 % b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
1!
1#
#10
0#
1%
#15
0!
1#
#20
0"
1!
0#
0%
1$
#25
0!
1#
#30
0#
1%
#35
1"
1!
1#
#40
0"
0!
0#
0%
0$
