// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        F_address0,
        F_ce0,
        F_we0,
        F_d0,
        D_address0,
        D_ce0,
        D_q0,
        D_address1,
        D_ce1,
        D_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 12'd1;
parameter    ap_ST_fsm_pp0_stage1 = 12'd2;
parameter    ap_ST_fsm_pp0_stage2 = 12'd4;
parameter    ap_ST_fsm_pp0_stage3 = 12'd8;
parameter    ap_ST_fsm_pp0_stage4 = 12'd16;
parameter    ap_ST_fsm_pp0_stage5 = 12'd32;
parameter    ap_ST_fsm_pp0_stage6 = 12'd64;
parameter    ap_ST_fsm_pp0_stage7 = 12'd128;
parameter    ap_ST_fsm_pp0_stage8 = 12'd256;
parameter    ap_ST_fsm_pp0_stage9 = 12'd512;
parameter    ap_ST_fsm_pp0_stage10 = 12'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [8:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [8:0] F_address0;
output   F_ce0;
output   F_we0;
output  [31:0] F_d0;
output  [9:0] D_address0;
output   D_ce0;
input  [31:0] D_q0;
output  [9:0] D_address1;
output   D_ce1;
input  [31:0] D_q1;

reg ap_idle;
reg[8:0] C_address0;
reg C_ce0;
reg[8:0] C_address1;
reg C_ce1;
reg F_ce0;
reg F_we0;
reg[9:0] D_address0;
reg D_ce0;
reg[9:0] D_address1;
reg D_ce1;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state18_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln36_reg_2121;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_subdone;
reg   [31:0] reg_587;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state14_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state16_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state17_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_591;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_596;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state15_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state13_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_600;
reg   [31:0] reg_604;
reg   [31:0] reg_609;
wire   [47:0] grp_fu_583_p2;
reg   [47:0] reg_614;
wire   [47:0] grp_fu_579_p2;
reg   [47:0] reg_618;
reg   [4:0] i_reg_2110;
wire   [3:0] trunc_ln41_fu_643_p1;
reg   [3:0] trunc_ln41_reg_2116;
wire   [0:0] icmp_ln36_fu_647_p2;
wire   [4:0] add_ln36_fu_662_p2;
reg   [4:0] add_ln36_reg_2125;
wire   [3:0] trunc_ln25_fu_668_p1;
reg   [3:0] trunc_ln25_reg_2131;
wire   [0:0] icmp_ln37_fu_672_p2;
reg   [0:0] icmp_ln37_reg_2136;
wire   [4:0] select_ln36_fu_678_p3;
reg   [4:0] select_ln36_reg_2142;
wire   [8:0] select_ln36_2_fu_757_p3;
reg   [8:0] select_ln36_2_reg_2162;
wire   [6:0] zext_ln39_2_fu_780_p1;
reg   [6:0] zext_ln39_2_reg_2198;
wire  signed [47:0] sext_ln36_fu_848_p1;
wire  signed [47:0] sext_ln36_1_fu_853_p1;
wire   [7:0] zext_ln39_1_fu_878_p1;
reg   [7:0] zext_ln39_1_reg_2257;
wire  signed [47:0] sext_ln41_fu_903_p1;
wire  signed [47:0] sext_ln41_1_fu_908_p1;
wire  signed [47:0] sext_ln36_2_fu_913_p1;
wire  signed [47:0] sext_ln36_3_fu_918_p1;
reg   [31:0] tmp_24_reg_2316;
wire  signed [47:0] sext_ln41_2_fu_973_p1;
wire  signed [47:0] sext_ln41_3_fu_978_p1;
wire  signed [47:0] sext_ln36_4_fu_983_p1;
wire  signed [47:0] sext_ln36_5_fu_988_p1;
reg   [31:0] tmp_25_reg_2361;
wire  signed [47:0] sext_ln41_4_fu_1064_p1;
wire  signed [47:0] sext_ln41_5_fu_1069_p1;
wire  signed [47:0] sext_ln36_6_fu_1074_p1;
wire  signed [47:0] sext_ln36_7_fu_1079_p1;
wire   [8:0] zext_ln39_4_fu_1104_p1;
reg   [8:0] zext_ln39_4_reg_2396;
reg   [31:0] tmp_27_reg_2415;
wire  signed [47:0] sext_ln41_6_fu_1176_p1;
wire  signed [47:0] sext_ln41_7_fu_1181_p1;
wire  signed [47:0] sext_ln36_8_fu_1186_p1;
wire  signed [47:0] sext_ln36_9_fu_1191_p1;
reg   [31:0] tmp_29_reg_2460;
wire  signed [47:0] sext_ln41_8_fu_1283_p1;
wire  signed [47:0] sext_ln41_9_fu_1288_p1;
wire  signed [47:0] sext_ln36_10_fu_1293_p1;
wire  signed [47:0] sext_ln36_11_fu_1298_p1;
reg   [31:0] tmp_31_reg_2505;
wire  signed [47:0] sext_ln41_10_fu_1390_p1;
wire  signed [47:0] sext_ln41_11_fu_1395_p1;
wire  signed [47:0] sext_ln36_12_fu_1400_p1;
wire  signed [47:0] sext_ln36_13_fu_1405_p1;
reg   [31:0] tmp_33_reg_2550;
wire  signed [47:0] sext_ln41_12_fu_1505_p1;
wire  signed [47:0] sext_ln41_13_fu_1510_p1;
wire  signed [47:0] sext_ln36_14_fu_1515_p1;
wire  signed [47:0] sext_ln36_15_fu_1520_p1;
reg   [31:0] tmp_35_reg_2595;
wire  signed [47:0] sext_ln41_14_fu_1620_p1;
wire  signed [47:0] sext_ln41_15_fu_1625_p1;
wire  signed [47:0] sext_ln36_16_fu_1639_p1;
wire  signed [47:0] sext_ln36_17_fu_1644_p1;
wire   [8:0] add_ln36_15_fu_1669_p2;
reg   [8:0] add_ln36_15_reg_2635;
wire   [8:0] add_ln36_16_fu_1674_p2;
reg   [8:0] add_ln36_16_reg_2640;
reg   [31:0] tmp_37_reg_2655;
wire  signed [47:0] sext_ln41_16_fu_1751_p1;
wire  signed [47:0] sext_ln41_17_fu_1756_p1;
wire  signed [47:0] sext_ln36_18_fu_1776_p1;
wire  signed [47:0] sext_ln36_19_fu_1781_p1;
reg   [31:0] tmp_39_reg_2690;
wire  signed [47:0] sext_ln41_18_fu_1841_p1;
wire  signed [47:0] sext_ln41_19_fu_1846_p1;
reg   [31:0] D_load_23_reg_2705;
wire  signed [47:0] sext_ln36_20_fu_1851_p1;
wire  signed [47:0] sext_ln36_21_fu_1856_p1;
reg   [31:0] tmp_41_reg_2720;
wire  signed [47:0] sext_ln41_20_fu_1908_p1;
wire  signed [47:0] sext_ln41_21_fu_1913_p1;
wire  signed [47:0] sext_ln36_22_fu_1918_p1;
wire  signed [47:0] sext_ln36_23_fu_1923_p1;
wire   [8:0] grp_fu_2082_p3;
reg   [8:0] add_ln39_reg_2745;
reg   [31:0] tmp_43_reg_2750;
wire  signed [47:0] sext_ln41_22_fu_1975_p1;
wire  signed [47:0] sext_ln41_23_fu_1980_p1;
reg   [31:0] tmp_45_reg_2765;
reg   [31:0] trunc_ln41_s_reg_2770;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_1_cast_fu_686_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln41_41_fu_699_p1;
wire   [63:0] zext_ln41_2_fu_764_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln41_3_fu_775_p1;
wire   [63:0] zext_ln41_26_fu_792_p1;
wire   [63:0] zext_ln41_27_fu_803_p1;
wire   [63:0] zext_ln41_4_fu_813_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln41_5_fu_823_p1;
wire   [63:0] zext_ln41_28_fu_833_p1;
wire   [63:0] zext_ln41_29_fu_843_p1;
wire   [63:0] zext_ln41_6_fu_863_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln41_7_fu_873_p1;
wire   [63:0] zext_ln41_30_fu_887_p1;
wire   [63:0] zext_ln41_31_fu_898_p1;
wire   [63:0] zext_ln41_8_fu_928_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln41_9_fu_938_p1;
wire   [63:0] zext_ln41_32_fu_948_p1;
wire   [63:0] zext_ln41_33_fu_958_p1;
wire   [63:0] zext_ln41_10_fu_998_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln41_11_fu_1008_p1;
wire   [63:0] zext_ln41_34_fu_1022_p1;
wire   [63:0] zext_ln41_35_fu_1036_p1;
wire   [63:0] zext_ln41_12_fu_1089_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln41_13_fu_1099_p1;
wire   [63:0] zext_ln41_36_fu_1113_p1;
wire   [63:0] zext_ln41_37_fu_1124_p1;
wire   [63:0] zext_ln41_14_fu_1201_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln41_15_fu_1211_p1;
wire   [63:0] zext_ln41_38_fu_1221_p1;
wire   [63:0] zext_ln41_39_fu_1231_p1;
wire   [63:0] zext_ln41_16_fu_1308_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln41_17_fu_1318_p1;
wire   [63:0] zext_ln41_40_fu_1328_p1;
wire   [63:0] zext_ln41_42_fu_1338_p1;
wire   [63:0] zext_ln41_18_fu_1415_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln41_19_fu_1425_p1;
wire   [63:0] zext_ln41_43_fu_1439_p1;
wire   [63:0] zext_ln41_44_fu_1453_p1;
wire   [63:0] zext_ln41_20_fu_1530_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln41_21_fu_1540_p1;
wire   [63:0] zext_ln41_45_fu_1554_p1;
wire   [63:0] zext_ln41_46_fu_1568_p1;
wire   [63:0] zext_ln41_22_fu_1654_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln41_23_fu_1664_p1;
wire   [63:0] zext_ln41_47_fu_1688_p1;
wire   [63:0] zext_ln41_48_fu_1699_p1;
wire   [63:0] zext_ln41_24_fu_1786_p1;
wire   [63:0] zext_ln41_25_fu_1790_p1;
wire   [63:0] zext_ln39_5_fu_2078_p1;
reg   [4:0] j_fu_152;
wire   [4:0] add_ln37_fu_1761_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_1_fu_156;
wire   [4:0] select_ln36_1_fu_1630_p3;
reg   [4:0] ap_sig_allocacmp_i;
reg   [8:0] indvar_flatten58_fu_160;
wire   [8:0] add_ln36_17_fu_653_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten58_load;
reg  signed [31:0] grp_fu_579_p0;
reg  signed [31:0] grp_fu_579_p1;
reg  signed [31:0] grp_fu_583_p0;
reg  signed [31:0] grp_fu_583_p1;
wire   [8:0] tmp_30_cast_fu_691_p3;
wire   [7:0] tmp_21_fu_716_p3;
wire   [8:0] tmp_s_fu_709_p3;
wire   [8:0] zext_ln41_fu_723_p1;
wire   [7:0] tmp_23_fu_740_p3;
wire   [8:0] tmp_22_fu_733_p3;
wire   [8:0] zext_ln41_1_fu_747_p1;
wire   [8:0] sub_ln41_1_fu_751_p2;
wire   [8:0] sub_ln41_fu_727_p2;
wire   [8:0] or_ln36_fu_769_p2;
wire   [5:0] zext_ln39_3_fu_783_p1;
wire   [5:0] add_ln41_23_fu_786_p2;
wire   [6:0] add_ln41_24_fu_797_p2;
wire   [8:0] or_ln36_1_fu_808_p2;
wire   [8:0] or_ln36_2_fu_818_p2;
wire   [6:0] add_ln41_25_fu_828_p2;
wire   [6:0] add_ln41_26_fu_838_p2;
wire   [8:0] or_ln36_3_fu_858_p2;
wire   [8:0] or_ln36_4_fu_868_p2;
wire   [7:0] add_ln41_27_fu_881_p2;
wire   [7:0] add_ln41_28_fu_892_p2;
wire   [8:0] or_ln36_5_fu_923_p2;
wire   [8:0] or_ln36_6_fu_933_p2;
wire   [7:0] add_ln41_29_fu_943_p2;
wire   [7:0] add_ln41_30_fu_953_p2;
wire   [8:0] add_ln36_1_fu_993_p2;
wire   [8:0] add_ln36_2_fu_1003_p2;
wire   [6:0] add_ln41_31_fu_1013_p2;
wire  signed [7:0] sext_ln41_24_fu_1018_p1;
wire   [6:0] add_ln41_32_fu_1027_p2;
wire  signed [7:0] sext_ln41_25_fu_1032_p1;
wire   [47:0] shl_ln1_fu_1041_p3;
wire   [47:0] add_ln41_fu_1048_p2;
wire   [8:0] add_ln36_3_fu_1084_p2;
wire   [8:0] add_ln36_4_fu_1094_p2;
wire   [8:0] add_ln41_33_fu_1107_p2;
wire   [8:0] add_ln41_34_fu_1118_p2;
wire   [47:0] shl_ln41_1_fu_1129_p3;
wire   [47:0] add_ln41_1_fu_1136_p2;
wire   [31:0] tmp_26_fu_1142_p4;
wire   [47:0] shl_ln41_2_fu_1152_p3;
wire   [47:0] add_ln41_2_fu_1160_p2;
wire   [8:0] add_ln36_5_fu_1196_p2;
wire   [8:0] add_ln36_6_fu_1206_p2;
wire   [8:0] add_ln41_35_fu_1216_p2;
wire   [8:0] add_ln41_36_fu_1226_p2;
wire   [47:0] shl_ln41_3_fu_1236_p3;
wire   [47:0] add_ln41_3_fu_1243_p2;
wire   [31:0] tmp_28_fu_1249_p4;
wire   [47:0] shl_ln41_4_fu_1259_p3;
wire   [47:0] add_ln41_4_fu_1267_p2;
wire   [8:0] add_ln36_7_fu_1303_p2;
wire   [8:0] add_ln36_8_fu_1313_p2;
wire   [8:0] add_ln41_37_fu_1323_p2;
wire   [8:0] add_ln41_38_fu_1333_p2;
wire   [47:0] shl_ln41_5_fu_1343_p3;
wire   [47:0] add_ln41_5_fu_1350_p2;
wire   [31:0] tmp_30_fu_1356_p4;
wire   [47:0] shl_ln41_6_fu_1366_p3;
wire   [47:0] add_ln41_6_fu_1374_p2;
wire   [8:0] add_ln36_9_fu_1410_p2;
wire   [8:0] add_ln36_10_fu_1420_p2;
wire   [7:0] add_ln41_39_fu_1430_p2;
wire  signed [8:0] sext_ln41_26_fu_1435_p1;
wire   [7:0] add_ln41_40_fu_1444_p2;
wire  signed [8:0] sext_ln41_27_fu_1449_p1;
wire   [47:0] shl_ln41_7_fu_1458_p3;
wire   [47:0] add_ln41_7_fu_1465_p2;
wire   [31:0] tmp_32_fu_1471_p4;
wire   [47:0] shl_ln41_8_fu_1481_p3;
wire   [47:0] add_ln41_8_fu_1489_p2;
wire   [8:0] add_ln36_11_fu_1525_p2;
wire   [8:0] add_ln36_12_fu_1535_p2;
wire   [7:0] add_ln41_41_fu_1545_p2;
wire  signed [8:0] sext_ln41_28_fu_1550_p1;
wire   [6:0] add_ln41_42_fu_1559_p2;
wire  signed [8:0] sext_ln41_29_fu_1564_p1;
wire   [47:0] shl_ln41_9_fu_1573_p3;
wire   [47:0] add_ln41_9_fu_1580_p2;
wire   [31:0] tmp_34_fu_1586_p4;
wire   [47:0] shl_ln41_s_fu_1596_p3;
wire   [47:0] add_ln41_10_fu_1604_p2;
wire   [8:0] add_ln36_13_fu_1649_p2;
wire   [8:0] add_ln36_14_fu_1659_p2;
wire   [9:0] zext_ln39_fu_1679_p1;
wire   [9:0] add_ln41_43_fu_1682_p2;
wire   [9:0] add_ln41_44_fu_1693_p2;
wire   [47:0] shl_ln41_10_fu_1704_p3;
wire   [47:0] add_ln41_11_fu_1711_p2;
wire   [31:0] tmp_36_fu_1717_p4;
wire   [47:0] shl_ln41_11_fu_1727_p3;
wire   [47:0] add_ln41_12_fu_1735_p2;
wire   [47:0] shl_ln41_12_fu_1794_p3;
wire   [47:0] add_ln41_13_fu_1801_p2;
wire   [31:0] tmp_38_fu_1807_p4;
wire   [47:0] shl_ln41_13_fu_1817_p3;
wire   [47:0] add_ln41_14_fu_1825_p2;
wire   [47:0] shl_ln41_14_fu_1861_p3;
wire   [47:0] add_ln41_15_fu_1868_p2;
wire   [31:0] tmp_40_fu_1874_p4;
wire   [47:0] shl_ln41_15_fu_1884_p3;
wire   [47:0] add_ln41_16_fu_1892_p2;
wire   [47:0] shl_ln41_16_fu_1928_p3;
wire   [47:0] add_ln41_17_fu_1935_p2;
wire   [31:0] tmp_42_fu_1941_p4;
wire   [47:0] shl_ln41_17_fu_1951_p3;
wire   [47:0] add_ln41_18_fu_1959_p2;
wire   [47:0] shl_ln41_18_fu_1984_p3;
wire   [47:0] add_ln41_19_fu_1991_p2;
wire   [31:0] tmp_44_fu_1997_p4;
wire   [47:0] shl_ln41_19_fu_2007_p3;
wire   [47:0] add_ln41_20_fu_2015_p2;
wire   [47:0] shl_ln41_20_fu_2031_p3;
wire   [47:0] add_ln41_21_fu_2038_p2;
wire   [31:0] tmp_46_fu_2044_p4;
wire   [47:0] shl_ln41_21_fu_2054_p3;
wire   [47:0] add_ln41_22_fu_2062_p2;
wire   [4:0] grp_fu_2082_p0;
wire   [4:0] grp_fu_2082_p1;
wire   [4:0] grp_fu_2082_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [11:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_2082_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_3mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_579_p0),
    .din1(grp_fu_579_p1),
    .ce(1'b1),
    .dout(grp_fu_579_p2)
);

kernel_3mm_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_583_p0),
    .din1(grp_fu_583_p1),
    .ce(1'b1),
    .dout(grp_fu_583_p2)
);

kernel_3mm_mac_muladd_5ns_5ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_5ns_5ns_5ns_9_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2082_p0),
    .din1(grp_fu_2082_p1),
    .din2(grp_fu_2082_p2),
    .ce(1'b1),
    .dout(grp_fu_2082_p3)
);

kernel_3mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_fu_156 <= 5'd0;
    end else if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        i_1_fu_156 <= select_ln36_1_fu_1630_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln36_fu_647_p2 == 1'd0))) begin
            indvar_flatten58_fu_160 <= add_ln36_17_fu_653_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten58_fu_160 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_152 <= 5'd0;
    end else if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        j_fu_152 <= add_ln37_fu_1761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            reg_591 <= D_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_591 <= D_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_604 <= D_q0;
    end else if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        reg_604 <= D_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_609 <= D_q1;
    end else if ((((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_609 <= D_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        D_load_23_reg_2705 <= D_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln36_15_reg_2635[8 : 3] <= add_ln36_15_fu_1669_p2[8 : 3];
        add_ln36_16_reg_2640[8 : 3] <= add_ln36_16_fu_1674_p2[8 : 3];
        tmp_37_reg_2655 <= {{add_ln41_12_fu_1735_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln36_fu_647_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln36_reg_2125 <= add_ln36_fu_662_p2;
        icmp_ln37_reg_2136 <= icmp_ln37_fu_672_p2;
        select_ln36_reg_2142 <= select_ln36_fu_678_p3;
        trunc_ln25_reg_2131 <= trunc_ln25_fu_668_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln39_reg_2745 <= grp_fu_2082_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2110 <= ap_sig_allocacmp_i;
        icmp_ln36_reg_2121 <= icmp_ln36_fu_647_p2;
        tmp_39_reg_2690 <= {{add_ln41_14_fu_1825_p2[47:16]}};
        trunc_ln41_reg_2116 <= trunc_ln41_fu_643_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_587 <= D_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_596 <= C_q1;
        reg_600 <= C_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_614 <= grp_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_618 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln36_2_reg_2162[8 : 3] <= select_ln36_2_fu_757_p3[8 : 3];
        zext_ln39_2_reg_2198[4 : 0] <= zext_ln39_2_fu_780_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_24_reg_2316 <= {{grp_fu_579_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_25_reg_2361 <= {{add_ln41_fu_1048_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_27_reg_2415 <= {{add_ln41_2_fu_1160_p2[47:16]}};
        zext_ln39_4_reg_2396[4 : 0] <= zext_ln39_4_fu_1104_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_29_reg_2460 <= {{add_ln41_4_fu_1267_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_31_reg_2505 <= {{add_ln41_6_fu_1374_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_33_reg_2550 <= {{add_ln41_8_fu_1489_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_35_reg_2595 <= {{add_ln41_10_fu_1604_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_41_reg_2720 <= {{add_ln41_16_fu_1892_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_43_reg_2750 <= {{add_ln41_18_fu_1959_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_45_reg_2765 <= {{add_ln41_20_fu_2015_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln41_s_reg_2770 <= {{add_ln41_22_fu_2062_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln39_1_reg_2257[4 : 0] <= zext_ln39_1_fu_878_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0 = zext_ln41_25_fu_1790_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        C_address0 = zext_ln41_23_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        C_address0 = zext_ln41_21_fu_1540_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        C_address0 = zext_ln41_19_fu_1425_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        C_address0 = zext_ln41_17_fu_1318_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address0 = zext_ln41_15_fu_1211_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address0 = zext_ln41_13_fu_1099_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address0 = zext_ln41_11_fu_1008_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address0 = zext_ln41_9_fu_938_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0 = zext_ln41_7_fu_873_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0 = zext_ln41_5_fu_823_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0 = zext_ln41_3_fu_775_p1;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1 = zext_ln41_24_fu_1786_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        C_address1 = zext_ln41_22_fu_1654_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        C_address1 = zext_ln41_20_fu_1530_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        C_address1 = zext_ln41_18_fu_1415_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        C_address1 = zext_ln41_16_fu_1308_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        C_address1 = zext_ln41_14_fu_1201_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        C_address1 = zext_ln41_12_fu_1089_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        C_address1 = zext_ln41_10_fu_998_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address1 = zext_ln41_8_fu_928_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1 = zext_ln41_6_fu_863_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1 = zext_ln41_4_fu_813_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1 = zext_ln41_2_fu_764_p1;
    end else begin
        C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce1 = 1'b1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            D_address0 = zext_ln41_48_fu_1699_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            D_address0 = zext_ln41_46_fu_1568_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            D_address0 = zext_ln41_44_fu_1453_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            D_address0 = zext_ln41_42_fu_1338_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            D_address0 = zext_ln41_39_fu_1231_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            D_address0 = zext_ln41_37_fu_1124_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            D_address0 = zext_ln41_35_fu_1036_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            D_address0 = zext_ln41_33_fu_958_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            D_address0 = zext_ln41_31_fu_898_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            D_address0 = zext_ln41_29_fu_843_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            D_address0 = zext_ln41_27_fu_803_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            D_address0 = zext_ln41_41_fu_699_p1;
        end else begin
            D_address0 = 'bx;
        end
    end else begin
        D_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            D_address1 = zext_ln41_47_fu_1688_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            D_address1 = zext_ln41_45_fu_1554_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            D_address1 = zext_ln41_43_fu_1439_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            D_address1 = zext_ln41_40_fu_1328_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            D_address1 = zext_ln41_38_fu_1221_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            D_address1 = zext_ln41_36_fu_1113_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            D_address1 = zext_ln41_34_fu_1022_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            D_address1 = zext_ln41_32_fu_948_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            D_address1 = zext_ln41_30_fu_887_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            D_address1 = zext_ln41_28_fu_833_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            D_address1 = zext_ln41_26_fu_792_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            D_address1 = j_1_cast_fu_686_p1;
        end else begin
            D_address1 = 'bx;
        end
    end else begin
        D_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        D_ce1 = 1'b1;
    end else begin
        D_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        F_ce0 = 1'b1;
    end else begin
        F_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        F_we0 = 1'b1;
    end else begin
        F_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_reg_2121 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 5'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_156;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten58_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten58_load = indvar_flatten58_fu_160;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_579_p0 = sext_ln41_22_fu_1975_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_579_p0 = sext_ln41_20_fu_1908_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_p0 = sext_ln41_18_fu_1841_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_579_p0 = sext_ln41_16_fu_1751_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_579_p0 = sext_ln41_14_fu_1620_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_579_p0 = sext_ln41_12_fu_1505_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_579_p0 = sext_ln41_10_fu_1390_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_579_p0 = sext_ln41_8_fu_1283_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_579_p0 = sext_ln41_6_fu_1176_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_579_p0 = sext_ln41_4_fu_1064_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_579_p0 = sext_ln41_2_fu_973_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_579_p0 = sext_ln41_fu_903_p1;
    end else begin
        grp_fu_579_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_579_p1 = sext_ln36_22_fu_1918_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_579_p1 = sext_ln36_20_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_579_p1 = sext_ln36_18_fu_1776_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_579_p1 = sext_ln36_16_fu_1639_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_579_p1 = sext_ln36_14_fu_1515_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_579_p1 = sext_ln36_12_fu_1400_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_579_p1 = sext_ln36_10_fu_1293_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_579_p1 = sext_ln36_8_fu_1186_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_579_p1 = sext_ln36_6_fu_1074_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_579_p1 = sext_ln36_4_fu_983_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_579_p1 = sext_ln36_2_fu_913_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_579_p1 = sext_ln36_fu_848_p1;
    end else begin
        grp_fu_579_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_583_p0 = sext_ln41_23_fu_1980_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_583_p0 = sext_ln41_21_fu_1913_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_583_p0 = sext_ln41_19_fu_1846_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_583_p0 = sext_ln41_17_fu_1756_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_583_p0 = sext_ln41_15_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_583_p0 = sext_ln41_13_fu_1510_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_583_p0 = sext_ln41_11_fu_1395_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_583_p0 = sext_ln41_9_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_583_p0 = sext_ln41_7_fu_1181_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_583_p0 = sext_ln41_5_fu_1069_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_583_p0 = sext_ln41_3_fu_978_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_583_p0 = sext_ln41_1_fu_908_p1;
    end else begin
        grp_fu_583_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_583_p1 = sext_ln36_23_fu_1923_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_583_p1 = sext_ln36_21_fu_1856_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_583_p1 = sext_ln36_19_fu_1781_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_583_p1 = sext_ln36_17_fu_1644_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_583_p1 = sext_ln36_15_fu_1520_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_583_p1 = sext_ln36_13_fu_1405_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_583_p1 = sext_ln36_11_fu_1298_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_583_p1 = sext_ln36_9_fu_1191_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_583_p1 = sext_ln36_7_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_583_p1 = sext_ln36_5_fu_988_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_583_p1 = sext_ln36_3_fu_918_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_583_p1 = sext_ln36_1_fu_853_p1;
    end else begin
        grp_fu_583_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F_address0 = zext_ln39_5_fu_2078_p1;

assign F_d0 = trunc_ln41_s_reg_2770;

assign add_ln36_10_fu_1420_p2 = (select_ln36_2_reg_2162 + 9'd17);

assign add_ln36_11_fu_1525_p2 = (select_ln36_2_reg_2162 + 9'd18);

assign add_ln36_12_fu_1535_p2 = (select_ln36_2_reg_2162 + 9'd19);

assign add_ln36_13_fu_1649_p2 = (select_ln36_2_reg_2162 + 9'd20);

assign add_ln36_14_fu_1659_p2 = (select_ln36_2_reg_2162 + 9'd21);

assign add_ln36_15_fu_1669_p2 = (select_ln36_2_reg_2162 + 9'd22);

assign add_ln36_16_fu_1674_p2 = (select_ln36_2_reg_2162 + 9'd23);

assign add_ln36_17_fu_653_p2 = (ap_sig_allocacmp_indvar_flatten58_load + 9'd1);

assign add_ln36_1_fu_993_p2 = (select_ln36_2_reg_2162 + 9'd8);

assign add_ln36_2_fu_1003_p2 = (select_ln36_2_reg_2162 + 9'd9);

assign add_ln36_3_fu_1084_p2 = (select_ln36_2_reg_2162 + 9'd10);

assign add_ln36_4_fu_1094_p2 = (select_ln36_2_reg_2162 + 9'd11);

assign add_ln36_5_fu_1196_p2 = (select_ln36_2_reg_2162 + 9'd12);

assign add_ln36_6_fu_1206_p2 = (select_ln36_2_reg_2162 + 9'd13);

assign add_ln36_7_fu_1303_p2 = (select_ln36_2_reg_2162 + 9'd14);

assign add_ln36_8_fu_1313_p2 = (select_ln36_2_reg_2162 + 9'd15);

assign add_ln36_9_fu_1410_p2 = (select_ln36_2_reg_2162 + 9'd16);

assign add_ln36_fu_662_p2 = (ap_sig_allocacmp_i + 5'd1);

assign add_ln37_fu_1761_p2 = (select_ln36_reg_2142 + 5'd1);

assign add_ln41_10_fu_1604_p2 = (shl_ln41_s_fu_1596_p3 + reg_614);

assign add_ln41_11_fu_1711_p2 = (shl_ln41_10_fu_1704_p3 + reg_618);

assign add_ln41_12_fu_1735_p2 = (shl_ln41_11_fu_1727_p3 + reg_614);

assign add_ln41_13_fu_1801_p2 = (shl_ln41_12_fu_1794_p3 + reg_618);

assign add_ln41_14_fu_1825_p2 = (shl_ln41_13_fu_1817_p3 + reg_614);

assign add_ln41_15_fu_1868_p2 = (shl_ln41_14_fu_1861_p3 + reg_618);

assign add_ln41_16_fu_1892_p2 = (shl_ln41_15_fu_1884_p3 + reg_614);

assign add_ln41_17_fu_1935_p2 = (shl_ln41_16_fu_1928_p3 + reg_618);

assign add_ln41_18_fu_1959_p2 = (shl_ln41_17_fu_1951_p3 + reg_614);

assign add_ln41_19_fu_1991_p2 = (shl_ln41_18_fu_1984_p3 + reg_618);

assign add_ln41_1_fu_1136_p2 = (shl_ln41_1_fu_1129_p3 + reg_618);

assign add_ln41_20_fu_2015_p2 = (shl_ln41_19_fu_2007_p3 + reg_614);

assign add_ln41_21_fu_2038_p2 = (shl_ln41_20_fu_2031_p3 + reg_618);

assign add_ln41_22_fu_2062_p2 = (shl_ln41_21_fu_2054_p3 + reg_614);

assign add_ln41_23_fu_786_p2 = (zext_ln39_3_fu_783_p1 + 6'd22);

assign add_ln41_24_fu_797_p2 = (zext_ln39_2_fu_780_p1 + 7'd44);

assign add_ln41_25_fu_828_p2 = ($signed(zext_ln39_2_reg_2198) + $signed(7'd66));

assign add_ln41_26_fu_838_p2 = ($signed(zext_ln39_2_reg_2198) + $signed(7'd88));

assign add_ln41_27_fu_881_p2 = (zext_ln39_1_fu_878_p1 + 8'd110);

assign add_ln41_28_fu_892_p2 = ($signed(zext_ln39_1_fu_878_p1) + $signed(8'd132));

assign add_ln41_29_fu_943_p2 = ($signed(zext_ln39_1_reg_2257) + $signed(8'd154));

assign add_ln41_2_fu_1160_p2 = (shl_ln41_2_fu_1152_p3 + reg_614);

assign add_ln41_30_fu_953_p2 = ($signed(zext_ln39_1_reg_2257) + $signed(8'd176));

assign add_ln41_31_fu_1013_p2 = ($signed(zext_ln39_2_reg_2198) + $signed(7'd70));

assign add_ln41_32_fu_1027_p2 = ($signed(zext_ln39_2_reg_2198) + $signed(7'd92));

assign add_ln41_33_fu_1107_p2 = (zext_ln39_4_fu_1104_p1 + 9'd242);

assign add_ln41_34_fu_1118_p2 = ($signed(zext_ln39_4_fu_1104_p1) + $signed(9'd264));

assign add_ln41_35_fu_1216_p2 = ($signed(zext_ln39_4_reg_2396) + $signed(9'd286));

assign add_ln41_36_fu_1226_p2 = ($signed(zext_ln39_4_reg_2396) + $signed(9'd308));

assign add_ln41_37_fu_1323_p2 = ($signed(zext_ln39_4_reg_2396) + $signed(9'd330));

assign add_ln41_38_fu_1333_p2 = ($signed(zext_ln39_4_reg_2396) + $signed(9'd374));

assign add_ln41_39_fu_1430_p2 = ($signed(zext_ln39_1_reg_2257) + $signed(8'd140));

assign add_ln41_3_fu_1243_p2 = (shl_ln41_3_fu_1236_p3 + reg_618);

assign add_ln41_40_fu_1444_p2 = ($signed(zext_ln39_1_reg_2257) + $signed(8'd162));

assign add_ln41_41_fu_1545_p2 = ($signed(zext_ln39_1_reg_2257) + $signed(8'd184));

assign add_ln41_42_fu_1559_p2 = ($signed(zext_ln39_2_reg_2198) + $signed(7'd78));

assign add_ln41_43_fu_1682_p2 = (zext_ln39_fu_1679_p1 + 10'd484);

assign add_ln41_44_fu_1693_p2 = (zext_ln39_fu_1679_p1 + 10'd506);

assign add_ln41_4_fu_1267_p2 = (shl_ln41_4_fu_1259_p3 + reg_614);

assign add_ln41_5_fu_1350_p2 = (shl_ln41_5_fu_1343_p3 + reg_618);

assign add_ln41_6_fu_1374_p2 = (shl_ln41_6_fu_1366_p3 + reg_614);

assign add_ln41_7_fu_1465_p2 = (shl_ln41_7_fu_1458_p3 + reg_618);

assign add_ln41_8_fu_1489_p2 = (shl_ln41_8_fu_1481_p3 + reg_614);

assign add_ln41_9_fu_1580_p2 = (shl_ln41_9_fu_1573_p3 + reg_618);

assign add_ln41_fu_1048_p2 = (shl_ln1_fu_1041_p3 + reg_614);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign grp_fu_2082_p0 = grp_fu_2082_p00;

assign grp_fu_2082_p00 = select_ln36_1_fu_1630_p3;

assign grp_fu_2082_p1 = 9'd22;

assign grp_fu_2082_p2 = zext_ln39_4_reg_2396;

assign icmp_ln36_fu_647_p2 = ((ap_sig_allocacmp_indvar_flatten58_load == 9'd396) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_672_p2 = ((ap_sig_allocacmp_j_load == 5'd22) ? 1'b1 : 1'b0);

assign j_1_cast_fu_686_p1 = select_ln36_fu_678_p3;

assign or_ln36_1_fu_808_p2 = (select_ln36_2_reg_2162 | 9'd2);

assign or_ln36_2_fu_818_p2 = (select_ln36_2_reg_2162 | 9'd3);

assign or_ln36_3_fu_858_p2 = (select_ln36_2_reg_2162 | 9'd4);

assign or_ln36_4_fu_868_p2 = (select_ln36_2_reg_2162 | 9'd5);

assign or_ln36_5_fu_923_p2 = (select_ln36_2_reg_2162 | 9'd6);

assign or_ln36_6_fu_933_p2 = (select_ln36_2_reg_2162 | 9'd7);

assign or_ln36_fu_769_p2 = (select_ln36_2_fu_757_p3 | 9'd1);

assign select_ln36_1_fu_1630_p3 = ((icmp_ln37_reg_2136[0:0] == 1'b1) ? add_ln36_reg_2125 : i_reg_2110);

assign select_ln36_2_fu_757_p3 = ((icmp_ln37_reg_2136[0:0] == 1'b1) ? sub_ln41_1_fu_751_p2 : sub_ln41_fu_727_p2);

assign select_ln36_fu_678_p3 = ((icmp_ln37_fu_672_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln36_10_fu_1293_p1 = $signed(reg_596);

assign sext_ln36_11_fu_1298_p1 = $signed(reg_600);

assign sext_ln36_12_fu_1400_p1 = $signed(reg_596);

assign sext_ln36_13_fu_1405_p1 = $signed(reg_600);

assign sext_ln36_14_fu_1515_p1 = $signed(reg_596);

assign sext_ln36_15_fu_1520_p1 = $signed(reg_600);

assign sext_ln36_16_fu_1639_p1 = $signed(reg_596);

assign sext_ln36_17_fu_1644_p1 = $signed(reg_600);

assign sext_ln36_18_fu_1776_p1 = $signed(reg_596);

assign sext_ln36_19_fu_1781_p1 = $signed(reg_600);

assign sext_ln36_1_fu_853_p1 = $signed(reg_600);

assign sext_ln36_20_fu_1851_p1 = $signed(reg_596);

assign sext_ln36_21_fu_1856_p1 = $signed(reg_600);

assign sext_ln36_22_fu_1918_p1 = $signed(reg_596);

assign sext_ln36_23_fu_1923_p1 = $signed(reg_600);

assign sext_ln36_2_fu_913_p1 = $signed(reg_596);

assign sext_ln36_3_fu_918_p1 = $signed(reg_600);

assign sext_ln36_4_fu_983_p1 = $signed(reg_596);

assign sext_ln36_5_fu_988_p1 = $signed(reg_600);

assign sext_ln36_6_fu_1074_p1 = $signed(reg_596);

assign sext_ln36_7_fu_1079_p1 = $signed(reg_600);

assign sext_ln36_8_fu_1186_p1 = $signed(reg_596);

assign sext_ln36_9_fu_1191_p1 = $signed(reg_600);

assign sext_ln36_fu_848_p1 = $signed(reg_596);

assign sext_ln41_10_fu_1390_p1 = $signed(reg_609);

assign sext_ln41_11_fu_1395_p1 = $signed(reg_587);

assign sext_ln41_12_fu_1505_p1 = $signed(reg_604);

assign sext_ln41_13_fu_1510_p1 = $signed(reg_587);

assign sext_ln41_14_fu_1620_p1 = $signed(reg_609);

assign sext_ln41_15_fu_1625_p1 = $signed(reg_587);

assign sext_ln41_16_fu_1751_p1 = $signed(reg_591);

assign sext_ln41_17_fu_1756_p1 = $signed(reg_604);

assign sext_ln41_18_fu_1841_p1 = $signed(reg_587);

assign sext_ln41_19_fu_1846_p1 = $signed(reg_609);

assign sext_ln41_1_fu_908_p1 = $signed(reg_604);

assign sext_ln41_20_fu_1908_p1 = $signed(reg_591);

assign sext_ln41_21_fu_1913_p1 = $signed(reg_604);

assign sext_ln41_22_fu_1975_p1 = $signed(reg_609);

assign sext_ln41_23_fu_1980_p1 = $signed(D_load_23_reg_2705);

assign sext_ln41_24_fu_1018_p1 = $signed(add_ln41_31_fu_1013_p2);

assign sext_ln41_25_fu_1032_p1 = $signed(add_ln41_32_fu_1027_p2);

assign sext_ln41_26_fu_1435_p1 = $signed(add_ln41_39_fu_1430_p2);

assign sext_ln41_27_fu_1449_p1 = $signed(add_ln41_40_fu_1444_p2);

assign sext_ln41_28_fu_1550_p1 = $signed(add_ln41_41_fu_1545_p2);

assign sext_ln41_29_fu_1564_p1 = $signed(add_ln41_42_fu_1559_p2);

assign sext_ln41_2_fu_973_p1 = $signed(reg_609);

assign sext_ln41_3_fu_978_p1 = $signed(reg_587);

assign sext_ln41_4_fu_1064_p1 = $signed(reg_604);

assign sext_ln41_5_fu_1069_p1 = $signed(reg_587);

assign sext_ln41_6_fu_1176_p1 = $signed(reg_609);

assign sext_ln41_7_fu_1181_p1 = $signed(reg_587);

assign sext_ln41_8_fu_1283_p1 = $signed(reg_604);

assign sext_ln41_9_fu_1288_p1 = $signed(reg_587);

assign sext_ln41_fu_903_p1 = $signed(reg_587);

assign shl_ln1_fu_1041_p3 = {{tmp_24_reg_2316}, {16'd0}};

assign shl_ln41_10_fu_1704_p3 = {{tmp_35_reg_2595}, {16'd0}};

assign shl_ln41_11_fu_1727_p3 = {{tmp_36_fu_1717_p4}, {16'd0}};

assign shl_ln41_12_fu_1794_p3 = {{tmp_37_reg_2655}, {16'd0}};

assign shl_ln41_13_fu_1817_p3 = {{tmp_38_fu_1807_p4}, {16'd0}};

assign shl_ln41_14_fu_1861_p3 = {{tmp_39_reg_2690}, {16'd0}};

assign shl_ln41_15_fu_1884_p3 = {{tmp_40_fu_1874_p4}, {16'd0}};

assign shl_ln41_16_fu_1928_p3 = {{tmp_41_reg_2720}, {16'd0}};

assign shl_ln41_17_fu_1951_p3 = {{tmp_42_fu_1941_p4}, {16'd0}};

assign shl_ln41_18_fu_1984_p3 = {{tmp_43_reg_2750}, {16'd0}};

assign shl_ln41_19_fu_2007_p3 = {{tmp_44_fu_1997_p4}, {16'd0}};

assign shl_ln41_1_fu_1129_p3 = {{tmp_25_reg_2361}, {16'd0}};

assign shl_ln41_20_fu_2031_p3 = {{tmp_45_reg_2765}, {16'd0}};

assign shl_ln41_21_fu_2054_p3 = {{tmp_46_fu_2044_p4}, {16'd0}};

assign shl_ln41_2_fu_1152_p3 = {{tmp_26_fu_1142_p4}, {16'd0}};

assign shl_ln41_3_fu_1236_p3 = {{tmp_27_reg_2415}, {16'd0}};

assign shl_ln41_4_fu_1259_p3 = {{tmp_28_fu_1249_p4}, {16'd0}};

assign shl_ln41_5_fu_1343_p3 = {{tmp_29_reg_2460}, {16'd0}};

assign shl_ln41_6_fu_1366_p3 = {{tmp_30_fu_1356_p4}, {16'd0}};

assign shl_ln41_7_fu_1458_p3 = {{tmp_31_reg_2505}, {16'd0}};

assign shl_ln41_8_fu_1481_p3 = {{tmp_32_fu_1471_p4}, {16'd0}};

assign shl_ln41_9_fu_1573_p3 = {{tmp_33_reg_2550}, {16'd0}};

assign shl_ln41_s_fu_1596_p3 = {{tmp_34_fu_1586_p4}, {16'd0}};

assign sub_ln41_1_fu_751_p2 = (tmp_22_fu_733_p3 - zext_ln41_1_fu_747_p1);

assign sub_ln41_fu_727_p2 = (tmp_s_fu_709_p3 - zext_ln41_fu_723_p1);

assign tmp_21_fu_716_p3 = {{i_reg_2110}, {3'd0}};

assign tmp_22_fu_733_p3 = {{trunc_ln25_reg_2131}, {5'd0}};

assign tmp_23_fu_740_p3 = {{add_ln36_reg_2125}, {3'd0}};

assign tmp_26_fu_1142_p4 = {{add_ln41_1_fu_1136_p2[47:16]}};

assign tmp_28_fu_1249_p4 = {{add_ln41_3_fu_1243_p2[47:16]}};

assign tmp_30_cast_fu_691_p3 = {{4'd11}, {select_ln36_fu_678_p3}};

assign tmp_30_fu_1356_p4 = {{add_ln41_5_fu_1350_p2[47:16]}};

assign tmp_32_fu_1471_p4 = {{add_ln41_7_fu_1465_p2[47:16]}};

assign tmp_34_fu_1586_p4 = {{add_ln41_9_fu_1580_p2[47:16]}};

assign tmp_36_fu_1717_p4 = {{add_ln41_11_fu_1711_p2[47:16]}};

assign tmp_38_fu_1807_p4 = {{add_ln41_13_fu_1801_p2[47:16]}};

assign tmp_40_fu_1874_p4 = {{add_ln41_15_fu_1868_p2[47:16]}};

assign tmp_42_fu_1941_p4 = {{add_ln41_17_fu_1935_p2[47:16]}};

assign tmp_44_fu_1997_p4 = {{add_ln41_19_fu_1991_p2[47:16]}};

assign tmp_46_fu_2044_p4 = {{add_ln41_21_fu_2038_p2[47:16]}};

assign tmp_s_fu_709_p3 = {{trunc_ln41_reg_2116}, {5'd0}};

assign trunc_ln25_fu_668_p1 = add_ln36_fu_662_p2[3:0];

assign trunc_ln41_fu_643_p1 = ap_sig_allocacmp_i[3:0];

assign zext_ln39_1_fu_878_p1 = select_ln36_reg_2142;

assign zext_ln39_2_fu_780_p1 = select_ln36_reg_2142;

assign zext_ln39_3_fu_783_p1 = select_ln36_reg_2142;

assign zext_ln39_4_fu_1104_p1 = select_ln36_reg_2142;

assign zext_ln39_5_fu_2078_p1 = add_ln39_reg_2745;

assign zext_ln39_fu_1679_p1 = select_ln36_reg_2142;

assign zext_ln41_10_fu_998_p1 = add_ln36_1_fu_993_p2;

assign zext_ln41_11_fu_1008_p1 = add_ln36_2_fu_1003_p2;

assign zext_ln41_12_fu_1089_p1 = add_ln36_3_fu_1084_p2;

assign zext_ln41_13_fu_1099_p1 = add_ln36_4_fu_1094_p2;

assign zext_ln41_14_fu_1201_p1 = add_ln36_5_fu_1196_p2;

assign zext_ln41_15_fu_1211_p1 = add_ln36_6_fu_1206_p2;

assign zext_ln41_16_fu_1308_p1 = add_ln36_7_fu_1303_p2;

assign zext_ln41_17_fu_1318_p1 = add_ln36_8_fu_1313_p2;

assign zext_ln41_18_fu_1415_p1 = add_ln36_9_fu_1410_p2;

assign zext_ln41_19_fu_1425_p1 = add_ln36_10_fu_1420_p2;

assign zext_ln41_1_fu_747_p1 = tmp_23_fu_740_p3;

assign zext_ln41_20_fu_1530_p1 = add_ln36_11_fu_1525_p2;

assign zext_ln41_21_fu_1540_p1 = add_ln36_12_fu_1535_p2;

assign zext_ln41_22_fu_1654_p1 = add_ln36_13_fu_1649_p2;

assign zext_ln41_23_fu_1664_p1 = add_ln36_14_fu_1659_p2;

assign zext_ln41_24_fu_1786_p1 = add_ln36_15_reg_2635;

assign zext_ln41_25_fu_1790_p1 = add_ln36_16_reg_2640;

assign zext_ln41_26_fu_792_p1 = add_ln41_23_fu_786_p2;

assign zext_ln41_27_fu_803_p1 = add_ln41_24_fu_797_p2;

assign zext_ln41_28_fu_833_p1 = add_ln41_25_fu_828_p2;

assign zext_ln41_29_fu_843_p1 = add_ln41_26_fu_838_p2;

assign zext_ln41_2_fu_764_p1 = select_ln36_2_fu_757_p3;

assign zext_ln41_30_fu_887_p1 = add_ln41_27_fu_881_p2;

assign zext_ln41_31_fu_898_p1 = add_ln41_28_fu_892_p2;

assign zext_ln41_32_fu_948_p1 = add_ln41_29_fu_943_p2;

assign zext_ln41_33_fu_958_p1 = add_ln41_30_fu_953_p2;

assign zext_ln41_34_fu_1022_p1 = $unsigned(sext_ln41_24_fu_1018_p1);

assign zext_ln41_35_fu_1036_p1 = $unsigned(sext_ln41_25_fu_1032_p1);

assign zext_ln41_36_fu_1113_p1 = add_ln41_33_fu_1107_p2;

assign zext_ln41_37_fu_1124_p1 = add_ln41_34_fu_1118_p2;

assign zext_ln41_38_fu_1221_p1 = add_ln41_35_fu_1216_p2;

assign zext_ln41_39_fu_1231_p1 = add_ln41_36_fu_1226_p2;

assign zext_ln41_3_fu_775_p1 = or_ln36_fu_769_p2;

assign zext_ln41_40_fu_1328_p1 = add_ln41_37_fu_1323_p2;

assign zext_ln41_41_fu_699_p1 = tmp_30_cast_fu_691_p3;

assign zext_ln41_42_fu_1338_p1 = add_ln41_38_fu_1333_p2;

assign zext_ln41_43_fu_1439_p1 = $unsigned(sext_ln41_26_fu_1435_p1);

assign zext_ln41_44_fu_1453_p1 = $unsigned(sext_ln41_27_fu_1449_p1);

assign zext_ln41_45_fu_1554_p1 = $unsigned(sext_ln41_28_fu_1550_p1);

assign zext_ln41_46_fu_1568_p1 = $unsigned(sext_ln41_29_fu_1564_p1);

assign zext_ln41_47_fu_1688_p1 = add_ln41_43_fu_1682_p2;

assign zext_ln41_48_fu_1699_p1 = add_ln41_44_fu_1693_p2;

assign zext_ln41_4_fu_813_p1 = or_ln36_1_fu_808_p2;

assign zext_ln41_5_fu_823_p1 = or_ln36_2_fu_818_p2;

assign zext_ln41_6_fu_863_p1 = or_ln36_3_fu_858_p2;

assign zext_ln41_7_fu_873_p1 = or_ln36_4_fu_868_p2;

assign zext_ln41_8_fu_928_p1 = or_ln36_5_fu_923_p2;

assign zext_ln41_9_fu_938_p1 = or_ln36_6_fu_933_p2;

assign zext_ln41_fu_723_p1 = tmp_21_fu_716_p3;

always @ (posedge ap_clk) begin
    select_ln36_2_reg_2162[2:0] <= 3'b000;
    zext_ln39_2_reg_2198[6:5] <= 2'b00;
    zext_ln39_1_reg_2257[7:5] <= 3'b000;
    zext_ln39_4_reg_2396[8:5] <= 4'b0000;
    add_ln36_15_reg_2635[2:0] <= 3'b110;
    add_ln36_16_reg_2640[2:0] <= 3'b111;
end

endmodule //kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
