// Generated file; do not edit by hand.

[[insnref-details]]
=== Instruction descriptions (by mnemonic)

This section provides per-mnemonic descriptions. The tables above remain the authoritative listing of encodable forms and decode layouts in the v0.3 catalog. Descriptions and pseudocode here are derived from mnemonic naming conventions plus catalog assembly templates/notes and are intended to be *informative*.

[[insndesc-execution-control]]
==== Execution Control

[[insndesc-execution-control-acrc]]
===== ACRC

Architectural control operation (sub-operation selected by the operand encoding).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `acrc rst_type`

Encoding::
+
image::encodings/enc_acrc.svg[ACRC encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
CallACR(rst_type)  // privileged ring call (implementation-defined)
----

[[insndesc-execution-control-acre]]
===== ACRE

Architectural control operation (sub-operation selected by the operand encoding).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `acre rra_type`

Encoding::
+
image::encodings/enc_acre.svg[ACRE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
EnterACR(rra_type)  // privileged ring transition (implementation-defined)
----

[[insndesc-execution-control-assert]]
===== ASSERT

Execution-control instruction used for debugging, ordering, or bring-up.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `assert SrcL`

Encoding::
+
image::encodings/enc_assert.svg[ASSERT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
if (Read(SrcL) == 0):
  Trap(ASSERT)
----

[[insndesc-execution-control-bse]]
===== BSE

Execution-control wait/event primitive (exact behavior is platform-defined).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bse SrcL`

Encoding::
+
image::encodings/enc_bse.svg[BSE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
WaitEventOrInterrupt(Read(SrcL))
----

[[insndesc-execution-control-bwe]]
===== BWE

Execution-control wait/event primitive (exact behavior is platform-defined).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bwe SrcL`

Encoding::
+
image::encodings/enc_bwe.svg[BWE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
WaitEventOrInterrupt(Read(SrcL))
----

[[insndesc-execution-control-bwi]]
===== BWI

Execution-control wait/event primitive (exact behavior is platform-defined).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bwi SrcL`

Encoding::
+
image::encodings/enc_bwi.svg[BWI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
WaitEventOrInterrupt(Read(SrcL))
----

[[insndesc-execution-control-bwt]]
===== BWT

Requests the processor to sleep for a duration specified by the operand.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bwt SrcL`

Encoding::
+
image::encodings/enc_bwt.svg[BWT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Sleep(duration=Read(SrcL))
----

[[insndesc-execution-control-ebreak]]
===== EBREAK

Execution-control instruction used for debugging, ordering, or bring-up.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ebreak imm`

Encoding::
+
image::encodings/enc_ebreak.svg[EBREAK encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Trap(EBREAK)  // debugger break / environment break
----

[[insndesc-execution-control-fence-d]]
===== FENCE.D

Execution-control instruction used for debugging, ordering, or bring-up.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fence.d pred_imm, succ_imm`

Operation (informative)::
+
[source]
----
FenceD(pred_imm, succ_imm)  // memory ordering fence
----

[[insndesc-execution-control-fence-i]]
===== FENCE.I

Execution-control instruction used for debugging, ordering, or bring-up.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fence.i`

Operation (informative)::
+
[source]
----
FenceI()  // synchronize instruction fetch with prior stores
----

[[insndesc-arithmetic-operation-64bit]]
==== Arithmetic Operation 64bit

[[insndesc-arithmetic-operation-64bit-add]]
===== ADD

Integer addition.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `add SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_add.svg[ADD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-addi]]
===== ADDI

Integer add-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `addi SrcL, uimm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_addi.svg[ADDI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-and]]
===== AND

Bitwise AND.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `and SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_and.svg[AND encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-andi]]
===== ANDI

Bitwise AND (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `andi SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_andi.svg[ANDI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-hl-addi]]
===== HL.ADDI

This mnemonic has a 48-bit composed encoding (prefix + main). Integer add-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.addi SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-hl-andi]]
===== HL.ANDI

This mnemonic has a 48-bit composed encoding (prefix + main). Bitwise AND (immediate).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.andi SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-hl-ori]]
===== HL.ORI

This mnemonic has a 48-bit composed encoding (prefix + main). Bitwise OR (immediate).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ori SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-hl-subi]]
===== HL.SUBI

This mnemonic has a 48-bit composed encoding (prefix + main). Integer subtract-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.subi SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-hl-xori]]
===== HL.XORI

This mnemonic has a 48-bit composed encoding (prefix + main). Bitwise XOR (immediate).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.xori SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs ^ rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-or]]
===== OR

Bitwise OR.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `or SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_or.svg[OR encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-ori]]
===== ORI

Bitwise OR (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ori SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ori.svg[ORI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-sll]]
===== SLL

Logical left shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sll SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sll.svg[SLL encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs << rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-slli]]
===== SLLI

Logical left shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `slli SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_slli.svg[SLLI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs << rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-sra]]
===== SRA

Arithmetic right shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sra SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sra.svg[SRA encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-srai]]
===== SRAI

Arithmetic right shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `srai SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_srai.svg[SRAI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-srl]]
===== SRL

Logical right shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `srl SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_srl.svg[SRL encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-srli]]
===== SRLI

Logical right shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `srli SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_srli.svg[SRLI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-sub]]
===== SUB

Integer subtraction.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sub SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sub.svg[SUB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-subi]]
===== SUBI

Integer subtract-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `subi SrcL, uimm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_subi.svg[SUBI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-xor]]
===== XOR

Bitwise XOR.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `xor SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_xor.svg[XOR encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs ^ rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-64bit-xori]]
===== XORI

Bitwise XOR (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `xori SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_xori.svg[XORI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs ^ rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-32bit]]
==== Arithmetic Operation 32bit

[[insndesc-arithmetic-operation-32bit-addiw]]
===== ADDIW

Word (32-bit) add-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `addiw SrcL, uimm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_addiw.svg[ADDIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-addw]]
===== ADDW

Word (32-bit) integer addition.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `addw SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_addw.svg[ADDW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-andiw]]
===== ANDIW

Word (32-bit) AND-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `andiw SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_andiw.svg[ANDIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-andw]]
===== ANDW

Word (32-bit) bitwise AND.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `andw SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_andw.svg[ANDW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-hl-addiw]]
===== HL.ADDIW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) add-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.addiw SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-hl-andiw]]
===== HL.ANDIW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) AND-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.andiw SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-hl-oriw]]
===== HL.ORIW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) OR-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.oriw SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-hl-subiw]]
===== HL.SUBIW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) subtract-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.subiw SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-hl-xoriw]]
===== HL.XORIW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) XOR-immediate.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.xoriw SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-oriw]]
===== ORIW

Word (32-bit) OR-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `oriw SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_oriw.svg[ORIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-orw]]
===== ORW

Word (32-bit) bitwise OR.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `orw SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_orw.svg[ORW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-slliw]]
===== SLLIW

Word (32-bit) logical left shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `slliw SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_slliw.svg[SLLIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-sllw]]
===== SLLW

Word (32-bit) logical left shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sllw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sllw.svg[SLLW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-sraiw]]
===== SRAIW

Word (32-bit) arithmetic right shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sraiw SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sraiw.svg[SRAIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-sraw]]
===== SRAW

Word (32-bit) arithmetic right shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sraw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_sraw.svg[SRAW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-srliw]]
===== SRLIW

Word (32-bit) logical right shift (immediate).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `srliw SrcL, shamt, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_srliw.svg[SRLIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-srlw]]
===== SRLW

Word (32-bit) logical right shift.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `srlw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_srlw.svg[SRLW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-subiw]]
===== SUBIW

Word (32-bit) subtract-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `subiw SrcL, uimm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_subiw.svg[SUBIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-subw]]
===== SUBW

Word (32-bit) integer subtraction.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `subw SrcL, SrcR<{.sw,.uw,.neg}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_subw.svg[SUBW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-xoriw]]
===== XORIW

Word (32-bit) XOR-immediate.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `xoriw SrcL, simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_xoriw.svg[XORIW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-arithmetic-operation-32bit-xorw]]
===== XORW

Word (32-bit) bitwise XOR.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `xorw SrcL, SrcR<{.sw,.uw,.not}><<<shamt>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_xorw.svg[XORW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-pc-relative]]
==== PC-Relative

[[insndesc-pc-relative-addtpc]]
===== ADDTPC

PC-relative addition (adds to the current PC/TPC).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `addtpc simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_addtpc.svg[ADDTPC encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-pc-relative-hl-addtpc]]
===== HL.ADDTPC

This mnemonic has a 48-bit composed encoding (prefix + main). PC-relative addition (adds to the current PC/TPC).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.addtpc imm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-pc-relative-hl-setret]]
===== HL.SETRET

This mnemonic has a 48-bit composed encoding (prefix + main). Materializes a return address into `ra` using a PC-relative offset.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setret imm, ->Ra`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-pc-relative-setret]]
===== SETRET

Materializes a return address into `ra` using a PC-relative offset.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setret uimm, ->Ra`

Encoding::
+
image::encodings/enc_setret.svg[SETRET encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-block-argument]]
==== Block Argument

[[insndesc-block-argument-b-arg]]
===== B.ARG

Block metadata instruction (sub-operation selected by the mnemonic suffix).

Catalog forms:: 6 form(s) (32 bits).

Assembly forms::
+
* `B.ARG NORM.normal`
* `B.ARG format`
* `B.ARG NZ2DN.canon`
* `B.ARG ND2ZN.normal, FP16, Null`
* `B.ARG DN2ZN.normal, FP16, Null`
* `B.ARG DN2NZ.normal, FP32, Null`

Operation (informative)::
+
[source]
----
UpdateBlockMetadata(/* fields as encoded */)
----

[[insndesc-block-argument-b-dim]]
===== B.DIM

Sets a block loop bound/dimension register for structured execution.

Catalog forms:: 3 form(s) (32 bits).

Assembly forms::
+
* `B.DIM RegSrc, uimm, ->LB2`
* `B.DIM RegSrc, uimm, ->LB0`
* `B.DIM RegSrc, uimm, ->LB1`

Operation (informative)::
+
[source]
----
LBx = Read(RegSrc) + uimm  // x selected by encoding (LB0/LB1/LB2)
----

[[insndesc-block-attribute]]
==== Block Attribute

[[insndesc-block-attribute-b-attr]]
===== B.ATTR

Sets block attributes (e.g., ordering/atomic qualifiers such as aq/rl) as encoded by the operands.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `B.ATTR {trap, atomic, <aq, rl, aqrl>, far, DataLayout.{canon, normal}, SrcType, PadValue, DR}`

Operation (informative)::
+
[source]
----
SetBlockAttributes(/* fields as encoded */)
----

[[insndesc-branch]]
==== Branch

[[insndesc-branch-b-eq]]
===== B.EQ

Conditional branch. The branch is taken when the selected condition holds (equal).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.eq SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) == Read(SrcR)):
  TPC = <target>
----

[[insndesc-branch-b-ge]]
===== B.GE

Conditional branch. The branch is taken when the selected condition holds (greater-or-equal (signed)).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.ge SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) >= Read(SrcR)  // signed):
  TPC = <target>
----

[[insndesc-branch-b-geu]]
===== B.GEU

Conditional branch. The branch is taken when the selected condition holds (greater-or-equal (unsigned)).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.geu SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) >= Read(SrcR)  // unsigned):
  TPC = <target>
----

[[insndesc-branch-b-lt]]
===== B.LT

Conditional branch. The branch is taken when the selected condition holds (less-than (signed)).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.lt SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) < Read(SrcR)  // signed):
  TPC = <target>
----

[[insndesc-branch-b-ltu]]
===== B.LTU

Conditional branch. The branch is taken when the selected condition holds (less-than (unsigned)).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.ltu SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) < Read(SrcR)  // unsigned):
  TPC = <target>
----

[[insndesc-branch-b-ne]]
===== B.NE

Conditional branch. The branch is taken when the selected condition holds (not equal).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.ne SrcL, SrcR, label`

Operation (informative)::
+
[source]
----
if (Read(SrcL) != Read(SrcR)):
  TPC = <target>
----

[[insndesc-branch-b-nz]]
===== B.NZ

Conditional branch. The branch is taken when the selected condition holds (non-zero).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.nz label`

Operation (informative)::
+
[source]
----
if (branch condition holds (non-zero)):
  TPC = <target>
----

[[insndesc-branch-b-z]]
===== B.Z

Conditional branch. The branch is taken when the selected condition holds (zero).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `b.z label`

Operation (informative)::
+
[source]
----
if (branch condition holds (zero)):
  TPC = <target>
----

[[insndesc-branch-j]]
===== J

Unconditional PC-relative jump to `label`.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `j label`

Encoding::
+
image::encodings/enc_j.svg[J encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
TPC = <target>
----

[[insndesc-branch-jr]]
===== JR

Jump to an address formed from a base register plus an immediate offset.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `jr SrcL, label`

Encoding::
+
image::encodings/enc_jr.svg[JR encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
TPC = <target>
----

[[insndesc-block-hint]]
==== Block Hint

[[insndesc-block-hint-b-hint]]
===== B.HINT

Sets block execution hints (e.g., branch likelihood, temperature, prefetch sizing).

Catalog forms:: 2 form(s) (32 bits).

Assembly forms::
+
* `B.HINT {BR.{likely, unlikely}, TEMP.{hot, warm, cool, none}, PRFSIZE}`
* `B.HINT TRACE.{begin, end}`

Operation (informative)::
+
[source]
----
SetBlockHints(/* fields as encoded */)
----

[[insndesc-block-input-output]]
==== Block Input & Output

[[insndesc-block-input-output-b-iod]]
===== B.IOD

Declares block input/output bindings for registers/tiles (header metadata for accelerated blocks; tooling and scheduling metadata).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `B.IOD DepSrc0, DepSrc1, DepSrc2, ->DepDst`

Operation (informative)::
+
[source]
----
DeclareBlockDependencies(/* dependency bindings as encoded */)
----

[[insndesc-block-input-output-b-ior]]
===== B.IOR

Declares block input/output bindings for registers/tiles (header metadata for accelerated blocks; tooling and scheduling metadata).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `B.IOR [RegSrc0, RegSrc1, RegSrc2],[RegDst]`

Operation (informative)::
+
[source]
----
DeclareBlockGprIO(/* GPR IO bindings as encoded */)
----

[[insndesc-block-input-output-b-iot]]
===== B.IOT

Declares block input/output bindings for registers/tiles (header metadata for accelerated blocks; tooling and scheduling metadata).

Catalog forms:: 2 form(s) (32 bits).

Assembly forms::
+
* `B.IOT [SrcTile0<.reuse>, SrcTile1<.reuse>], group=1, ->DstTile<RegSrc>`
* `B.IOT [SrcTile0<.reuse>, SrcTile1<.reuse>], group=0, ->DstTile<RegSrc>`

Operation (informative)::
+
[source]
----
DeclareBlockTileIO(/* tile IO bindings as encoded */)
----

[[insndesc-block-input-output-b-ioti]]
===== B.IOTI

Declares block input/output bindings for registers/tiles (header metadata for accelerated blocks; tooling and scheduling metadata).

Catalog forms:: 2 form(s) (32 bits).

Assembly forms::
+
* `B.IOTI [SrcTile0<.reuse>, SrcTile1<.reuse>], group=0, ->DstTile<Size>`
* `B.IOTI [SrcTile0<.reuse>, SrcTile1<.reuse>], group=1, ->DstTile<Size>`

Operation (informative)::
+
[source]
----
DeclareBlockTileIO(/* tile IO bindings as encoded */)
----

[[insndesc-block-offset]]
==== Block Offset

[[insndesc-block-offset-b-text]]
===== B.TEXT

In a decoupled block header, selects the out-of-line body entrypoint (`BodyTPC`) for header→body→return execution. In coupled blocks, may be used as a tooling label/annotation.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `B.TEXT <label>`

Operation (informative)::
+
[source]
----
AnnotateBlockText(/* label/offset as encoded */)
----

[[insndesc-cache-maintain]]
==== Cache Maintain

[[insndesc-cache-maintain-bc-iall]]
===== BC.IALL

Branch cache/predictor maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bc.iall`

Operation (informative)::
+
[source]
----
Maintain(op)
----

[[insndesc-cache-maintain-bc-iva]]
===== BC.IVA

Branch cache/predictor maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bc.iva SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-cisw]]
===== DC.CISW

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.cisw SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-civa]]
===== DC.CIVA

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.civa SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-csw]]
===== DC.CSW

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.csw SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-cva]]
===== DC.CVA

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.cva SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-iall]]
===== DC.IALL

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.iall`

Operation (informative)::
+
[source]
----
Maintain(op)
----

[[insndesc-cache-maintain-dc-isw]]
===== DC.ISW

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.isw SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-iva]]
===== DC.IVA

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.iva SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-dc-zva]]
===== DC.ZVA

Data-cache maintenance operation (invalidate/clean/zero, by address or by set/way), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `dc.zva SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-ic-iall]]
===== IC.IALL

Instruction-cache maintenance operation (invalidate by address or invalidate all), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ic.iall`

Operation (informative)::
+
[source]
----
Maintain(op)
----

[[insndesc-cache-maintain-ic-iva]]
===== IC.IVA

Instruction-cache maintenance operation (invalidate by address or invalidate all), selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ic.iva SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-tlb-ia]]
===== TLB.IA

TLB maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `tlb.ia SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-tlb-iall]]
===== TLB.IALL

TLB maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `tlb.iall`

Operation (informative)::
+
[source]
----
Maintain(op)
----

[[insndesc-cache-maintain-tlb-iav]]
===== TLB.IAV

TLB maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `tlb.iav SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-cache-maintain-tlb-iv]]
===== TLB.IV

TLB maintenance operation, selected by the mnemonic suffix.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `tlb.iv SrcL`

Operation (informative)::
+
[source]
----
Maintain(op, address=Read(SrcL))
----

[[insndesc-bit-operation]]
==== Bit Operation

[[insndesc-bit-operation-bcnt]]
===== BCNT

Population count (count set bits).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bcnt srcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_bcnt.svg[BCNT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-bic]]
===== BIC

Bit clear / AND-NOT operation.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bic SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_bic.svg[BIC encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-bis]]
===== BIS

Bit set / OR operation.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bis SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_bis.svg[BIS encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-bxs]]
===== BXS

Bit-field extract (signed).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bxs SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_bxs.svg[BXS encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-bxu]]
===== BXU

Bit-field extract (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `bxu SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_bxu.svg[BXU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-clz]]
===== CLZ

Count leading zeros.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `clz SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_clz.svg[CLZ encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-ctz]]
===== CTZ

Count trailing zeros.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ctz SrcL, Nminus1, M, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ctz.svg[CTZ encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-operation-rev]]
===== REV

Bit-reversal operation.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `rev SrcL, M, N, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_rev.svg[REV encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-block-split]]
==== Block Split

[[insndesc-block-split-bstart]]
===== BSTART

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 2 form(s) (32 bits).

Assembly forms::
+
* `BSTART {DIRECT, CALL}, <label>`
* `BSTART COND, <label>`

Encoding::
+
image::encodings/enc_bstart.svg[BSTART encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-acccvt]]
===== BSTART.ACCCVT

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.ACCCVT DataType`

Encoding notes (informative)::
+
* Alias of BSTART.CUBE Function=8. ACCCVT requires quantization args via B.ARG+B.IOR (scale/zero-point required in strict profile).

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-cube]]
===== BSTART.CUBE

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.CUBE Function, DataType`

Encoding notes (informative)::
+
* Generic CUBE selector form. Function=0/2/8 are emitted as BSTART.TMATMUL/BSTART.TMATMUL.ACC/BSTART.ACCCVT aliases.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-fixp]]
===== BSTART.FIXP

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.FIXP TileOp, DataType`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-fp]]
===== BSTART.FP

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 7 form(s) (32 bits).

Assembly forms::
+
* `BSTART.FP RET`
* `BSTART.FP IND`
* `BSTART.FP COND, <label>`
* `BSTART.FP DIRECT, <label>`
* `BSTART.FP ICALL`
* `BSTART.FP CALL, <label>`
* `BSTART.FP FALL<, fixup_label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-mpar]]
===== BSTART.MPAR

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.MPAR <VS8, VS16>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-mseq]]
===== BSTART.MSEQ

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.MSEQ <VS8, VS16>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-std]]
===== BSTART.STD

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 7 form(s) (32 bits).

Assembly forms::
+
* `BSTART.STD COND, <label>`
* `BSTART.STD RET`
* `BSTART.STD FALL<, fixup_label>`
* `BSTART.STD ICALL`
* `BSTART.STD CALL, <label>`
* `BSTART.STD IND`
* `BSTART.STD DIRECT, <label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-sys]]
===== BSTART.SYS

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.SYS FALL<, fixup_label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tepl]]
===== BSTART.TEPL

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TEPL TileOp10, DataType`

Encoding notes (informative)::
+
* TileOp10 selects PTO template ops (for example TADD TSUB TROWMAX). Unassigned TileOp10 values are reserved for future template extension.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tload]]
===== BSTART.TLOAD

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TLOAD DataType`

Encoding notes (informative)::
+
* Alias of BSTART.TMA Function=0. Requires B.ARG layout/pad and B.IOR stride/base plus B.IOT/B.IOTI tile binding.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tma]]
===== BSTART.TMA

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TMA Function, DataType`

Encoding notes (informative)::
+
* Generic TMA selector form. Function=0/1/2 are emitted as BSTART.TLOAD/BSTART.TSTORE/BSTART.TMOV aliases; 3..31 are reserved in strict v0.3.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tmatmul]]
===== BSTART.TMATMUL

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TMATMUL DataType`

Encoding notes (informative)::
+
* Alias of BSTART.CUBE Function=0. Requires B.DIM (LB0/LB1/LB2 as m,n,k) and tile bindings via B.IOT/B.IOTI.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tmatmul-acc]]
===== BSTART.TMATMUL.ACC

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TMATMUL.ACC DataType`

Encoding notes (informative)::
+
* Alias of BSTART.CUBE Function=2. Requires B.DIM (LB0/LB1/LB2 as m,n,k) and tile bindings via B.IOT/B.IOTI.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tmov]]
===== BSTART.TMOV

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TMOV DataType`

Encoding notes (informative)::
+
* Alias of BSTART.TMA Function=2. TMOV is tile-state only (no GM memory access) and destination allocation is queue-push only.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-tstore]]
===== BSTART.TSTORE

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.TSTORE DataType`

Encoding notes (informative)::
+
* Alias of BSTART.TMA Function=1. Requires B.ARG layout/pad and B.IOR stride/base plus B.IOT/B.IOTI tile binding.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-vpar]]
===== BSTART.VPAR

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.VPAR <VS8, VS16>`

Encoding notes (informative)::
+
* TVEC-equivalent parallel SIMT header; requires B.TEXT body target in decoupled form.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstart-vseq]]
===== BSTART.VSEQ

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.VSEQ <VS8, VS16>`

Encoding notes (informative)::
+
* TVEC-equivalent sequential SIMT header; requires B.TEXT body target in decoupled form.

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-bstop]]
===== BSTOP

Terminates the current basic block.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTOP`

Encoding::
+
image::encodings/enc_bstop.svg[BSTOP encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
EndBlock()
----

[[insndesc-block-split-c-bstart]]
===== C.BSTART

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 2 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART COND, label`
* `C.BSTART DIRECT, label`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-block-split-c-bstop]]
===== C.BSTOP

This mnemonic has a 16-bit compressed encoding. Terminates the current basic block.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTOP`

Operation (informative)::
+
[source]
----
EndBlock()
----

[[insndesc-block-split-ercov]]
===== ERCOV

Loads a value from memory using the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ERCOV [RegSrc0=BasePtr, RegSrc1=LenBytes, RegSrc2=Kind]`

Encoding::
+
image::encodings/enc_ercov.svg[ERCOV encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-block-split-esave]]
===== ESAVE

Loads a value from memory using the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ESAVE [RegSrc0=BasePtr, RegSrc1=LenBytes, RegSrc2=Kind]`

Encoding::
+
image::encodings/enc_esave.svg[ESAVE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-block-split-fentry]]
===== FENTRY

Template-style function prologue/epilogue instruction for saving/restoring register ranges and adjusting the stack.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `FENTRY [RegSrc0 ~ RegSrcn], sp!, uimm`

Encoding::
+
image::encodings/enc_fentry.svg[FENTRY encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
AdjustSPAndSaveRestoreRange(/* register range + uimm */)
----

[[insndesc-block-split-fexit]]
===== FEXIT

Template-style function prologue/epilogue instruction for saving/restoring register ranges and adjusting the stack.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `FEXIT [RegDst0 ~ RegDstn], sp!, uimm`

Encoding::
+
image::encodings/enc_fexit.svg[FEXIT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
AdjustSPAndSaveRestoreRange(/* register range + uimm */)
----

[[insndesc-block-split-fret-ra]]
===== FRET.RA

Template-style function prologue/epilogue instruction for saving/restoring register ranges and adjusting the stack.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `FRET.RA [RegDst0 ~ RegDstn], sp!, uimm`

Operation (informative)::
+
[source]
----
AdjustSPAndSaveRestoreRange(/* register range + uimm */)
----

[[insndesc-block-split-fret-stk]]
===== FRET.STK

Template-style function prologue/epilogue instruction for saving/restoring register ranges and adjusting the stack.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `FRET.STK [RegDst0 ~ RegDstn], sp!, uimm`

Operation (informative)::
+
[source]
----
AdjustSPAndSaveRestoreRange(/* register range + uimm */)
----

[[insndesc-block-split-mcopy]]
===== MCOPY

Performs a bulk memory operation as specified by the operands (copy or set).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `MCOPY [RegSrc0, RegSrc1, RegSrc2]`

Encoding::
+
image::encodings/enc_mcopy.svg[MCOPY encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
MemCopy(dst=RegSrc0, src=RegSrc1, size=RegSrc2)
----

[[insndesc-block-split-mset]]
===== MSET

Performs a bulk memory operation as specified by the operands (copy or set).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `MSET [RegSrc0, RegSrc1, RegSrc2]`

Encoding::
+
image::encodings/enc_mset.svg[MSET encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
MemSet(dst=RegSrc0, value=RegSrc1, size=RegSrc2)
----

[[insndesc-block-split-xb]]
===== XB

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `XB ACR-ID, C-ID`

Encoding::
+
image::encodings/enc_xb.svg[XB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bstart]]
==== BSTART

[[insndesc-bstart-bstart-call]]
===== BSTART CALL

Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `BSTART.CALL, <br_label>, <rt_label>, ->ra`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-bstart-hl-bstart-call]]
===== HL.BSTART CALL

This mnemonic has a 48-bit composed encoding (prefix + main). Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `HL.BSTART.CALL, <br_label>, <rt_label>, ->ra`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-bstart-hl-bstart-fp]]
===== HL.BSTART.FP

This mnemonic has a 48-bit composed encoding (prefix + main). Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 4 form(s) (48 bits).

Assembly forms::
+
* `HL.BSTART.FP COND, <label>`
* `HL.BSTART.FP FALL<, fixup_label>`
* `HL.BSTART.FP CALL, <label>`
* `HL.BSTART.FP DIRECT, <label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-bstart-hl-bstart-std]]
===== HL.BSTART.STD

This mnemonic has a 48-bit composed encoding (prefix + main). Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 4 form(s) (48 bits).

Assembly forms::
+
* `HL.BSTART.STD CALL, <label>`
* `HL.BSTART.STD FALL<, fixup_label>`
* `HL.BSTART.STD COND, <label>`
* `HL.BSTART.STD DIRECT, <label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-bstart-hl-bstart-sys]]
===== HL.BSTART.SYS

This mnemonic has a 48-bit composed encoding (prefix + main). Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `HL.BSTART.SYS FALL<, fixup_label>`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-arithmetic-operation]]
==== Arithmetic Operation

[[insndesc-arithmetic-operation-c-add]]
===== C.ADD

This mnemonic has a 16-bit compressed encoding. Integer addition.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.add srcL, srcR, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-c-and]]
===== C.AND

This mnemonic has a 16-bit compressed encoding. Bitwise AND.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.and srcL, srcR, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-c-or]]
===== C.OR

This mnemonic has a 16-bit compressed encoding. Bitwise OR.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.or srcL, srcR, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-c-sub]]
===== C.SUB

This mnemonic has a 16-bit compressed encoding. Integer subtraction.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.sub srcL, srcR, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-add]]
===== V.ADD

This mnemonic has a 64-bit vector encoding (prefix + main). Integer addition.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.add SrcL.<T>, SrcR.<T><.neg><<<shamt>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-addi]]
===== V.ADDI

This mnemonic has a 64-bit vector encoding (prefix + main). Integer add-immediate.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.addi SrcL.<T>, uimm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-and]]
===== V.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise AND.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.and SrcL.<T>, SrcR.<T><.not><<<shamt>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-andi]]
===== V.ANDI

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise AND (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.andi SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs & rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-or]]
===== V.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise OR.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.or SrcL.<T>, SrcR.<T><.not><<<shamt>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-ori]]
===== V.ORI

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise OR (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ori SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs | rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-sll]]
===== V.SLL

This mnemonic has a 64-bit vector encoding (prefix + main). Logical left shift.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sll SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs << rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-slli]]
===== V.SLLI

This mnemonic has a 64-bit vector encoding (prefix + main). Logical left shift (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.slli SrcL.<T>, shamt, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs << rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-sra]]
===== V.SRA

This mnemonic has a 64-bit vector encoding (prefix + main). Arithmetic right shift.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sra SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-srai]]
===== V.SRAI

This mnemonic has a 64-bit vector encoding (prefix + main). Arithmetic right shift (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.srai SrcL.<T>, shamt, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-srl]]
===== V.SRL

This mnemonic has a 64-bit vector encoding (prefix + main). Logical right shift.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.srl SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-srli]]
===== V.SRLI

This mnemonic has a 64-bit vector encoding (prefix + main). Logical right shift (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.srli SrcL.<T>, shamt, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-sub]]
===== V.SUB

This mnemonic has a 64-bit vector encoding (prefix + main). Integer subtraction.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sub SrcL.<T>, SrcR.<T><.neg><<<shamt>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-subi]]
===== V.SUBI

This mnemonic has a 64-bit vector encoding (prefix + main). Integer subtract-immediate.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.subi SrcL.<T>, uimm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs - rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-xor]]
===== V.XOR

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise XOR.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.xor SrcL.<T>, SrcR.<T><.not><<<shamt>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = Read(SrcR)  // apply modifiers/shift as encoded
result = lhs ^ rhs
Write(Dst, result)
----

[[insndesc-arithmetic-operation-v-xori]]
===== V.XORI

This mnemonic has a 64-bit vector encoding (prefix + main). Bitwise XOR (immediate).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.xori SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs ^ rhs
Write(Dst, result)
----

[[insndesc-arithmetic]]
==== Arithmetic

[[insndesc-arithmetic-c-addi]]
===== C.ADDI

This mnemonic has a 16-bit compressed encoding. Integer add-immediate.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.addi srcL, simm, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs + rhs
Write(Dst, result)
----

[[insndesc-block-dimension]]
==== Block Dimension

[[insndesc-block-dimension-c-b-dim]]
===== C.B.DIM

This mnemonic has a 16-bit compressed encoding. Sets a block loop bound/dimension register for structured execution.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.B.DIM RegSrc, ->{LB0, LB1, LB2}`

Operation (informative)::
+
[source]
----
LBx = Read(RegSrc) + uimm  // x selected by encoding (LB0/LB1/LB2)
----

[[insndesc-block-dimension-c-b-dimi]]
===== C.B.DIMI

This mnemonic has a 16-bit compressed encoding. Block metadata instruction (sub-operation selected by the mnemonic suffix).

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.B.DIMI imm, ->{LB0, LB1, LB2}`

Operation (informative)::
+
[source]
----
UpdateBlockMetadata(/* fields as encoded */)
----

[[insndesc-c-bstart]]
==== C.BSTART

[[insndesc-c-bstart-c-bstart-fp]]
===== C.BSTART.FP

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.FP BrType`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-mpar]]
===== C.BSTART.MPAR

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.MPAR FALL`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-mseq]]
===== C.BSTART.MSEQ

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.MSEQ FALL`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-std]]
===== C.BSTART.STD

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.STD BrType`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-sys]]
===== C.BSTART.SYS

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.SYS FALL`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-vpar]]
===== C.BSTART.VPAR

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.VPAR FALL`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-bstart-c-bstart-vseq]]
===== C.BSTART.VSEQ

This mnemonic has a 16-bit compressed encoding. Terminates the current block and begins the next block, encoding both block type and transition kind.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `C.BSTART.VSEQ FALL`

Operation (informative)::
+
[source]
----
EndBlock()
BeginNextBlock(/* type/kind/target as encoded */)
----

[[insndesc-c-tinst]]
==== C.TINST

[[insndesc-c-tinst-c-cmp-eqi]]
===== C.CMP.EQI

This mnemonic has a 16-bit compressed encoding. Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.cmp.eqi t#1, simm, ->t`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-c-tinst-c-cmp-nei]]
===== C.CMP.NEI

This mnemonic has a 16-bit compressed encoding. Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.cmp.nei t#1, simm, ->t`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-c-tinst-c-ebreak]]
===== C.EBREAK

This mnemonic has a 16-bit compressed encoding. Execution-control instruction used for debugging, ordering, or bring-up.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.break imm`

Operation (informative)::
+
[source]
----
Trap(EBREAK)  // debugger break / environment break
----

[[insndesc-c-tinst-c-slli]]
===== C.SLLI

This mnemonic has a 16-bit compressed encoding. Logical left shift (immediate).

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.slli t#1, uimm, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs << rhs
Write(Dst, result)
----

[[insndesc-c-tinst-c-srli]]
===== C.SRLI

This mnemonic has a 16-bit compressed encoding. Logical right shift (immediate).

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.srli t#1, uimm, ->t`

Operation (informative)::
+
[source]
----
lhs = Read(SrcL)
rhs = imm  // immediate as encoded
result = lhs >> rhs
Write(Dst, result)
----

[[insndesc-c-tinst-c-ssrget]]
===== C.SSRGET

This mnemonic has a 16-bit compressed encoding. Reads a system register identified by the ID operand and writes the value to the selected destination.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.ssrget SSR-ID, ->t`

Operation (informative)::
+
[source]
----
value = ReadSystemRegister(ID)
Write(Dst, value)
----

[[insndesc-load-store-immediate-offset]]
==== Load/Store Immediate Offset

[[insndesc-load-store-immediate-offset-c-ldi]]
===== C.LDI

This mnemonic has a 16-bit compressed encoding. Loads a 64-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.ldi [srcL, simm], ->t`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store(addr, Read(SrcL))
----

[[insndesc-load-store-immediate-offset-c-lwi]]
===== C.LWI

This mnemonic has a 16-bit compressed encoding. Loads a signed 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.lwi [srcL, simm], ->t`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store(addr, Read(SrcL))
----

[[insndesc-load-store-immediate-offset-c-sdi]]
===== C.SDI

This mnemonic has a 16-bit compressed encoding. Stores a 64-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.sdi t#1, [srcL, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-load-store-immediate-offset-c-swi]]
===== C.SWI

This mnemonic has a 16-bit compressed encoding. Stores a 32-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.swi t#1, [srcL, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-move]]
==== Move

[[insndesc-move-c-movi]]
===== C.MOVI

This mnemonic has a 16-bit compressed encoding. Moves an immediate or register value into the selected destination (GPR or queue push).

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.movi simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-move-c-movr]]
===== C.MOVR

This mnemonic has a 16-bit compressed encoding. Moves an immediate or register value into the selected destination (GPR or queue push).

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.movr SrcL, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-move-c-setret]]
===== C.SETRET

This mnemonic has a 16-bit compressed encoding. Materializes a return address into `ra` using a PC-relative offset.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.setret uimm, ->Ra`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-set-commit-argument]]
==== Set Commit Argument

[[insndesc-set-commit-argument-c-setc-eq]]
===== C.SETC.EQ

This mnemonic has a 16-bit compressed encoding. Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.setc.eq srcL, srcR`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) == Read(SrcR)) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-c-setc-ne]]
===== C.SETC.NE

This mnemonic has a 16-bit compressed encoding. Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.setc.ne srcL, srcR`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) != Read(SrcR)) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-andi]]
===== HL.SETC.ANDI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.andi SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-eqi]]
===== HL.SETC.EQI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.eqi SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-gei]]
===== HL.SETC.GEI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.gei SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-geui]]
===== HL.SETC.GEUI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.geui SrcL, uimm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-lti]]
===== HL.SETC.LTI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.lti SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-ltui]]
===== HL.SETC.LTUI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.ltui SrcL, uimm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-nei]]
===== HL.SETC.NEI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.nei SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-hl-setc-ori]]
===== HL.SETC.ORI

This mnemonic has a 48-bit composed encoding (prefix + main). Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.setc.ori SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-and]]
===== SETC.AND

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.and SrcL, SrcR<.sw, .uw, .not>`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-andi]]
===== SETC.ANDI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.andi SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-eq]]
===== SETC.EQ

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.eq SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) == Read(SrcR)) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-eqi]]
===== SETC.EQI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.eqi SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-ge]]
===== SETC.GE

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.ge SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) >= Read(SrcR)  // signed) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-gei]]
===== SETC.GEI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.gei SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-geu]]
===== SETC.GEU

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.geu SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) >= Read(SrcR)  // unsigned) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-geui]]
===== SETC.GEUI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.geui SrcL, uimm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-lt]]
===== SETC.LT

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.lt SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) < Read(SrcR)  // signed) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-lti]]
===== SETC.LTI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.lti SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-ltu]]
===== SETC.LTU

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.ltu SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) < Read(SrcR)  // unsigned) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-ltui]]
===== SETC.LTUI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.ltui SrcL, uimm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-ne]]
===== SETC.NE

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.ne SrcL, SrcR<{.sw, .uw}>`

Operation (informative)::
+
[source]
----
commit_arg = (Read(SrcL) != Read(SrcR)) ? 1 : 0
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-nei]]
===== SETC.NEI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.nei SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-or]]
===== SETC.OR

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.or SrcL, SrcR<.sw, .uw, .not>`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-set-commit-argument-setc-ori]]
===== SETC.ORI

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.ori SrcL, simm`

Operation (informative)::
+
[source]
----
commit_arg = EvaluateCondition(/* per mnemonic */)
SetCommitArgument(commit_arg)
----

[[insndesc-c-unary]]
==== C.UNARY

[[insndesc-c-unary-c-setc-tgt]]
===== C.SETC.TGT

This mnemonic has a 16-bit compressed encoding. Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.setc.tgt srcL`

Operation (informative)::
+
[source]
----
SetCommitTarget(Read(SrcL))
----

[[insndesc-c-unary-c-sext-b]]
===== C.SEXT.B

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.sext.b srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-c-unary-c-sext-h]]
===== C.SEXT.H

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.sext.h srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-c-unary-c-sext-w]]
===== C.SEXT.W

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.sext.w srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-c-unary-c-zext-b]]
===== C.ZEXT.B

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.zext.b srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-c-unary-c-zext-h]]
===== C.ZEXT.H

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.zext.h srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-c-unary-c-zext-w]]
===== C.ZEXT.W

This mnemonic has a 16-bit compressed encoding. Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (16 bits).

Assembly forms::
+
* `c.zext.w srcL, ->t`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-compare-instruction]]
==== Compare Instruction

[[insndesc-compare-instruction-cmp-and]]
===== CMP.AND

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.and SrcL, SrcR<.sw, .uw, .not>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (SrcL AND/OR SrcR) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-andi]]
===== CMP.ANDI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.andi SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-eq]]
===== CMP.EQ

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.eq SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) == Read(SrcR)) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-eqi]]
===== CMP.EQI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.eqi SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-ge]]
===== CMP.GE

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.ge SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) >= Read(SrcR)  // signed) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-gei]]
===== CMP.GEI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.gei SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-geu]]
===== CMP.GEU

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.geu SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) >= Read(SrcR)  // unsigned) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-geui]]
===== CMP.GEUI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.geui SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-lt]]
===== CMP.LT

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.lt SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) < Read(SrcR)  // signed) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-lti]]
===== CMP.LTI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.lti SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-ltu]]
===== CMP.LTU

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.ltu SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) < Read(SrcR)  // unsigned) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-ltui]]
===== CMP.LTUI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.ltui SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-ne]]
===== CMP.NE

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.ne SrcL, SrcR<{.sw, .uw}>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) != Read(SrcR)) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-nei]]
===== CMP.NEI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.nei SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-or]]
===== CMP.OR

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.or SrcL, SrcR<.sw, .uw, .not>, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = (SrcL AND/OR SrcR) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-cmp-ori]]
===== CMP.ORI

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `cmp.ori SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-andi]]
===== HL.CMP.ANDI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.andi SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-eqi]]
===== HL.CMP.EQI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.eqi SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-gei]]
===== HL.CMP.GEI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.gei SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-geui]]
===== HL.CMP.GEUI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.geui SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-lti]]
===== HL.CMP.LTI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.lti SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-ltui]]
===== HL.CMP.LTUI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.ltui SrcL, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-nei]]
===== HL.CMP.NEI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.nei SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-hl-cmp-ori]]
===== HL.CMP.ORI

This mnemonic has a 48-bit composed encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cmp.ori SrcL, simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-and]]
===== V.CMP.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.and SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (SrcL AND/OR SrcR) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-andi]]
===== V.CMP.ANDI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.andi SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-eq]]
===== V.CMP.EQ

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.eq SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) == Read(SrcR)) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-eqi]]
===== V.CMP.EQI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.eqi SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-ge]]
===== V.CMP.GE

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.ge SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) >= Read(SrcR)  // signed) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-gei]]
===== V.CMP.GEI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.gei SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-geu]]
===== V.CMP.GEU

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.geu SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) >= Read(SrcR)  // unsigned) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-geui]]
===== V.CMP.GEUI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.geui SrcL.<T>, uimm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-lt]]
===== V.CMP.LT

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.lt SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) < Read(SrcR)  // signed) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-lti]]
===== V.CMP.LTI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.lti SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-ltu]]
===== V.CMP.LTU

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.ltu SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) < Read(SrcR)  // unsigned) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-ltui]]
===== V.CMP.LTUI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.ltui SrcL.<T>, uimm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-ne]]
===== V.CMP.NE

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.ne SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (Read(SrcL) != Read(SrcR)) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-nei]]
===== V.CMP.NEI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.nei SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = CompareImmediate(/* per suffix */) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-or]]
===== V.CMP.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.or SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = (SrcL AND/OR SrcR) ? 1 : 0
Write(Dst, result)
----

[[insndesc-compare-instruction-v-cmp-ori]]
===== V.CMP.ORI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.cmp.ori SrcL.<T>, simm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
result = Compare(/* per mnemonic */)
Write(Dst, result)
----

[[insndesc-compound-operation]]
==== Compound Operation

[[insndesc-compound-operation-csel]]
===== CSEL

Conditional select.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `csel SrcP, SrcL, SrcR<.neg>, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_csel.svg[CSEL encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu]]
==== Multi-Cycle ALU

[[insndesc-multi-cycle-alu-div]]
===== DIV

Integer division (signed).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `div SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_div.svg[DIV encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-divu]]
===== DIVU

Integer division (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `divu SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_divu.svg[DIVU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-divuw]]
===== DIVUW

Word (32-bit) integer division (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `divuw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_divuw.svg[DIVUW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-divw]]
===== DIVW

Word (32-bit) integer division (signed).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `divw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_divw.svg[DIVW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-div]]
===== HL.DIV

This mnemonic has a 48-bit composed encoding (prefix + main). Integer division (signed).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.div SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-divu]]
===== HL.DIVU

This mnemonic has a 48-bit composed encoding (prefix + main). Integer division (unsigned).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.divu SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-divuw]]
===== HL.DIVUW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) integer division (unsigned).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.divuw SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-divw]]
===== HL.DIVW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) integer division (signed).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.divw SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-madd]]
===== HL.MADD

This mnemonic has a 48-bit composed encoding (prefix + main). Multiply-add (three-source).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.madd SrcL, SrcR, SrcD, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-maddw]]
===== HL.MADDW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) multiply-add (three-source).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.maddw SrcL, SrcR, SrcD, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-mul]]
===== HL.MUL

This mnemonic has a 48-bit composed encoding (prefix + main). Integer multiply.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.mul SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-mulu]]
===== HL.MULU

This mnemonic has a 48-bit composed encoding (prefix + main). Integer multiply (unsigned).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.mulu SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-rem]]
===== HL.REM

This mnemonic has a 48-bit composed encoding (prefix + main). Integer remainder (signed).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.rem SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-remu]]
===== HL.REMU

This mnemonic has a 48-bit composed encoding (prefix + main). Integer remainder (unsigned).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.remu SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-remuw]]
===== HL.REMUW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) integer remainder (unsigned).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.remuw SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-hl-remw]]
===== HL.REMW

This mnemonic has a 48-bit composed encoding (prefix + main). Word (32-bit) integer remainder (signed).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.remw SrcL, SrcR, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-madd]]
===== MADD

Multiply-add (three-source).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `madd SrcL, SrcR, SrcD, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_madd.svg[MADD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-maddw]]
===== MADDW

Word (32-bit) multiply-add (three-source).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `maddw SrcL, SrcR, SrcD, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_maddw.svg[MADDW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-mul]]
===== MUL

Integer multiply.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `mul SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_mul.svg[MUL encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-mulu]]
===== MULU

Integer multiply (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `mulu SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_mulu.svg[MULU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-muluw]]
===== MULUW

Word (32-bit) integer multiply (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `muluw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_muluw.svg[MULUW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-mulw]]
===== MULW

Word (32-bit) integer multiply.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `mulw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_mulw.svg[MULW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-rem]]
===== REM

Integer remainder (signed).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `rem SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_rem.svg[REM encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-remu]]
===== REMU

Integer remainder (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `remu SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_remu.svg[REMU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-remuw]]
===== REMUW

Word (32-bit) integer remainder (unsigned).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `remuw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_remuw.svg[REMUW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-remw]]
===== REMW

Word (32-bit) integer remainder (signed).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `remw SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_remw.svg[REMW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-v-madd]]
===== V.MADD

This mnemonic has a 64-bit vector encoding (prefix + main). Multiply-add (three-source).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.madd SrcL.<T>, SrcR.<T>, SrcD.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-multi-cycle-alu-v-mul]]
===== V.MUL

This mnemonic has a 64-bit vector encoding (prefix + main). Integer multiply.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.mul SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic]]
==== Floating-point Arithmetic

[[insndesc-floating-point-arithmetic-fabs]]
===== FABS

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fabs.{T} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fabs.svg[FABS encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fadd]]
===== FADD

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fadd.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fadd.svg[FADD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fdiv]]
===== FDIV

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fdiv.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fdiv.svg[FDIV encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fexp]]
===== FEXP

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fexp.{T} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fexp.svg[FEXP encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fmadd]]
===== FMADD

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fmadd.{T} SrcL, SrcR, SrcA, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fmadd.svg[FMADD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fmsub]]
===== FMSUB

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fmsub.{T} SrcL, SrcR, SrcA, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fmsub.svg[FMSUB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fmul]]
===== FMUL

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fmul.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fmul.svg[FMUL encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fnmadd]]
===== FNMADD

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fnmadd.{T} SrcL, SrcR, SrcA, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fnmadd.svg[FNMADD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fnmsub]]
===== FNMSUB

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fnmsub.{T} SrcL, SrcR, SrcA, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fnmsub.svg[FNMSUB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-frecip]]
===== FRECIP

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `frecip.{T} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_frecip.svg[FRECIP encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fsqrt]]
===== FSQRT

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fsqrt.{T} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fsqrt.svg[FSQRT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-fsub]]
===== FSUB

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fsub.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fsub.svg[FSUB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert]]
==== Format Convert

[[insndesc-format-convert-fcvt]]
===== FCVT

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvt.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvt.svg[FCVT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-fcvta]]
===== FCVTA

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvta.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvta.svg[FCVTA encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-fcvtm]]
===== FCVTM

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvtm.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvtm.svg[FCVTM encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-fcvtn]]
===== FCVTN

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvtn.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvtn.svg[FCVTN encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-fcvtp]]
===== FCVTP

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvtp.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvtp.svg[FCVTP encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-fcvtz]]
===== FCVTZ

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fcvtz.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fcvtz.svg[FCVTZ encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-scvtf]]
===== SCVTF

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `scvtf.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_scvtf.svg[SCVTF encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-ucvtf]]
===== UCVTF

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ucvtf.{srcT2dstT} SrcL, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ucvtf.svg[UCVTF encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-v-fcvt]]
===== V.FCVT

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fcvt.{st2dt} SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-v-fcvti]]
===== V.FCVTI

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fcvti.{st2dt} SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-v-icvt]]
===== V.ICVT

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.icvt.{st2dt} SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-format-convert-v-icvtf]]
===== V.ICVTF

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.icvtf.{st2dt} SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare]]
==== Floating-point Compare

[[insndesc-floating-point-compare-feq]]
===== FEQ

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `feq.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_feq.svg[FEQ encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-feqs]]
===== FEQS

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `feqs.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_feqs.svg[FEQS encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-fge]]
===== FGE

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fge.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fge.svg[FGE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-fges]]
===== FGES

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fges.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fges.svg[FGES encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-flt]]
===== FLT

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `flt.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_flt.svg[FLT encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-flts]]
===== FLTS

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `flts.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_flts.svg[FLTS encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-fne]]
===== FNE

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fne.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fne.svg[FNE encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-compare-fnes]]
===== FNES

Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fnes.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fnes.svg[FNES encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min]]
==== Max-Min

[[insndesc-max-min-fmax]]
===== FMAX

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fmax.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fmax.svg[FMAX encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min-fmin]]
===== FMIN

Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `fmin.{T} SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_fmin.svg[FMIN encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min-max]]
===== MAX

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `max SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_max.svg[MAX encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min-maxu]]
===== MAXU

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `maxu SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_maxu.svg[MAXU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min-min]]
===== MIN

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `min SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_min.svg[MIN encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-max-min-minu]]
===== MINU

Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `minu SrcL, SrcR, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_minu.svg[MINU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reserve]]
==== RESERVE

[[insndesc-reserve-hl-bfi]]
===== HL.BFI

This mnemonic has a 48-bit composed encoding (prefix + main). Bit-field insert.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.bfi SrcL, SrcR, M, N, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reserve-hl-miadd]]
===== HL.MIADD

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.miadd SrcL, SrcR, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reserve-hl-misub]]
===== HL.MISUB

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.misub SrcL, SrcR, uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-atomic]]
==== Atomic

[[insndesc-atomic-hl-casb]]
===== HL.CASB

This mnemonic has a 48-bit composed encoding (prefix + main). Atomic memory operation.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.casb<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, SrcD, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-atomic-hl-casd]]
===== HL.CASD

This mnemonic has a 48-bit composed encoding (prefix + main). Atomic memory operation.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.casd<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, SrcD, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-atomic-hl-cash]]
===== HL.CASH

This mnemonic has a 48-bit composed encoding (prefix + main). Atomic memory operation.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.cash<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, SrcD, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-atomic-hl-casw]]
===== HL.CASW

This mnemonic has a 48-bit composed encoding (prefix + main). Atomic memory operation.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.casw<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, SrcD, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-concat]]
==== Concat

[[insndesc-concat-hl-ccat]]
===== HL.CCAT

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ccat SrcL, SrcR, shamt, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-concat-hl-ccatw]]
===== HL.CCATW

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ccatw SrcL, SrcR, shamt, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-load-pc-relative]]
==== Load PC-Relative

[[insndesc-load-pc-relative-hl-lb-pcr]]
===== HL.LB.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lb.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-lbu-pcr]]
===== HL.LBU.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbu.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-ld-pcr]]
===== HL.LD.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ld.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-lh-pcr]]
===== HL.LH.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lh.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-lhu-pcr]]
===== HL.LHU.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhu.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-lw-pcr]]
===== HL.LW.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lw.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-pc-relative-hl-lwu-pcr]]
===== HL.LWU.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwu.pcr [<symbol>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-post-index]]
==== Load Post-Index

[[insndesc-load-post-index-hl-lb-po]]
===== HL.LB.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lb.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load8(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lbi-po]]
===== HL.LBI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbi.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load8(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lbu-po]]
===== HL.LBU.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbu.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load8(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lbui-po]]
===== HL.LBUI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbui.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load8(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-ld-po]]
===== HL.LD.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ld.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load64(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-ldi-po]]
===== HL.LDI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load64(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-ldi-upo]]
===== HL.LDI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using unscaled post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi.upo [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load64(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lh-po]]
===== HL.LH.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lh.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lhi-po]]
===== HL.LHI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lhi-upo]]
===== HL.LHI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi.upo [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lhu-po]]
===== HL.LHU.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhu.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lhui-po]]
===== HL.LHUI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lhui-upo]]
===== HL.LHUI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui.upo [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load16(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lw-po]]
===== HL.LW.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lw.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lwi-po]]
===== HL.LWI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lwi-upo]]
===== HL.LWI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi.upo [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lwu-po]]
===== HL.LWU.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwu.po [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lwui-po]]
===== HL.LWUI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui.po [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-post-index-hl-lwui-upo]]
===== HL.LWUI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled post-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui.upo [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
value = Load32(base)
updated = ComputeAddress(/* per syntax */)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index]]
==== Load Pre-Index

[[insndesc-load-pre-index-hl-lb-pr]]
===== HL.LB.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lb.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load8(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lbi-pr]]
===== HL.LBI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbi.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load8(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lbu-pr]]
===== HL.LBU.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbu.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load8(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lbui-pr]]
===== HL.LBUI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbui.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load8(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-ld-pr]]
===== HL.LD.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ld.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load64(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-ldi-pr]]
===== HL.LDI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load64(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-ldi-upr]]
===== HL.LDI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using unscaled pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi.upr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load64(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lh-pr]]
===== HL.LH.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lh.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lhi-pr]]
===== HL.LHI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lhi-upr]]
===== HL.LHI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi.upr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lhu-pr]]
===== HL.LHU.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhu.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lhui-pr]]
===== HL.LHUI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lhui-upr]]
===== HL.LHUI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui.upr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load16(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lw-pr]]
===== HL.LW.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lw.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lwi-pr]]
===== HL.LWI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lwi-upr]]
===== HL.LWI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi.upr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lwu-pr]]
===== HL.LWU.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwu.pr [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lwui-pr]]
===== HL.LWUI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui.pr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-pre-index-hl-lwui-upr]]
===== HL.LWUI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled pre-index addressing with writeback and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui.upr [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
value = Load32(updated)
Write(Dst0, value)
Write(Dst1, updated)
----

[[insndesc-load-long-offset]]
==== Load Long Offset

[[insndesc-load-long-offset-hl-lbi]]
===== HL.LBI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbi [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lbui]]
===== HL.LBUI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbui [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-ldi]]
===== HL.LDI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-ldi-u]]
===== HL.LDI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using unscaled extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lhi]]
===== HL.LHI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lhi-u]]
===== HL.LHI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lhui]]
===== HL.LHUI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lhui-u]]
===== HL.LHUI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhui.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lwi]]
===== HL.LWI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lwi-u]]
===== HL.LWI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lwui]]
===== HL.LWUI

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-long-offset-hl-lwui-u]]
===== HL.LWUI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled extended immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwui.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-pair]]
==== Load Pair

[[insndesc-load-pair-hl-lbip]]
===== HL.LBIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load8(addr)
val1 = Load8(addr + 1)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lbp]]
===== HL.LBP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 8-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbp [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load8(addr)
val1 = Load8(addr + 1)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lbuip]]
===== HL.LBUIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbuip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load8(addr)
val1 = Load8(addr + 1)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lbup]]
===== HL.LBUP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 8-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lbup [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load8(addr)
val1 = Load8(addr + 1)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-ldip]]
===== HL.LDIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load64(addr)
val1 = Load64(addr + 8)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-ldip-u]]
===== HL.LDIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using unscaled paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldip.u [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load64(addr)
val1 = Load64(addr + 8)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-ldp]]
===== HL.LDP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a 64-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ldp [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load64(addr)
val1 = Load64(addr + 8)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhip]]
===== HL.LHIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhip-u]]
===== HL.LHIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhip.u [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhp]]
===== HL.LHP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 16-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhp [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhuip]]
===== HL.LHUIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhuip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhuip-u]]
===== HL.LHUIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhuip.u [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lhup]]
===== HL.LHUP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 16-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lhup [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load16(addr)
val1 = Load16(addr + 2)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwip]]
===== HL.LWIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwip-u]]
===== HL.LWIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwip.u [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwp]]
===== HL.LWP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads a signed 32-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwp [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwuip]]
===== HL.LWUIP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwuip [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwuip-u]]
===== HL.LWUIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwuip.u [SrcL, simm], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-load-pair-hl-lwup]]
===== HL.LWUP

This mnemonic has a 48-bit composed encoding (prefix + main). Loads an unsigned 32-bit value from memory using paired access (two values) with the addressing form shown in the syntax and writes the result to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lwup [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
val0 = Load32(addr)
val1 = Load32(addr + 4)
Write(Dst0, val0)
Write(Dst1, val1)
----

[[insndesc-long-immediate]]
==== Long Immediate

[[insndesc-long-immediate-hl-lis]]
===== HL.LIS

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lis simm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-long-immediate-hl-liu]]
===== HL.LIU

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.liu uimm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-immediate]]
==== Immediate

[[insndesc-immediate-hl-lui]]
===== HL.LUI

This mnemonic has a 48-bit composed encoding (prefix + main). Load upper immediate (constant materialization).

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.lui imm, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-immediate-lui]]
===== LUI

Load upper immediate (constant materialization).

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lui simm, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lui.svg[LUI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-prefetch]]
==== Prefetch

[[insndesc-prefetch-hl-prf]]
===== HL.PRF

This mnemonic has a 48-bit composed encoding (prefix + main). Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.prf{.l1,.l2,.l3} [SrcL, SrcR<{.sw,.uw}><<<shamt>]`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-prefetch-hl-prf-a]]
===== HL.PRF.A

This mnemonic has a 48-bit composed encoding (prefix + main). Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.prf.a{.l1,.l2,.l3} [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-prefetch-hl-prfi-u]]
===== HL.PRFI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.prfi.u{.l1,.l2,.l3} [SrcL, simm]`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-prefetch-hl-prfi-ua]]
===== HL.PRFI.UA

This mnemonic has a 48-bit composed encoding (prefix + main). Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.prfi.ua{.l1,.l2,.l3} [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-general]]
==== General

[[insndesc-general-hl-qmt]]
===== HL.QMT

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.qmt.{i,e,s,r,ie,is,ir,es,er,ies,ier} SrcL, SrcR, ->{t, u}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-general-hl-qpop]]
===== HL.QPOP

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.qpop.{e,r,er} SrcL, ->Dst0, Dst1`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-general-hl-qpush]]
===== HL.QPUSH

This mnemonic has a 48-bit composed encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.qpush.{h,e,r,he,hr,er,her} SrcL, SrcR, ->{t, u}`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-store-pc-relative]]
==== Store PC-Relative

[[insndesc-store-pc-relative-hl-sb-pcr]]
===== HL.SB.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sb.pcr SrcL, [<symbol>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcL))
----

[[insndesc-store-pc-relative-hl-sd-pcr]]
===== HL.SD.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sd.pcr SrcL, [<symbol>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-pc-relative-hl-sh-pcr]]
===== HL.SH.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sh.pcr SrcL, [<symbol>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-pc-relative-hl-sw-pcr]]
===== HL.SW.PCR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sw.pcr SrcL, [<symbol>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-post-index]]
==== Store Post-Index

[[insndesc-store-post-index-hl-sb-po]]
===== HL.SB.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sb.po SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store8(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sbi-po]]
===== HL.SBI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sbi.po SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store8(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sd-po]]
===== HL.SD.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sd.po SrcD, [SrcL, SrcR<{.sw,.uw}><<3], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store64(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sd-upo]]
===== HL.SD.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sd.upo SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store64(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sdi-po]]
===== HL.SDI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi.po SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store64(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sdi-upo]]
===== HL.SDI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi.upo SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store64(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sh-po]]
===== HL.SH.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sh.po SrcD, [SrcL, SrcR<{.sw,.uw}><<1], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store16(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sh-upo]]
===== HL.SH.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sh.upo SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store16(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-shi-po]]
===== HL.SHI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi.po SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store16(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-shi-upo]]
===== HL.SHI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi.upo SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store16(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sw-po]]
===== HL.SW.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sw.po SrcD, [SrcL, SrcR<{.sw,.uw}><<2], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store32(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-sw-upo]]
===== HL.SW.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sw.upo SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store32(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-swi-po]]
===== HL.SWI.PO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi.po SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store32(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-post-index-hl-swi-upo]]
===== HL.SWI.UPO

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled post-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi.upo SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
base = Read(SrcL)
Store32(base, Read(SrcD))
updated = ComputeAddress(/* per syntax */)
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index]]
==== Store Pre-Index

[[insndesc-store-pre-index-hl-sb-pr]]
===== HL.SB.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sb.pr SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store8(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sbi-pr]]
===== HL.SBI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sbi.pr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store8(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sd-pr]]
===== HL.SD.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sd.pr SrcD, [SrcL, SrcR<{.sw,.uw}><<3], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store64(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sd-upr]]
===== HL.SD.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sd.upr SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store64(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sdi-pr]]
===== HL.SDI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi.pr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store64(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sdi-upr]]
===== HL.SDI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi.upr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store64(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sh-pr]]
===== HL.SH.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sh.pr SrcD, [SrcL, SrcR<{.sw,.uw}><<1], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store16(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sh-upr]]
===== HL.SH.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sh.upr SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store16(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-shi-pr]]
===== HL.SHI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi.pr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store16(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-shi-upr]]
===== HL.SHI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi.upr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store16(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sw-pr]]
===== HL.SW.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sw.pr SrcD, [SrcL, SrcR<{.sw,.uw}><<2], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store32(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-sw-upr]]
===== HL.SW.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sw.upr SrcD, [SrcL, SrcR<{.sw,.uw}>], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store32(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-swi-pr]]
===== HL.SWI.PR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi.pr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store32(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-pre-index-hl-swi-upr]]
===== HL.SWI.UPR

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled pre-index addressing with writeback.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi.upr SrcD, [SrcR, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
updated = ComputeAddress(/* per syntax */)
Store32(updated, Read(SrcD))
Write(Dst, updated)  // when a destination is present
----

[[insndesc-store-long-offset]]
==== Store Long Offset

[[insndesc-store-long-offset-hl-sbi]]
===== HL.SBI

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sbi SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-sdi]]
===== HL.SDI

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-sdi-u]]
===== HL.SDI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdi.u SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-shi]]
===== HL.SHI

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-shi-u]]
===== HL.SHI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shi.u SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-swi]]
===== HL.SWI

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-long-offset-hl-swi-u]]
===== HL.SWI.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled extended immediate-offset addressing.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swi.u SrcD, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-pair]]
==== Store Pair

[[insndesc-store-pair-hl-sbip]]
===== HL.SBIP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sbip SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
Store8(addr + 1, Read(SrcD1))
----

[[insndesc-store-pair-hl-sbp]]
===== HL.SBP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 8-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sbp SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
Store8(addr + 1, Read(SrcD1))
----

[[insndesc-store-pair-hl-sdip]]
===== HL.SDIP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdip SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
Store64(addr + 8, Read(SrcD1))
----

[[insndesc-store-pair-hl-sdip-u]]
===== HL.SDIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdip.u SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
Store64(addr + 8, Read(SrcD1))
----

[[insndesc-store-pair-hl-sdp]]
===== HL.SDP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdp SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}><<3]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
Store64(addr + 8, Read(SrcD1))
----

[[insndesc-store-pair-hl-sdp-u]]
===== HL.SDP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 64-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.sdp.u SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
Store64(addr + 8, Read(SrcD1))
----

[[insndesc-store-pair-hl-ship]]
===== HL.SHIP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ship SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
Store16(addr + 2, Read(SrcD1))
----

[[insndesc-store-pair-hl-ship-u]]
===== HL.SHIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ship.u SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
Store16(addr + 2, Read(SrcD1))
----

[[insndesc-store-pair-hl-shp]]
===== HL.SHP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shp SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}><<1]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
Store16(addr + 2, Read(SrcD1))
----

[[insndesc-store-pair-hl-shp-u]]
===== HL.SHP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 16-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.shp.u SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
Store16(addr + 2, Read(SrcD1))
----

[[insndesc-store-pair-hl-swip]]
===== HL.SWIP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swip SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
Store32(addr + 4, Read(SrcD1))
----

[[insndesc-store-pair-hl-swip-u]]
===== HL.SWIP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swip.u SrcD, SrcD1, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
Store32(addr + 4, Read(SrcD1))
----

[[insndesc-store-pair-hl-swp]]
===== HL.SWP

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swp SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}><<2]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
Store32(addr + 4, Read(SrcD1))
----

[[insndesc-store-pair-hl-swp-u]]
===== HL.SWP.U

This mnemonic has a 48-bit composed encoding (prefix + main). Stores a 32-bit value to memory using unscaled paired access (two values) with the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.swp.u SrcD, SrcD1, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
Store32(addr + 4, Read(SrcD1))
----

[[insndesc-ssr-access]]
==== SSR Access

[[insndesc-ssr-access-hl-ssrget]]
===== HL.SSRGET

This mnemonic has a 48-bit composed encoding (prefix + main). Reads a system register identified by the ID operand and writes the value to the selected destination.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ssrget SSR_ID, ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
value = ReadSystemRegister(ID)
Write(Dst, value)
----

[[insndesc-ssr-access-hl-ssrset]]
===== HL.SSRSET

This mnemonic has a 48-bit composed encoding (prefix + main). Writes a system register identified by the ID operand with the provided value.

Catalog forms:: 1 form(s) (48 bits).

Assembly forms::
+
* `hl.ssrset SrcL, SSR_ID`

Operation (informative)::
+
[source]
----
WriteSystemRegister(ID, Read(SrcL))
----

[[insndesc-ssr-access-lsrget]]
===== LSRGET

Reads a system register identified by the ID operand and writes the value to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lsrget LSR_ID, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lsrget.svg[LSRGET encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
value = ReadSystemRegister(ID)
Write(Dst, value)
----

[[insndesc-ssr-access-setc-tgt]]
===== SETC.TGT

Sets the block-commit condition/argument consumed by subsequent conditional block transitions.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `setc.tgt SrcL`

Operation (informative)::
+
[source]
----
SetCommitTarget(Read(SrcL))
----

[[insndesc-ssr-access-ssrget]]
===== SSRGET

Reads a system register identified by the ID operand and writes the value to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ssrget SSR_ID, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ssrget.svg[SSRGET encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
value = ReadSystemRegister(ID)
Write(Dst, value)
----

[[insndesc-ssr-access-ssrset]]
===== SSRSET

Writes a system register identified by the ID operand with the provided value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ssrset SrcL, SSR_ID`

Encoding::
+
image::encodings/enc_ssrset.svg[SSRSET encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
WriteSystemRegister(ID, Read(SrcL))
----

[[insndesc-ssr-access-ssrswap]]
===== SSRSWAP

Atomically swaps a system register value with the provided value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ssrswap SrcL, SSR_ID, ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ssrswap.svg[SSRSWAP encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
old = ReadSystemRegister(ID)
WriteSystemRegister(ID, Read(SrcL))
Write(Dst, old)
----

[[insndesc-load-register-offset]]
==== Load Register Offset

[[insndesc-load-register-offset-lb]]
===== LB

Loads a signed 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lb [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lb.svg[LB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-lbu]]
===== LBU

Loads an unsigned 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lbu [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lbu.svg[LBU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-ld]]
===== LD

Loads a 64-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ld.svg[LD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-register-offset-lh]]
===== LH

Loads a signed 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lh [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lh.svg[LH encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-lhu]]
===== LHU

Loads an unsigned 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhu [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lhu.svg[LHU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-lw]]
===== LW

Loads a signed 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lw.svg[LW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-lwu]]
===== LWU

Loads an unsigned 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwu [SrcL, SrcR<{.sw,.uw}><<<shamt>], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lwu.svg[LWU encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-prf]]
===== PRF

Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `prf [SrcL, SrcR<{.sw,.uw}><<<shamt>]`

Encoding::
+
image::encodings/enc_prf.svg[PRF encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load(addr)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lb]]
===== V.LB

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lb<.local> [SrcL<.ud>, <lc0>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lb-brg]]
===== V.LB.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lb.brg<.local> [SrcL<.ud>, <lc0>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lbu]]
===== V.LBU

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbu<.local> [SrcL<.ud>, <lc0>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lbu-brg]]
===== V.LBU.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 8-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbu.brg<.local> [SrcL<.ud>, <lc0>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-ld]]
===== V.LD

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld<.local> [SrcL<.ud>, <lc0<<3>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-ld-brg]]
===== V.LD.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.brg<.local> [SrcL<.ud>, <lc0<<3>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lh]]
===== V.LH

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lh<.local> [SrcL<.ud>, <lc0<<1>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lh-brg]]
===== V.LH.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lh.brg<.local> [SrcL<.ud>, <lc0<<1>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lhu]]
===== V.LHU

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhu<.local> [SrcL<.ud>, <lc0<<1>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lhu-brg]]
===== V.LHU.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhu.brg<.local> [SrcL<.ud>, <lc0<<1>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lw]]
===== V.LW

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw<.local> [SrcL<.ud>, <lc0<<2>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lw-brg]]
===== V.LW.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.brg<.local> [SrcL<.ud>, <lc0<<2>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lwu]]
===== V.LWU

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwu<.local> [SrcL<.ud>, <lc0<<2>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-register-offset-v-lwu-brg]]
===== V.LWU.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using register-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwu.brg<.local> [SrcL<.ud>, <lc0<<2>, SrcR.<T><<<shamt>], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol]]
==== Load Symbol

[[insndesc-load-symbol-lb-pcr]]
===== LB.PCR

Loads a signed 8-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lb.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol-lbu-pcr]]
===== LBU.PCR

Loads an unsigned 8-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lbu.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol-ld-pcr]]
===== LD.PCR

Loads a 64-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-symbol-lh-pcr]]
===== LH.PCR

Loads a signed 16-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lh.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol-lhu-pcr]]
===== LHU.PCR

Loads an unsigned 16-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhu.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol-lw-pcr]]
===== LW.PCR

Loads a signed 32-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-symbol-lwu-pcr]]
===== LWU.PCR

Loads an unsigned 32-bit value from memory using PC-relative/symbol addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwu.pcr [symbol], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset]]
==== Load Immediate Offset

[[insndesc-load-immediate-offset-lbi]]
===== LBI

Loads a signed 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lbi [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lbi.svg[LBI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-lbui]]
===== LBUI

Loads an unsigned 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lbui [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lbui.svg[LBUI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-ldi]]
===== LDI

Loads a 64-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ldi [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_ldi.svg[LDI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-lhi]]
===== LHI

Loads a signed 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhi [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lhi.svg[LHI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-lhui]]
===== LHUI

Loads an unsigned 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhui [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lhui.svg[LHUI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-lwi]]
===== LWI

Loads a signed 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwi [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lwi.svg[LWI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-lwui]]
===== LWUI

Loads an unsigned 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwui [SrcL, simm], ->{t, u, Rd}`

Encoding::
+
image::encodings/enc_lwui.svg[LWUI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lbi]]
===== V.LBI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbi<.local> [SrcL<.ud>, <lc0>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lbi-brg]]
===== V.LBI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbi.brg<.local> [SrcL<.ud>, <lc0>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lbui]]
===== V.LBUI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbui<.local> [SrcL<.ud>, <lc0>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lbui-brg]]
===== V.LBUI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 8-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lbui.brg<.local> [SrcL<.ud>, <lc0>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load8(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-ldi]]
===== V.LDI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ldi<.local> [SrcL<.ud>, <lc0<<3>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-ldi-brg]]
===== V.LDI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ldi.brg<.local> [SrcL<.ud>, <lc0<<3>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lhi]]
===== V.LHI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhi<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lhi-brg]]
===== V.LHI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhi.brg<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lhui]]
===== V.LHUI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhui<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lhui-brg]]
===== V.LHUI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhui.brg<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lwi]]
===== V.LWI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwi<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lwi-brg]]
===== V.LWI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwi.brg<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lwui]]
===== V.LWUI

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwui<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-immediate-offset-v-lwui-brg]]
===== V.LWUI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwui.brg<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-atomic-operation]]
==== Atomic Operation

[[insndesc-atomic-operation-ld-add]]
===== LD.ADD

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.add<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old + Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-and]]
===== LD.AND

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.and<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old & Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-or]]
===== LD.OR

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.or<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old | Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-smax]]
===== LD.SMAX

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.smax<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = smax(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-smin]]
===== LD.SMIN

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.smin<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = smin(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-umax]]
===== LD.UMAX

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.umax<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = umax(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-umin]]
===== LD.UMIN

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.umin<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = umin(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-ld-xor]]
===== LD.XOR

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ld.xor<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old ^ Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lr-b]]
===== LR.B

Load-reserved: performs an atomic load and establishes a reservation for a subsequent store-conditional.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lr.b<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
value = LoadReserved8 (addr)
Write(Dst, value)
----

[[insndesc-atomic-operation-lr-d]]
===== LR.D

Load-reserved: performs an atomic load and establishes a reservation for a subsequent store-conditional.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lr.d<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
value = LoadReserved64 (addr)
Write(Dst, value)
----

[[insndesc-atomic-operation-lr-h]]
===== LR.H

Load-reserved: performs an atomic load and establishes a reservation for a subsequent store-conditional.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lr.h<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
value = LoadReserved16 (addr)
Write(Dst, value)
----

[[insndesc-atomic-operation-lr-w]]
===== LR.W

Load-reserved: performs an atomic load and establishes a reservation for a subsequent store-conditional.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lr.w<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
value = LoadReserved32 (addr)
Write(Dst, value)
----

[[insndesc-atomic-operation-lw-add]]
===== LW.ADD

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.add<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old + Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-and]]
===== LW.AND

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.and<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old & Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-or]]
===== LW.OR

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.or<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old | Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-smax]]
===== LW.SMAX

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.smax<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = smax(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-smin]]
===== LW.SMIN

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.smin<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = smin(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-umax]]
===== LW.UMAX

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.umax<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = umax(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-umin]]
===== LW.UMIN

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.umin<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = umin(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-lw-xor]]
===== LW.XOR

Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lw.xor<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old ^ Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-sc-b]]
===== SC.B

Store-conditional: attempts an atomic store that succeeds only if the reservation is still valid; returns a status code.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sc.b<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> SrcL, [SrcR], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcR)
status = StoreConditional8(addr, Read(SrcL))
Write(Dst, status)
----

[[insndesc-atomic-operation-sc-d]]
===== SC.D

Store-conditional: attempts an atomic store that succeeds only if the reservation is still valid; returns a status code.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sc.d<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> SrcL, [SrcR], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcR)
status = StoreConditional64(addr, Read(SrcL))
Write(Dst, status)
----

[[insndesc-atomic-operation-sc-h]]
===== SC.H

Store-conditional: attempts an atomic store that succeeds only if the reservation is still valid; returns a status code.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sc.h<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> SrcL, [SrcR], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcR)
status = StoreConditional16(addr, Read(SrcL))
Write(Dst, status)
----

[[insndesc-atomic-operation-sc-w]]
===== SC.W

Store-conditional: attempts an atomic store that succeeds only if the reservation is still valid; returns a status code.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sc.w<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> SrcL, [SrcR], { ->t, ->u, ->Rd}`

Operation (informative)::
+
[source]
----
addr = Read(SrcR)
status = StoreConditional32(addr, Read(SrcL))
Write(Dst, status)
----

[[insndesc-atomic-operation-sd-add]]
===== SD.ADD

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.add<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old + Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-and]]
===== SD.AND

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.and<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old & Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-or]]
===== SD.OR

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.or<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old | Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-smax]]
===== SD.SMAX

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.smax<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = smax(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-smin]]
===== SD.SMIN

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.smin<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = smin(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-umax]]
===== SD.UMAX

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.umax<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = umax(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-umin]]
===== SD.UMIN

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.umin<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = umin(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sd-xor]]
===== SD.XOR

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.xor<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old ^ Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-sw-add]]
===== SW.ADD

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.add<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old + Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-and]]
===== SW.AND

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.and<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old & Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-or]]
===== SW.OR

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.or<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old | Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-smax]]
===== SW.SMAX

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.smax<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = smax(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-smin]]
===== SW.SMIN

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.smin<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = smin(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-umax]]
===== SW.UMAX

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.umax<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = umax(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-umin]]
===== SW.UMIN

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.umin<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = umin(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-sw-xor]]
===== SW.XOR

Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.xor<.{rl, f, rlf}> [SrcL], SrcR`

Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old ^ Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-swapb]]
===== SWAPB

Atomic swap: atomically exchanges a memory value with a register value and returns the old value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swapb<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Encoding::
+
image::encodings/enc_swapb.svg[SWAPB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicSwap8(addr, Read(SrcR))
Write(Dst, old)
----

[[insndesc-atomic-operation-swapd]]
===== SWAPD

Atomic swap: atomically exchanges a memory value with a register value and returns the old value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swapd<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Encoding::
+
image::encodings/enc_swapd.svg[SWAPD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicSwap64(addr, Read(SrcR))
Write(Dst, old)
----

[[insndesc-atomic-operation-swaph]]
===== SWAPH

Atomic swap: atomically exchanges a memory value with a register value and returns the old value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swaph<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Encoding::
+
image::encodings/enc_swaph.svg[SWAPH encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicSwap16(addr, Read(SrcR))
Write(Dst, old)
----

[[insndesc-atomic-operation-swapw]]
===== SWAPW

Atomic swap: atomically exchanges a memory value with a register value and returns the old value.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swapw<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL], SrcR, { ->t, ->u, ->Rd}`

Encoding::
+
image::encodings/enc_swapw.svg[SWAPW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = Read(SrcL)
old = AtomicSwap32(addr, Read(SrcR))
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-add]]
===== V.LD.ADD

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.add<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old + Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-and]]
===== V.LD.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.and<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old & Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-max]]
===== V.LD.MAX

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.max<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = max(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-min]]
===== V.LD.MIN

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.min<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = min(old, Read(SrcR))
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-or]]
===== V.LD.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.or<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old | Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-ld-xor]]
===== V.LD.XOR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ld.xor<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old ^ Read(SrcR)
AtomicStore64(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-add]]
===== V.LW.ADD

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.add<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old + Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-and]]
===== V.LW.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.and<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old & Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-max]]
===== V.LW.MAX

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.max<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = max(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-min]]
===== V.LW.MIN

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.min<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = min(old, Read(SrcR))
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-or]]
===== V.LW.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.or<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old | Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-lw-xor]]
===== V.LW.XOR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that returns the original memory value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lw.xor<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old ^ Read(SrcR)
AtomicStore32(addr, new)
Write(Dst, old)
----

[[insndesc-atomic-operation-v-sd-add]]
===== V.SD.ADD

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.add<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old + Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sd-and]]
===== V.SD.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.and<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old & Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sd-max]]
===== V.SD.MAX

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.max<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = max(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sd-min]]
===== V.SD.MIN

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.min<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = min(old, Read(SrcR))
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sd-or]]
===== V.SD.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.or<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old | Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sd-xor]]
===== V.SD.XOR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.xor<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad64(addr)
new = old ^ Read(SrcR)
AtomicStore64(addr, new)
----

[[insndesc-atomic-operation-v-sw-add]]
===== V.SW.ADD

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.add<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old + Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-v-sw-and]]
===== V.SW.AND

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.and<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old & Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-v-sw-max]]
===== V.SW.MAX

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.max<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = max(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-v-sw-min]]
===== V.SW.MIN

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.min<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = min(old, Read(SrcR))
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-v-sw-or]]
===== V.SW.OR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.or<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old | Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-atomic-operation-v-sw-xor]]
===== V.SW.XOR

This mnemonic has a 64-bit vector encoding (prefix + main). Atomic read-modify-write operation that updates memory without returning a value.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.xor<.{rl, f, rd, rlf, rdf, rlrd, rlrdf}> [SrcL<.ud>], SrcR.<T>`

Operation (informative)::
+
[source]
----
for each active element:
addr = Read(SrcL)
old = AtomicLoad32(addr)
new = old ^ Read(SrcR)
AtomicStore32(addr, new)
----

[[insndesc-load-unscaled]]
==== Load UnScaled

[[insndesc-load-unscaled-ldi-u]]
===== LDI.U

Loads a 64-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `ldi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-unscaled-lhi-u]]
===== LHI.U

Loads a signed 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-lhui-u]]
===== LHUI.U

Loads an unsigned 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lhui.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-lwi-u]]
===== LWI.U

Loads a signed 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwi.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-lwui-u]]
===== LWUI.U

Loads an unsigned 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `lwui.u [SrcL, simm], ->{t, u, Rd}`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-prfi-u]]
===== PRFI.U

Issues a prefetch request for the address computed by the selected addressing form.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `prfi.u [SrcL, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load(addr)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-ldi-u]]
===== V.LDI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ldi.u<.local> [SrcL<.ud>, <lc0<<3>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-ldi-u-brg]]
===== V.LDI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a 64-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ldi.u.brg<.local> [SrcL<.ud>, <lc0<<3>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load64(addr)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lhi-u]]
===== V.LHI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhi.u<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lhi-u-brg]]
===== V.LHI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhi.u.brg<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lhui-u]]
===== V.LHUI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhui.u<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lhui-u-brg]]
===== V.LHUI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 16-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lhui.u.brg<.local> [SrcL<.ud>, <lc0<<1>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load16(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lwi-u]]
===== V.LWI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwi.u<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lwi-u-brg]]
===== V.LWI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads a signed 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwi.u.brg<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = SignExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lwui-u]]
===== V.LWUI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwui.u<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-load-unscaled-v-lwui-u-brg]]
===== V.LWUI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Loads an unsigned 32-bit value from memory using unscaled immediate-offset addressing and writes the result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.lwui.u.brg<.local> [SrcL<.ud>, <lc0<<2>, simm], ->Dst.<W>`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
value = Load32(addr)
value = ZeroExtend(value)
Write(Dst, value)
----

[[insndesc-store-register-offset]]
==== Store Register Offset

[[insndesc-store-register-offset-sb]]
===== SB

Stores a 8-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sb SrcD, [SrcL, SrcR<{.sw,.uw}>]`

Encoding::
+
image::encodings/enc_sb.svg[SB encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sd]]
===== SD

Stores a 64-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd SrcD, [SrcL, SrcR<{.sw,.uw}><<3]`

Encoding::
+
image::encodings/enc_sd.svg[SD encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sd-u]]
===== SD.U

Stores a 64-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.u SrcD, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sh]]
===== SH

Stores a 16-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sh SrcD, [SrcL, SrcR<{.sw,.uw}><<1]`

Encoding::
+
image::encodings/enc_sh.svg[SH encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sh-u]]
===== SH.U

Stores a 16-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sh.u SrcD, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sw]]
===== SW

Stores a 32-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw SrcD, [SrcL, SrcR<{.sw,.uw}><<2]`

Encoding::
+
image::encodings/enc_sw.svg[SW encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-register-offset-sw-u]]
===== SW.U

Stores a 32-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.u SrcD, [SrcL, SrcR<{.sw,.uw}>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sb]]
===== V.SB

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 8-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sb<.local> SrcD.<T1>, [SrcL<.ud>, <lc0>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sb-brg]]
===== V.SB.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 8-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sb.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sd]]
===== V.SD

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<3>, SrcR.<T2><<(3+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sd-brg]]
===== V.SD.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<3>, SrcR.<T2><<(3+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sd-u]]
===== V.SD.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.u<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<3>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sd-u-brg]]
===== V.SD.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sd.u.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<3>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sh]]
===== V.SH

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sh<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<1>, SrcR.<T2><<(1+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sh-brg]]
===== V.SH.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sh.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<1>, SrcR.<T2><<(1+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sh-u]]
===== V.SH.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sh.u<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<1>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sh-u-brg]]
===== V.SH.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sh.u.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<1>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sw]]
===== V.SW

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<2>, SrcR.<T2><<(2+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sw-brg]]
===== V.SW.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<2>, SrcR.<T2><<(2+shamt)]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sw-u]]
===== V.SW.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.u<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<2>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-register-offset-v-sw-u-brg]]
===== V.SW.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using unscaled register-offset addressing.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sw.u.brg<.local> SrcD.<T1>, [SrcL<.ud>, <lc0<<2>, SrcR.<T2><<<shamt>]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcD))
----

[[insndesc-store-symbol]]
==== Store Symbol

[[insndesc-store-symbol-sb-pcr]]
===== SB.PCR

Stores a 8-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sb.pcr SrcL, [symbol]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcL))
----

[[insndesc-store-symbol-sd-pcr]]
===== SD.PCR

Stores a 64-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sd.pcr SrcL, [symbol]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-symbol-sh-pcr]]
===== SH.PCR

Stores a 16-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sh.pcr SrcL, [symbol]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-symbol-sw-pcr]]
===== SW.PCR

Stores a 32-bit value to memory using PC-relative/symbol addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sw.pcr SrcL, [symbol]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset]]
==== Store Immediate Offset

[[insndesc-store-immediate-offset-sbi]]
===== SBI

Stores a 8-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sbi SrcL, [SrcR, simm]`

Encoding::
+
image::encodings/enc_sbi.svg[SBI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-sdi]]
===== SDI

Stores a 64-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sdi SrcL, [SrcR, simm]`

Encoding::
+
image::encodings/enc_sdi.svg[SDI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-sdi-u]]
===== SDI.U

Stores a 64-bit value to memory using unscaled immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `sdi.u SrcL, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-shi]]
===== SHI

Stores a 16-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `shi SrcL, [SrcR, simm]`

Encoding::
+
image::encodings/enc_shi.svg[SHI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-shi-u]]
===== SHI.U

Stores a 16-bit value to memory using unscaled immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `shi.u SrcL, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-swi]]
===== SWI

Stores a 32-bit value to memory using immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swi SrcL, [SrcR, simm]`

Encoding::
+
image::encodings/enc_swi.svg[SWI encoding diagram,align="center"]


Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-immediate-offset-swi-u]]
===== SWI.U

Stores a 32-bit value to memory using unscaled immediate-offset addressing.

Catalog forms:: 1 form(s) (32 bits).

Assembly forms::
+
* `swi.u SrcL, [SrcR, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-bit-manipulation]]
==== Bit Manipulation

[[insndesc-bit-manipulation-v-bcnt]]
===== V.BCNT

This mnemonic has a 64-bit vector encoding (prefix + main). Population count (count set bits).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.bcnt SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-bic]]
===== V.BIC

This mnemonic has a 64-bit vector encoding (prefix + main). Bit clear / AND-NOT operation.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.bic SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-bis]]
===== V.BIS

This mnemonic has a 64-bit vector encoding (prefix + main). Bit set / OR operation.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.bis SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-bxs]]
===== V.BXS

This mnemonic has a 64-bit vector encoding (prefix + main). Bit-field extract (signed).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.bxs SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-bxu]]
===== V.BXU

This mnemonic has a 64-bit vector encoding (prefix + main). Bit-field extract (unsigned).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.bxu SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-clz]]
===== V.CLZ

This mnemonic has a 64-bit vector encoding (prefix + main). Count leading zeros.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.clz SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-ctz]]
===== V.CTZ

This mnemonic has a 64-bit vector encoding (prefix + main). Count trailing zeros.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.ctz SrcL.<T>, Nminus1, M, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-bit-manipulation-v-rev]]
===== V.REV

This mnemonic has a 64-bit vector encoding (prefix + main). Bit-reversal operation.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rev SrcL.<T>, M, N, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-integer]]
==== Three Source Integer

[[insndesc-three-source-integer-v-csel]]
===== V.CSEL

This mnemonic has a 64-bit vector encoding (prefix + main). Conditional select.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.csel SrcP.<T>, SrcL.<T>, SrcR.<T><.neg>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-integer-v-psel]]
===== V.PSEL

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.psel SrcP, SrcL.<T>, SrcR.<T><.neg>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-division]]
==== Division

[[insndesc-division-v-div]]
===== V.DIV

This mnemonic has a 64-bit vector encoding (prefix + main). Integer division (signed).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.div SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-division-v-rem]]
===== V.REM

This mnemonic has a 64-bit vector encoding (prefix + main). Integer remainder (signed).

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rem SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-2]]
==== Floating Point Arithmetic

[[insndesc-floating-point-arithmetic-2-v-fabs]]
===== V.FABS

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fabs SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-2-v-fclass]]
===== V.FCLASS

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fclass SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-2-v-fexp]]
===== V.FEXP

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fexp SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-2-v-frecip]]
===== V.FRECIP

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.frecip SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-floating-point-arithmetic-2-v-fsqrt]]
===== V.FSQRT

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fsqrt SrcL.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point]]
==== Three-Source Floating Point

[[insndesc-three-source-floating-point-v-fadd]]
===== V.FADD

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fadd SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fdiv]]
===== V.FDIV

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fdiv SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fmadd]]
===== V.FMADD

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fmadd SrcL.<T>, SrcR.<T>, SrcA.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fmsub]]
===== V.FMSUB

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fmsub SrcL.<T>, SrcR.<T>, SrcA.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fmul]]
===== V.FMUL

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fmul SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fnmadd]]
===== V.FNMADD

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fnmadd SrcL.<T>, SrcR.<T>, SrcA.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fnmsub]]
===== V.FNMSUB

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fnmsub SrcL.<T>, SrcR.<T>, SrcA.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-three-source-floating-point-v-fsub]]
===== V.FSUB

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fsub SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point]]
==== Two-Source Floating Point

[[insndesc-two-source-floating-point-v-feq]]
===== V.FEQ

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.feq SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-feqs]]
===== V.FEQS

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.feqs SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fge]]
===== V.FGE

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fge SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fges]]
===== V.FGES

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fges SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-flt]]
===== V.FLT

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.flt SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-flts]]
===== V.FLTS

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.flts SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fmax]]
===== V.FMAX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fmax SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fmin]]
===== V.FMIN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fmin SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fne]]
===== V.FNE

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a comparison as selected by the mnemonic and writes a boolean result to the selected destination.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fne SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-fnes]]
===== V.FNES

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.fnes SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-max]]
===== V.MAX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.max SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-two-source-floating-point-v-min]]
===== V.MIN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs a floating-point operation as selected by the mnemonic and operand type qualifiers.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.min SrcL.<T>, SrcR.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-general-manager]]
==== General Manager

[[insndesc-general-manager-v-qpop]]
===== V.QPOP

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.qpop SrcL.ud, ->Dst`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-general-manager-v-qpush]]
===== V.QPUSH

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.qpush SrcL.ud, SrcR.ud, ->Dst`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register]]
==== Reduce Operation with Register

[[insndesc-reduce-operation-with-register-v-rdadd]]
===== V.RDADD

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdadd SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdand]]
===== V.RDAND

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdand SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdfadd]]
===== V.RDFADD

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdfadd SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdfmax]]
===== V.RDFMAX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdfmax SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdfmin]]
===== V.RDFMIN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdfmin SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdmax]]
===== V.RDMAX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdmax SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdmin]]
===== V.RDMIN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdmin SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdor]]
===== V.RDOR

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdor SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-reduce-operation-with-register-v-rdxor]]
===== V.RDXOR

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.rdxor SrcL.<T>, ->Dst<.W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-store-offset]]
==== Store Offset

[[insndesc-store-offset-v-sbi]]
===== V.SBI

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 8-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sbi<.local> SrcL.<T>, [SrcR<.ud>, <lc0>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcL))
----

[[insndesc-store-offset-v-sbi-brg]]
===== V.SBI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 8-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sbi.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store8(addr, Read(SrcL))
----

[[insndesc-store-offset-v-sdi]]
===== V.SDI

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sdi<.local> SrcL.<T>, [SrcR<.ud>, <lc0<3>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-offset-v-sdi-brg]]
===== V.SDI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sdi.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<3>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-offset-v-sdi-u]]
===== V.SDI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sdi.u<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<3>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-offset-v-sdi-u-brg]]
===== V.SDI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 64-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.sdi.u.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<3>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store64(addr, Read(SrcL))
----

[[insndesc-store-offset-v-shi]]
===== V.SHI

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shi<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<1>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-offset-v-shi-brg]]
===== V.SHI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shi.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<1>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-offset-v-shi-u]]
===== V.SHI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shi.u<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<1>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-offset-v-shi-u-brg]]
===== V.SHI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 16-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shi.u.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<1>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store16(addr, Read(SrcL))
----

[[insndesc-store-offset-v-swi]]
===== V.SWI

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.swi<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<2>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-offset-v-swi-brg]]
===== V.SWI.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.swi.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<2>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-offset-v-swi-u]]
===== V.SWI.U

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.swi.u<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<2>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-store-offset-v-swi-u-brg]]
===== V.SWI.U.BRG

This mnemonic has a 64-bit vector encoding (prefix + main). Stores a 32-bit value to memory using unscaled the addressing form shown in the syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.swi.u.brg<.local> SrcL.<T>, [SrcR<.ud>, <lc0<<2>, simm]`

Operation (informative)::
+
[source]
----
addr = ComputeAddress(/* per syntax */)
Store32(addr, Read(SrcL))
----

[[insndesc-shuffle]]
==== Shuffle

[[insndesc-shuffle-v-shfl-bfly]]
===== V.SHFL.BFLY

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfl.bfly SrcL.<T>, SrcP.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfl-down]]
===== V.SHFL.DOWN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfl.down SrcL.<T>, SrcR.<T>, SrcP.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfl-idx]]
===== V.SHFL.IDX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfl.idx SrcL.<T>, SrcR.<T>, SrcP.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfl-up]]
===== V.SHFL.UP

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfl.up SrcL.<T>, SrcR.<T>, SrcP.<T>, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfli-bfly]]
===== V.SHFLI.BFLY

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfli.bfly SrcL.<T>, imm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfli-down]]
===== V.SHFLI.DOWN

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfli.down SrcL.<T>, SrcR.<T>, imm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfli-idx]]
===== V.SHFLI.IDX

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfli.idx SrcL.<T>, SrcR.<T>, imm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----

[[insndesc-shuffle-v-shfli-up]]
===== V.SHFLI.UP

This mnemonic has a 64-bit vector encoding (prefix + main). Performs the operation indicated by the mnemonic on the operands specified by the selected form. Operand-size, signedness, and addressing modifiers are encoded via suffixes and qualifiers in the assembly syntax.

Catalog forms:: 1 form(s) (64 bits).

Assembly forms::
+
* `v.shfli.up SrcL.<T>, SrcR.<T>, imm, ->Dst.<W>`

Operation (informative)::
+
[source]
----
Execute operation as selected by the mnemonic and encoded modifiers.
----
