Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 21:29:05 2023
| Host         : LAPTOP-JRMFS4PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file video_card_timing_summary_routed.rpt -pb video_card_timing_summary_routed.pb -rpx video_card_timing_summary_routed.rpx -warn_on_violation
| Design       : video_card
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       16          
DPIR-1     Warning           Asynchronous driver check                                         28          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (34)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: HSYNC_COUNTER/carry_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (34)
-------------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                   34        0.067        0.000                      0                   34        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100MHz               {0.000 5.000}      10.000          100.000         
  clk_40MHz_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_40MHz_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_40MHz_clk_wiz_0          0.420        0.000                      0                   34        0.264        0.000                      0                   34       12.000        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_40MHz_clk_wiz_0_1        0.432        0.000                      0                   34        0.264        0.000                      0                   34       12.000        0.000                       0                    36  
  clkfbout_clk_wiz_0_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40MHz_clk_wiz_0_1  clk_40MHz_clk_wiz_0          0.420        0.000                      0                   34        0.067        0.000                      0                   34  
clk_40MHz_clk_wiz_0    clk_40MHz_clk_wiz_0_1        0.420        0.000                      0                   34        0.067        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_40MHz_clk_wiz_0                           
(none)                 clk_40MHz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_40MHz_clk_wiz_0    
(none)                                        clk_40MHz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_clk_wiz_0
  To Clock:  clk_40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 5.002ns (42.380%)  route 6.801ns (57.620%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     6.065    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     6.532 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     6.532    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     6.636 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821     7.457    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316     7.773 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065     8.839    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.963 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698     9.660    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.784 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000     9.784    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    10.001 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    10.559    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    10.858 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    10.858    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.034    11.278    VRAM_1/data_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 5.359ns (45.621%)  route 6.388ns (54.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580     6.947    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299     7.246 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000     7.246    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000     7.458    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     7.552 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873     8.424    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.740 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000     8.740    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.957 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851     9.808    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    10.107 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    10.678    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.802 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.802    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.484    11.429    
                         clock uncertainty           -0.197    11.232    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.086    11.318    VRAM_2/data_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 5.359ns (46.031%)  route 6.283ns (53.969%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490     6.857    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299     7.156 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000     7.156    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     7.368 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000     7.368    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     7.462 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017     8.479    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.795 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000     8.795    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.012 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856     9.868    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.167 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    10.574    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.698 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.698    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.034    11.356    VRAM_2/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 4.994ns (43.227%)  route 6.559ns (56.773%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     5.674    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     6.137 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619     6.756    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297     7.053 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792     7.845    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747     8.717    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.841 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702     9.543    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     9.667 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000     9.667    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     9.881 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    10.311    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    10.608 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    10.608    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.032    11.276    VRAM_1/data_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 4.980ns (42.856%)  route 6.640ns (57.144%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     5.925    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     6.372 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433     6.805    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299     7.104 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870     7.974    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636     8.734    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.858 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891     9.749    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000     9.873    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    10.087 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    10.379    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.676 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    10.676    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.513    
                         clock uncertainty           -0.197    11.316    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.035    11.351    VRAM_1/data_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 5.238ns (45.214%)  route 6.347ns (54.786%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     5.927    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     6.374 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685     7.060    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299     7.359 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784     8.143    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000     8.267    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     8.479 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904     9.383    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.682 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000     9.682    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.891 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    10.343    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.640 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    10.640    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.084    11.328    VRAM_1/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.916ns (42.497%)  route 6.652ns (57.503%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 10.952 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     6.281    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     6.576 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844     7.420    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000     7.544    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.756 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828     8.584    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299     8.883 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000     8.883    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.095 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672     9.767    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.066 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    10.499    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.623 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    10.623    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.515    
                         clock uncertainty           -0.197    11.318    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    11.350    VRAM_1/data_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 5.402ns (47.050%)  route 6.079ns (52.950%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 10.953 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     5.829    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     6.276 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436     6.712    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299     7.011 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867     7.878    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.002 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000     8.002    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     8.247 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     8.247    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     8.351 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908     9.258    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316     9.574 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000     9.574    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.791 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    10.238    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    10.537 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.516    
                         clock uncertainty           -0.197    11.319    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.032    11.351    VRAM_1/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 4.704ns (41.097%)  route 6.742ns (58.903%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     5.759    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     6.206 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     6.206    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     6.300 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819     7.119    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     7.435 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720     8.155    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.279 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267     9.545    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.669 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151     9.821    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.945 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    10.378    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    10.502 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.502    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    11.354    VRAM_2/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 4.593ns (40.594%)  route 6.721ns (59.406%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     5.442    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     5.905 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     5.905    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     5.993 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746     6.739    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319     7.058 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722     7.780    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722     9.625    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.749 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    10.246    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.370    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.082    11.404    VRAM_2/data_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  HSYNC_COUNTER/cnt_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.277    HSYNC_COUNTER/cnt_reg_n_0_[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  HSYNC_COUNTER/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HSYNC_COUNTER/cnt[0]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/carry_reg/Q
                         net (fo=17, routed)          0.200    -0.253    HSYNC_COUNTER/carry
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.496    HSYNC_COUNTER/carry_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.234ns (34.620%)  route 0.442ns (65.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.048     0.060 r  HSYNC_COUNTER/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.060    HSYNC_COUNTER/cnt[12]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.107    -0.509    HSYNC_COUNTER/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.328%)  route 0.442ns (65.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.057 r  HSYNC_COUNTER/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.057    HSYNC_COUNTER/cnt[11]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.091    -0.525    HSYNC_COUNTER/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.359ns (52.485%)  route 0.325ns (47.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  HSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=4, routed)           0.132    -0.344    HSYNC_COUNTER/Q[2]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.193    -0.043    HSYNC_COUNTER/data0[4]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.110     0.067 r  HSYNC_COUNTER/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.067    HSYNC_COUNTER/cnt[4]
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    -0.856    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.092    -0.525    HSYNC_COUNTER/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.419ns (57.101%)  route 0.315ns (42.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.320    HSYNC_COUNTER/Q[1]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165    -0.155 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     0.011    HSYNC_COUNTER/data0[3]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.106     0.117 r  HSYNC_COUNTER/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.117    HSYNC_COUNTER/cnt[3]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.131    -0.485    HSYNC_COUNTER/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.013%)  route 0.497ns (67.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.048     0.115 r  HSYNC_COUNTER/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HSYNC_COUNTER/cnt[15]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.107    -0.492    HSYNC_COUNTER/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.733%)  route 0.497ns (68.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.112 r  HSYNC_COUNTER/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.112    HSYNC_COUNTER/cnt[14]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.091    -0.508    HSYNC_COUNTER/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.381ns (50.780%)  route 0.369ns (49.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    HSYNC_COUNTER/Q[4]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.196 r  HSYNC_COUNTER/cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.223     0.027    HSYNC_COUNTER/data0[6]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.107     0.134 r  HSYNC_COUNTER/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.134    HSYNC_COUNTER/cnt[6]
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.381ns (48.828%)  route 0.399ns (51.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[10]/Q
                         net (fo=4, routed)           0.116    -0.336    HSYNC_COUNTER/Q[8]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.226 r  HSYNC_COUNTER/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.057    HSYNC_COUNTER/data0[10]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.107     0.164 r  HSYNC_COUNTER/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.164    HSYNC_COUNTER/cnt[10]
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y42     HSYNC_COUNTER/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y42     HSYNC_COUNTER/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_clk_wiz_0_1
  To Clock:  clk_40MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 5.002ns (42.380%)  route 6.801ns (57.620%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     6.065    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     6.532 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     6.532    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     6.636 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821     7.457    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316     7.773 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065     8.839    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.963 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698     9.660    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.784 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000     9.784    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    10.001 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    10.559    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    10.858 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    10.858    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.185    11.256    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.034    11.290    VRAM_1/data_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 5.359ns (45.621%)  route 6.388ns (54.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580     6.947    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299     7.246 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000     7.246    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000     7.458    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     7.552 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873     8.424    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.740 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000     8.740    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.957 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851     9.808    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    10.107 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    10.678    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.802 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.802    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.484    11.429    
                         clock uncertainty           -0.185    11.243    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.086    11.329    VRAM_2/data_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 5.359ns (46.031%)  route 6.283ns (53.969%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490     6.857    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299     7.156 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000     7.156    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     7.368 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000     7.368    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     7.462 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017     8.479    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.795 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000     8.795    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.012 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856     9.868    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.167 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    10.574    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.698 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.698    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.185    11.334    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.034    11.368    VRAM_2/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 4.994ns (43.227%)  route 6.559ns (56.773%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     5.674    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     6.137 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619     6.756    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297     7.053 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792     7.845    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747     8.717    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.841 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702     9.543    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     9.667 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000     9.667    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     9.881 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    10.311    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    10.608 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    10.608    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.185    11.256    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.032    11.288    VRAM_1/data_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 4.980ns (42.856%)  route 6.640ns (57.144%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     5.925    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     6.372 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433     6.805    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299     7.104 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870     7.974    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636     8.734    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.858 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891     9.749    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000     9.873    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    10.087 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    10.379    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.676 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    10.676    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.513    
                         clock uncertainty           -0.185    11.328    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.035    11.363    VRAM_1/data_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 5.238ns (45.214%)  route 6.347ns (54.786%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     5.927    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     6.374 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685     7.060    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299     7.359 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784     8.143    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000     8.267    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     8.479 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904     9.383    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.682 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000     9.682    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.891 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    10.343    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.640 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    10.640    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.185    11.256    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.084    11.340    VRAM_1/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.916ns (42.497%)  route 6.652ns (57.503%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 10.952 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     6.281    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     6.576 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844     7.420    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000     7.544    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.756 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828     8.584    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299     8.883 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000     8.883    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.095 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672     9.767    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.066 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    10.499    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.623 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    10.623    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.515    
                         clock uncertainty           -0.185    11.330    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    11.362    VRAM_1/data_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 5.402ns (47.050%)  route 6.079ns (52.950%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 10.953 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     5.829    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     6.276 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436     6.712    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299     7.011 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867     7.878    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.002 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000     8.002    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     8.247 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     8.247    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     8.351 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908     9.258    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316     9.574 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000     9.574    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.791 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    10.238    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    10.537 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.516    
                         clock uncertainty           -0.185    11.331    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.032    11.363    VRAM_1/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 4.704ns (41.097%)  route 6.742ns (58.903%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     5.759    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     6.206 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     6.206    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     6.300 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819     7.119    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     7.435 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720     8.155    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.279 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267     9.545    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.669 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151     9.821    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.945 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    10.378    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    10.502 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.502    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.185    11.334    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    11.366    VRAM_2/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 4.593ns (40.594%)  route 6.721ns (59.406%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     5.442    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     5.905 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     5.905    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     5.993 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746     6.739    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319     7.058 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722     7.780    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722     9.625    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.749 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    10.246    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.370    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.185    11.334    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.082    11.416    VRAM_2/data_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  HSYNC_COUNTER/cnt_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.277    HSYNC_COUNTER/cnt_reg_n_0_[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  HSYNC_COUNTER/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HSYNC_COUNTER/cnt[0]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/carry_reg/Q
                         net (fo=17, routed)          0.200    -0.253    HSYNC_COUNTER/carry
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.496    HSYNC_COUNTER/carry_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.234ns (34.620%)  route 0.442ns (65.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.048     0.060 r  HSYNC_COUNTER/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.060    HSYNC_COUNTER/cnt[12]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.107    -0.509    HSYNC_COUNTER/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.328%)  route 0.442ns (65.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.057 r  HSYNC_COUNTER/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.057    HSYNC_COUNTER/cnt[11]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.091    -0.525    HSYNC_COUNTER/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.359ns (52.485%)  route 0.325ns (47.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  HSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=4, routed)           0.132    -0.344    HSYNC_COUNTER/Q[2]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.193    -0.043    HSYNC_COUNTER/data0[4]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.110     0.067 r  HSYNC_COUNTER/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.067    HSYNC_COUNTER/cnt[4]
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    -0.856    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.092    -0.525    HSYNC_COUNTER/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.419ns (57.101%)  route 0.315ns (42.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.320    HSYNC_COUNTER/Q[1]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165    -0.155 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     0.011    HSYNC_COUNTER/data0[3]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.106     0.117 r  HSYNC_COUNTER/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.117    HSYNC_COUNTER/cnt[3]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.131    -0.485    HSYNC_COUNTER/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.013%)  route 0.497ns (67.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.048     0.115 r  HSYNC_COUNTER/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HSYNC_COUNTER/cnt[15]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.107    -0.492    HSYNC_COUNTER/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.733%)  route 0.497ns (68.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.112 r  HSYNC_COUNTER/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.112    HSYNC_COUNTER/cnt[14]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.091    -0.508    HSYNC_COUNTER/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.381ns (50.780%)  route 0.369ns (49.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    HSYNC_COUNTER/Q[4]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.196 r  HSYNC_COUNTER/cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.223     0.027    HSYNC_COUNTER/data0[6]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.107     0.134 r  HSYNC_COUNTER/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.134    HSYNC_COUNTER/cnt[6]
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.381ns (48.828%)  route 0.399ns (51.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[10]/Q
                         net (fo=4, routed)           0.116    -0.336    HSYNC_COUNTER/Q[8]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.226 r  HSYNC_COUNTER/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.057    HSYNC_COUNTER/data0[10]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.107     0.164 r  HSYNC_COUNTER/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.164    HSYNC_COUNTER/cnt[10]
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120    -0.496    HSYNC_COUNTER/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y42     HSYNC_COUNTER/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y42     HSYNC_COUNTER/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y43     vgaRed_OBUF[2]_inst_i_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y44     vgaRed_OBUF[2]_inst_i_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X14Y41     HSYNC_COUNTER/carry_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y40     HSYNC_COUNTER/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y42     HSYNC_COUNTER/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_clk_wiz_0_1
  To Clock:  clk_40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 5.002ns (42.380%)  route 6.801ns (57.620%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     6.065    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     6.532 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     6.532    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     6.636 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821     7.457    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316     7.773 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065     8.839    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.963 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698     9.660    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.784 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000     9.784    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    10.001 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    10.559    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    10.858 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    10.858    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.034    11.278    VRAM_1/data_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 5.359ns (45.621%)  route 6.388ns (54.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580     6.947    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299     7.246 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000     7.246    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000     7.458    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     7.552 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873     8.424    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.740 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000     8.740    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.957 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851     9.808    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    10.107 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    10.678    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.802 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.802    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.484    11.429    
                         clock uncertainty           -0.197    11.232    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.086    11.318    VRAM_2/data_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 5.359ns (46.031%)  route 6.283ns (53.969%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490     6.857    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299     7.156 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000     7.156    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     7.368 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000     7.368    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     7.462 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017     8.479    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.795 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000     8.795    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.012 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856     9.868    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.167 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    10.574    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.698 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.698    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.034    11.356    VRAM_2/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 4.994ns (43.227%)  route 6.559ns (56.773%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     5.674    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     6.137 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619     6.756    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297     7.053 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792     7.845    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747     8.717    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.841 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702     9.543    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     9.667 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000     9.667    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     9.881 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    10.311    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    10.608 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    10.608    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.032    11.276    VRAM_1/data_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 4.980ns (42.856%)  route 6.640ns (57.144%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     5.925    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     6.372 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433     6.805    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299     7.104 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870     7.974    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636     8.734    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.858 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891     9.749    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000     9.873    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    10.087 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    10.379    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.676 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    10.676    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.513    
                         clock uncertainty           -0.197    11.316    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.035    11.351    VRAM_1/data_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 5.238ns (45.214%)  route 6.347ns (54.786%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     5.927    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     6.374 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685     7.060    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299     7.359 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784     8.143    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000     8.267    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     8.479 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904     9.383    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.682 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000     9.682    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.891 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    10.343    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.640 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    10.640    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.084    11.328    VRAM_1/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.916ns (42.497%)  route 6.652ns (57.503%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 10.952 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     6.281    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     6.576 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844     7.420    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000     7.544    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.756 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828     8.584    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299     8.883 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000     8.883    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.095 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672     9.767    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.066 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    10.499    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.623 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    10.623    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.515    
                         clock uncertainty           -0.197    11.318    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    11.350    VRAM_1/data_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 5.402ns (47.050%)  route 6.079ns (52.950%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 10.953 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     5.829    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     6.276 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436     6.712    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299     7.011 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867     7.878    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.002 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000     8.002    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     8.247 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     8.247    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     8.351 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908     9.258    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316     9.574 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000     9.574    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.791 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    10.238    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    10.537 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.516    
                         clock uncertainty           -0.197    11.319    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.032    11.351    VRAM_1/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 4.704ns (41.097%)  route 6.742ns (58.903%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     5.759    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     6.206 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     6.206    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     6.300 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819     7.119    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     7.435 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720     8.155    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.279 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267     9.545    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.669 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151     9.821    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.945 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    10.378    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    10.502 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.502    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    11.354    VRAM_2/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0 fall@12.500ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 4.593ns (40.594%)  route 6.721ns (59.406%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     5.442    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     5.905 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     5.905    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     5.993 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746     6.739    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319     7.058 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722     7.780    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722     9.625    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.749 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    10.246    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.370    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.082    11.404    VRAM_2/data_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  HSYNC_COUNTER/cnt_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.277    HSYNC_COUNTER/cnt_reg_n_0_[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  HSYNC_COUNTER/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HSYNC_COUNTER/cnt[0]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/carry_reg/Q
                         net (fo=17, routed)          0.200    -0.253    HSYNC_COUNTER/carry
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.299    HSYNC_COUNTER/carry_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.234ns (34.620%)  route 0.442ns (65.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.048     0.060 r  HSYNC_COUNTER/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.060    HSYNC_COUNTER/cnt[12]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.107    -0.312    HSYNC_COUNTER/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.328%)  route 0.442ns (65.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.057 r  HSYNC_COUNTER/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.057    HSYNC_COUNTER/cnt[11]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.091    -0.328    HSYNC_COUNTER/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.359ns (52.485%)  route 0.325ns (47.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  HSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=4, routed)           0.132    -0.344    HSYNC_COUNTER/Q[2]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.193    -0.043    HSYNC_COUNTER/data0[4]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.110     0.067 r  HSYNC_COUNTER/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.067    HSYNC_COUNTER/cnt[4]
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    -0.856    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.197    -0.420    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.092    -0.328    HSYNC_COUNTER/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.419ns (57.101%)  route 0.315ns (42.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.320    HSYNC_COUNTER/Q[1]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165    -0.155 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     0.011    HSYNC_COUNTER/data0[3]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.106     0.117 r  HSYNC_COUNTER/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.117    HSYNC_COUNTER/cnt[3]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.131    -0.288    HSYNC_COUNTER/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.013%)  route 0.497ns (67.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.048     0.115 r  HSYNC_COUNTER/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HSYNC_COUNTER/cnt[15]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.197    -0.402    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.107    -0.295    HSYNC_COUNTER/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.733%)  route 0.497ns (68.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.112 r  HSYNC_COUNTER/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.112    HSYNC_COUNTER/cnt[14]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.197    -0.402    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.091    -0.311    HSYNC_COUNTER/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.381ns (50.780%)  route 0.369ns (49.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    HSYNC_COUNTER/Q[4]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.196 r  HSYNC_COUNTER/cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.223     0.027    HSYNC_COUNTER/data0[6]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.107     0.134 r  HSYNC_COUNTER/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.134    HSYNC_COUNTER/cnt[6]
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0 rise@0.000ns - clk_40MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.381ns (48.828%)  route 0.399ns (51.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[10]/Q
                         net (fo=4, routed)           0.116    -0.336    HSYNC_COUNTER/Q[8]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.226 r  HSYNC_COUNTER/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.057    HSYNC_COUNTER/data0[10]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.107     0.164 r  HSYNC_COUNTER/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.164    HSYNC_COUNTER/cnt[10]
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40MHz_clk_wiz_0
  To Clock:  clk_40MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 5.002ns (42.380%)  route 6.801ns (57.620%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     6.065    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     6.532 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     6.532    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     6.636 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821     7.457    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316     7.773 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065     8.839    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.963 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698     9.660    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.784 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000     9.784    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    10.001 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    10.559    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    10.858 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    10.858    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.034    11.278    VRAM_1/data_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.747ns  (logic 5.359ns (45.621%)  route 6.388ns (54.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 10.945 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580     6.947    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299     7.246 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000     7.246    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000     7.458    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     7.552 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873     8.424    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.740 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000     8.740    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     8.957 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851     9.808    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    10.107 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    10.678    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.802 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.802    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.484    11.429    
                         clock uncertainty           -0.197    11.232    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.086    11.318    VRAM_2/data_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 5.359ns (46.031%)  route 6.283ns (53.969%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     5.920    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     6.367 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490     6.857    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299     7.156 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000     7.156    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     7.368 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000     7.368    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     7.462 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017     8.479    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316     8.795 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000     8.795    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.012 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856     9.868    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    10.167 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    10.574    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.698 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.698    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.034    11.356    VRAM_2/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 4.994ns (43.227%)  route 6.559ns (56.773%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     5.674    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     6.137 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619     6.756    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297     7.053 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792     7.845    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747     8.717    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.841 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702     9.543    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     9.667 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000     9.667    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     9.881 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    10.311    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    10.608 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    10.608    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.032    11.276    VRAM_1/data_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 4.980ns (42.856%)  route 6.640ns (57.144%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     5.925    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     6.372 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433     6.805    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299     7.104 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870     7.974    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636     8.734    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.858 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891     9.749    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000     9.873    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    10.087 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    10.379    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.676 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    10.676    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.513    
                         clock uncertainty           -0.197    11.316    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.035    11.351    VRAM_1/data_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 5.238ns (45.214%)  route 6.347ns (54.786%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 10.950 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     5.927    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     6.374 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685     7.060    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299     7.359 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784     8.143    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.267 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000     8.267    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     8.479 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904     9.383    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.682 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000     9.682    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.891 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    10.343    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    10.640 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    10.640    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492    11.441    
                         clock uncertainty           -0.197    11.244    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.084    11.328    VRAM_1/data_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.568ns  (logic 4.916ns (42.497%)  route 6.652ns (57.503%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 10.952 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     6.281    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     6.576 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844     7.420    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.544 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000     7.544    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     7.756 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828     8.584    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299     8.883 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000     8.883    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.095 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672     9.767    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.066 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    10.499    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.623 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    10.623    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.515    
                         clock uncertainty           -0.197    11.318    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    11.350    VRAM_1/data_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.481ns  (logic 5.402ns (47.050%)  route 6.079ns (52.950%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 10.953 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     5.829    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     6.276 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436     6.712    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299     7.011 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867     7.878    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.002 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000     8.002    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     8.247 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     8.247    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     8.351 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908     9.258    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316     9.574 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000     9.574    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.791 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    10.238    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    10.537 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    10.537    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.516    
                         clock uncertainty           -0.197    11.319    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.032    11.351    VRAM_1/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 4.704ns (41.097%)  route 6.742ns (58.903%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     5.759    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     6.206 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     6.206    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     6.300 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819     7.119    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316     7.435 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720     8.155    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.279 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267     9.545    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.669 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151     9.821    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.945 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    10.378    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    10.502 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.502    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.032    11.354    VRAM_2/data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40MHz_clk_wiz_0_1 fall@12.500ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 4.593ns (40.594%)  route 6.721ns (59.406%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 10.956 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.567    -0.945    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.478    -0.467 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.562     0.096    addr[3]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.997     2.093 r  L/P[4]
                         net (fo=3, routed)           0.809     2.901    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     3.025 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     3.025    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.558 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.558    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.777 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     5.442    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     5.905 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     5.905    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     5.993 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746     6.739    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319     7.058 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722     7.780    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722     9.625    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.749 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    10.246    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    10.370 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.370    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.564    11.519    
                         clock uncertainty           -0.197    11.322    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.082    11.404    VRAM_2/data_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  HSYNC_COUNTER/cnt_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.277    HSYNC_COUNTER/cnt_reg_n_0_[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  HSYNC_COUNTER/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HSYNC_COUNTER/cnt[0]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[0]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/carry_reg/Q
                         net (fo=17, routed)          0.200    -0.253    HSYNC_COUNTER/carry
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045    -0.208 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.299    HSYNC_COUNTER/carry_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.234ns (34.620%)  route 0.442ns (65.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.048     0.060 r  HSYNC_COUNTER/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.060    HSYNC_COUNTER/cnt[12]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.107    -0.312    HSYNC_COUNTER/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.328%)  route 0.442ns (65.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.216     0.012    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.057 r  HSYNC_COUNTER/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.057    HSYNC_COUNTER/cnt[11]
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.091    -0.328    HSYNC_COUNTER/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.359ns (52.485%)  route 0.325ns (47.515%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  HSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=4, routed)           0.132    -0.344    HSYNC_COUNTER/Q[2]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.193    -0.043    HSYNC_COUNTER/data0[4]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.110     0.067 r  HSYNC_COUNTER/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.067    HSYNC_COUNTER/cnt[4]
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    -0.856    HSYNC_COUNTER/clk_40MHz
    SLICE_X11Y39         FDCE                                         r  HSYNC_COUNTER/cnt_reg[4]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.197    -0.420    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.092    -0.328    HSYNC_COUNTER/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.419ns (57.101%)  route 0.315ns (42.899%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  HSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.320    HSYNC_COUNTER/Q[1]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165    -0.155 r  HSYNC_COUNTER/cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     0.011    HSYNC_COUNTER/data0[3]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.106     0.117 r  HSYNC_COUNTER/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.117    HSYNC_COUNTER/cnt[3]
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y40         FDCE                                         r  HSYNC_COUNTER/cnt_reg[3]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.131    -0.288    HSYNC_COUNTER/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.234ns (32.013%)  route 0.497ns (67.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.048     0.115 r  HSYNC_COUNTER/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HSYNC_COUNTER/cnt[15]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[15]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.197    -0.402    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.107    -0.295    HSYNC_COUNTER/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.733%)  route 0.497ns (68.267%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.226    -0.250    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 f  HSYNC_COUNTER/cnt[15]_i_4/O
                         net (fo=17, routed)          0.271     0.067    HSYNC_COUNTER/cnt[15]_i_4_n_0
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.112 r  HSYNC_COUNTER/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.112    HSYNC_COUNTER/cnt[14]
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y43         FDCE                                         r  HSYNC_COUNTER/cnt_reg[14]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.197    -0.402    
    SLICE_X13Y43         FDCE (Hold_fdce_C_D)         0.091    -0.311    HSYNC_COUNTER/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.381ns (50.780%)  route 0.369ns (49.220%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    HSYNC_COUNTER/Q[4]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.196 r  HSYNC_COUNTER/cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.223     0.027    HSYNC_COUNTER/data0[6]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.107     0.134 r  HSYNC_COUNTER/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.134    HSYNC_COUNTER/cnt[6]
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[6]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 HSYNC_COUNTER/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HSYNC_COUNTER/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40MHz_clk_wiz_0_1 rise@0.000ns - clk_40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.381ns (48.828%)  route 0.399ns (51.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  HSYNC_COUNTER/cnt_reg[10]/Q
                         net (fo=4, routed)           0.116    -0.336    HSYNC_COUNTER/Q[8]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.226 r  HSYNC_COUNTER/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     0.057    HSYNC_COUNTER/data0[10]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.107     0.164 r  HSYNC_COUNTER/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.164    HSYNC_COUNTER/cnt[10]
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[10]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.197    -0.419    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120    -0.299    HSYNC_COUNTER/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.463    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.804ns  (logic 5.409ns (42.244%)  route 7.395ns (57.756%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 r  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.292     6.630    HSYNC_COUNTER/cnt_reg[11]_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.332     6.962 r  HSYNC_COUNTER/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.345     9.307    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.804 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.804    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.690ns  (logic 5.407ns (42.614%)  route 7.282ns (57.386%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.474     6.812    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.332     7.144 r  VSYNC_COUNTER/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.050     9.194    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.690 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.690    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.570ns  (logic 5.416ns (43.084%)  route 7.154ns (56.916%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.472     6.810    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.332     7.142 r  VSYNC_COUNTER/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.924     9.066    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.570 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.570    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.294ns  (logic 5.436ns (44.217%)  route 6.858ns (55.783%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.269     6.607    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.332     6.939 r  VSYNC_COUNTER/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.831     8.770    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.294 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.294    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.289ns  (logic 5.432ns (44.198%)  route 6.858ns (55.802%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.421     6.759    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.332     7.091 r  VSYNC_COUNTER/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.679     8.770    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.289 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.289    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.214ns  (logic 5.441ns (44.551%)  route 6.772ns (55.449%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.182     6.520    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.332     6.852 r  VSYNC_COUNTER/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.832     8.684    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.214 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.214    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 5.433ns (44.794%)  route 6.696ns (55.206%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.906     6.244    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.332     6.576 r  VSYNC_COUNTER/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.032     8.608    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.129 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.129    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.933ns  (logic 5.436ns (45.554%)  route 6.497ns (54.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.765     6.104    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.332     6.436 r  VSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.974     8.409    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.933 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.933    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.909ns  (logic 5.418ns (45.491%)  route 6.492ns (54.509%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.758     5.220    HSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT4 (Prop_lut4_I2_O)        0.119     5.339 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.903     6.241    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.332     6.573 r  VSYNC_COUNTER/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.831     8.404    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.909 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.909    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.085ns  (logic 5.089ns (45.904%)  route 5.997ns (54.096%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.655     5.116    VSYNC_COUNTER/rst_IBUF
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.124     5.240 r  VSYNC_COUNTER/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.342     7.582    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.085 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.085    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.231ns (45.456%)  route 0.277ns (54.544%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.132     0.463    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.045     0.508 r  VSYNC_COUNTER/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.508    VSYNC_COUNTER/cnt[15]
    SLICE_X9Y43          FDCE                                         r  VSYNC_COUNTER/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.210ns (40.471%)  route 0.309ns (59.529%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[0]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  VSYNC_COUNTER/cnt_reg[0]/Q
                         net (fo=4, routed)           0.157     0.321    VSYNC_COUNTER/cnt_reg_n_0_[0]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.046     0.367 r  VSYNC_COUNTER/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.152     0.519    VSYNC_COUNTER/cnt[0]
    SLICE_X8Y40          FDCE                                         r  VSYNC_COUNTER/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.231ns (39.497%)  route 0.354ns (60.503%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.209     0.540    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.585 r  VSYNC_COUNTER/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.585    VSYNC_COUNTER/cnt[5]
    SLICE_X9Y41          FDCE                                         r  VSYNC_COUNTER/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.231ns (39.429%)  route 0.355ns (60.571%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.210     0.541    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.586 r  VSYNC_COUNTER/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.586    VSYNC_COUNTER/cnt[7]
    SLICE_X9Y41          FDCE                                         r  VSYNC_COUNTER/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.234ns (39.805%)  route 0.354ns (60.195%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.209     0.540    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.048     0.588 r  VSYNC_COUNTER/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.588    VSYNC_COUNTER/cnt[6]
    SLICE_X9Y41          FDCE                                         r  VSYNC_COUNTER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.235ns (39.840%)  route 0.355ns (60.160%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.210     0.541    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.049     0.590 r  VSYNC_COUNTER/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.590    VSYNC_COUNTER/cnt[8]
    SLICE_X9Y41          FDCE                                         r  VSYNC_COUNTER/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.359ns (59.964%)  route 0.240ns (40.036%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.078     0.219    VSYNC_COUNTER/addr[9]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.329 r  VSYNC_COUNTER/cnt_reg[12]_i_2__0/O[2]
                         net (fo=1, routed)           0.161     0.491    VSYNC_COUNTER/data0[11]
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.108     0.599 r  VSYNC_COUNTER/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.599    VSYNC_COUNTER/cnt[11]
    SLICE_X9Y42          FDCE                                         r  VSYNC_COUNTER/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.235ns (35.936%)  route 0.419ns (64.064%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.274     0.605    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.049     0.654 r  VSYNC_COUNTER/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.654    VSYNC_COUNTER/cnt[12]
    SLICE_X9Y42          FDCE                                         r  VSYNC_COUNTER/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.229ns (34.188%)  route 0.441ns (65.812%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.296     0.627    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.043     0.670 r  VSYNC_COUNTER/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.670    VSYNC_COUNTER/cnt[4]
    SLICE_X9Y40          FDCE                                         r  VSYNC_COUNTER/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VSYNC_COUNTER/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.228ns (33.945%)  route 0.444ns (66.055%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[3]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[3]/Q
                         net (fo=5, routed)           0.145     0.286    VSYNC_COUNTER/addr[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  VSYNC_COUNTER/cnt[15]_i_3/O
                         net (fo=16, routed)          0.299     0.630    VSYNC_COUNTER/cnt[15]_i_3_n_0
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.042     0.672 r  VSYNC_COUNTER/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.672    VSYNC_COUNTER/cnt[14]
    SLICE_X9Y43          FDCE                                         r  VSYNC_COUNTER/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40MHz_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.231ns (48.396%)  route 4.511ns (51.604%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.459    12.012 r  VRAM_1/data_tristate_oe_reg[5]/Q
                         net (fo=1, routed)           1.280    13.293    VRAM_2/Q[5]
    SLICE_X15Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VRAM_2/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.400    14.817    VSYNC_COUNTER/ram_data[5]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  VSYNC_COUNTER/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.831    16.772    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.295 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.295    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_10/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.293ns (50.020%)  route 4.289ns (49.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y43         FDCE                                         r  vgaRed_OBUF[2]_inst_i_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_10/Q
                         net (fo=7, routed)           1.139    13.220    VRAM_2/vgaRed_OBUF[2]_inst_i_1
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.344 r  VRAM_2/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.119    14.463    VSYNC_COUNTER/ram_data[2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  VSYNC_COUNTER/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.032    16.619    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    20.140 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.140    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_11/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.503ns (52.491%)  route 4.076ns (47.509%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_11/Q
                         net (fo=8, routed)           1.007    13.088    VRAM_2/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X15Y43         LUT4 (Prop_lut4_I1_O)        0.152    13.240 r  VRAM_2/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.019    14.259    VSYNC_COUNTER/ram_data[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.332    14.591 r  VSYNC_COUNTER/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.050    16.641    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    20.137 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.137    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.236ns (49.624%)  route 4.300ns (50.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.459    12.012 r  VRAM_1/data_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           1.266    13.279    VRAM_2/Q[4]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.403 r  VRAM_2/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.202    14.605    VSYNC_COUNTER/ram_data[4]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.729 r  VSYNC_COUNTER/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.832    16.561    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.090 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.090    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.291ns (51.152%)  route 4.098ns (48.848%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X34Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.524    12.077 r  VRAM_1/data_tristate_oe_reg[6]/Q
                         net (fo=1, routed)           1.268    13.346    VRAM_2/Q[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.124    13.470 r  VRAM_2/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.151    14.621    VSYNC_COUNTER/ram_data[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.745 r  VSYNC_COUNTER/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.679    16.424    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    19.943 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.943    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_10/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.277ns (51.657%)  route 4.003ns (48.342%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y43         FDCE                                         r  vgaRed_OBUF[2]_inst_i_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_10/Q
                         net (fo=7, routed)           1.167    13.249    VRAM_2/vgaRed_OBUF[2]_inst_i_1
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.373 r  VRAM_2/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.005    14.378    VSYNC_COUNTER/ram_data[3]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.502 r  VSYNC_COUNTER/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.831    16.332    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.838 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.838    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.296ns (53.689%)  route 3.706ns (46.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X30Y46         FDRE                                         r  VRAM_1/data_tristate_oe_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524    12.077 r  VRAM_1/data_tristate_oe_reg[7]/Q
                         net (fo=1, routed)           1.084    13.161    VRAM_2/Q[7]
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.124    13.285 r  VRAM_2/vgaRed_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.648    13.933    VSYNC_COUNTER/ram_data[7]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.057 r  VSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.974    16.031    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.555 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.555    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_11/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.275ns (53.828%)  route 3.667ns (46.172%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_11/Q
                         net (fo=8, routed)           1.007    13.088    VRAM_2/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    13.212 r  VRAM_2/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.736    13.948    VSYNC_COUNTER/ram_data[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.072 r  VSYNC_COUNTER/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.924    15.997    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.500 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.500    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.752ns (48.087%)  route 5.130ns (51.914%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.568    -0.944    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  HSYNC_COUNTER/cnt_reg[13]/Q
                         net (fo=3, routed)           0.837     0.372    HSYNC_COUNTER/Q[11]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.295     0.667 r  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.656     1.323    HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_9_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.473 r  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.292     2.765    HSYNC_COUNTER/cnt_reg[11]_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  HSYNC_COUNTER/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.345     5.441    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     8.938 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.938    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.444ns (65.477%)  route 0.761ns (34.523%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.148    -0.468 f  HSYNC_COUNTER/cnt_reg[9]/Q
                         net (fo=5, routed)           0.103    -0.366    HSYNC_COUNTER/Q[7]
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.098    -0.268 r  HSYNC_COUNTER/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.659     0.391    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.589 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.589    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.451ns (62.584%)  route 0.868ns (37.416%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.333     0.112    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.157 r  VSYNC_COUNTER/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.482    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.703 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.703    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.456ns (61.327%)  route 0.918ns (38.673%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.335     0.114    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.159 r  VSYNC_COUNTER/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.374     0.533    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.757 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.757    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.456ns (59.291%)  route 1.000ns (40.709%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.292     0.071    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.116 r  VSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     0.614    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.839 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.839    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.428ns (58.108%)  route 1.029ns (41.892%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.337     0.116    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  VSYNC_COUNTER/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     0.644    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.840 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.840    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.436ns (57.058%)  route 1.080ns (42.942%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.420     0.199    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.244 r  VSYNC_COUNTER/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.451     0.695    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.900 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.900    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.503ns (59.620%)  route 1.018ns (40.380%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.195    -0.281    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.043    -0.238 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.443     0.205    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.112     0.317 r  VSYNC_COUNTER/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.381     0.697    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.904 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.904    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.461ns (57.152%)  route 1.095ns (42.848%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.501     0.280    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  VSYNC_COUNTER/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.385     0.710    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.940 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.940    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.518ns (57.602%)  route 1.117ns (42.398%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.195    -0.281    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.043    -0.238 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.444     0.206    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.112     0.318 r  VSYNC_COUNTER/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.479     0.797    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.019 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.019    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_40MHz_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.231ns (48.396%)  route 4.511ns (51.604%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.459    12.012 r  VRAM_1/data_tristate_oe_reg[5]/Q
                         net (fo=1, routed)           1.280    13.293    VRAM_2/Q[5]
    SLICE_X15Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.417 r  VRAM_2/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.400    14.817    VSYNC_COUNTER/ram_data[5]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  VSYNC_COUNTER/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.831    16.772    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.295 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.295    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_10/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.293ns (50.020%)  route 4.289ns (49.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y43         FDCE                                         r  vgaRed_OBUF[2]_inst_i_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_10/Q
                         net (fo=7, routed)           1.139    13.220    VRAM_2/vgaRed_OBUF[2]_inst_i_1
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.344 r  VRAM_2/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.119    14.463    VSYNC_COUNTER/ram_data[2]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  VSYNC_COUNTER/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.032    16.619    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    20.140 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.140    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_11/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.503ns (52.491%)  route 4.076ns (47.509%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_11/Q
                         net (fo=8, routed)           1.007    13.088    VRAM_2/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X15Y43         LUT4 (Prop_lut4_I1_O)        0.152    13.240 r  VRAM_2/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.019    14.259    VSYNC_COUNTER/ram_data[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.332    14.591 r  VSYNC_COUNTER/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.050    16.641    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    20.137 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.137    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.236ns (49.624%)  route 4.300ns (50.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.459    12.012 r  VRAM_1/data_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           1.266    13.279    VRAM_2/Q[4]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.124    13.403 r  VRAM_2/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.202    14.605    VSYNC_COUNTER/ram_data[4]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.729 r  VSYNC_COUNTER/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.832    16.561    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.090 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.090    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.291ns (51.152%)  route 4.098ns (48.848%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X34Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.524    12.077 r  VRAM_1/data_tristate_oe_reg[6]/Q
                         net (fo=1, routed)           1.268    13.346    VRAM_2/Q[6]
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.124    13.470 r  VRAM_2/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.151    14.621    VSYNC_COUNTER/ram_data[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.745 r  VSYNC_COUNTER/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.679    16.424    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    19.943 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.943    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_10/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.277ns (51.657%)  route 4.003ns (48.342%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y43         FDCE                                         r  vgaRed_OBUF[2]_inst_i_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_10/Q
                         net (fo=7, routed)           1.167    13.249    VRAM_2/vgaRed_OBUF[2]_inst_i_1
    SLICE_X15Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.373 r  VRAM_2/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.005    14.378    VSYNC_COUNTER/ram_data[3]
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.502 r  VSYNC_COUNTER/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.831    16.332    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.838 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.838    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VRAM_1/data_tristate_oe_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.296ns (53.689%)  route 3.706ns (46.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    11.553    VRAM_1/clk
    SLICE_X30Y46         FDRE                                         r  VRAM_1/data_tristate_oe_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.524    12.077 r  VRAM_1/data_tristate_oe_reg[7]/Q
                         net (fo=1, routed)           1.084    13.161    VRAM_2/Q[7]
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.124    13.285 r  VRAM_2/vgaRed_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.648    13.933    VSYNC_COUNTER/ram_data[7]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.057 r  VSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.974    16.031    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.555 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.555    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaRed_OBUF[2]_inst_i_11/C
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.275ns (53.828%)  route 3.667ns (46.172%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     8.231 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     9.892    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.988 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.569    11.557    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.524    12.081 r  vgaRed_OBUF[2]_inst_i_11/Q
                         net (fo=8, routed)           1.007    13.088    VRAM_2/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    13.212 r  VRAM_2/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.736    13.948    VSYNC_COUNTER/ram_data[1]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.072 r  VSYNC_COUNTER/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.924    15.997    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.500 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.500    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.881ns  (logic 4.752ns (48.087%)  route 5.130ns (51.914%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.568    -0.944    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  HSYNC_COUNTER/cnt_reg[13]/Q
                         net (fo=3, routed)           0.837     0.372    HSYNC_COUNTER/Q[11]
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.295     0.667 r  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.656     1.323    HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_9_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.473 r  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           1.292     2.765    HSYNC_COUNTER/cnt_reg[11]_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.332     3.097 r  HSYNC_COUNTER/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.345     5.441    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     8.938 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.938    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.444ns (65.477%)  route 0.761ns (34.523%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X10Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.148    -0.468 f  HSYNC_COUNTER/cnt_reg[9]/Q
                         net (fo=5, routed)           0.103    -0.366    HSYNC_COUNTER/Q[7]
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.098    -0.268 r  HSYNC_COUNTER/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.659     0.391    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.589 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.589    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.451ns (62.584%)  route 0.868ns (37.416%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.333     0.112    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.157 r  VSYNC_COUNTER/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.482    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.703 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.703    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.456ns (61.327%)  route 0.918ns (38.673%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.335     0.114    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.159 r  VSYNC_COUNTER/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.374     0.533    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.757 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.757    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.456ns (59.291%)  route 1.000ns (40.709%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.292     0.071    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.116 r  VSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     0.614    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.839 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.839    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.428ns (58.108%)  route 1.029ns (41.892%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.337     0.116    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  VSYNC_COUNTER/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     0.644    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.840 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.840    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.436ns (57.058%)  route 1.080ns (42.942%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.420     0.199    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.244 r  VSYNC_COUNTER/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.451     0.695    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.900 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.900    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.503ns (59.620%)  route 1.018ns (40.380%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.195    -0.281    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.043    -0.238 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.443     0.205    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.112     0.317 r  VSYNC_COUNTER/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.381     0.697    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.904 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.904    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.461ns (57.152%)  route 1.095ns (42.848%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[7]/Q
                         net (fo=5, routed)           0.209    -0.266    HSYNC_COUNTER/Q[5]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=8, routed)           0.501     0.280    VSYNC_COUNTER/vgaBlue[0]
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  VSYNC_COUNTER/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.385     0.710    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.940 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.940    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.518ns (57.602%)  route 1.117ns (42.398%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  HSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=4, routed)           0.195    -0.281    HSYNC_COUNTER/Q[9]
    SLICE_X13Y42         LUT4 (Prop_lut4_I1_O)        0.043    -0.238 f  HSYNC_COUNTER/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=9, routed)           0.444     0.206    VSYNC_COUNTER/vgaBlue[0]_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.112     0.318 r  VSYNC_COUNTER/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.479     0.797    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.019 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.019    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLK_WIZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLK_WIZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLK_WIZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLK_WIZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLK_WIZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40MHz_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.158ns  (logic 6.960ns (49.160%)  route 7.198ns (50.840%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     9.364    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     9.831 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     9.831    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     9.935 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821    10.757    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316    11.073 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065    12.138    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.262 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698    12.960    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.084 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000    13.084    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    13.301 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    13.859    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    14.158 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    14.158    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 7.317ns (51.887%)  route 6.785ns (48.113%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     9.219    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     9.666 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580    10.246    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299    10.545 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000    10.545    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    10.757 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000    10.757    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    10.851 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873    11.724    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316    12.040 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000    12.040    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    12.257 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851    13.108    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    13.407 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    13.978    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    14.102 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.102    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 7.317ns (52.274%)  route 6.680ns (47.726%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     9.219    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     9.666 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490    10.156    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299    10.455 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000    10.455    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    10.667 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000    10.667    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    10.761 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017    11.778    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316    12.094 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000    12.094    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    12.311 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856    13.167    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    13.466 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    13.873    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.997 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.997    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.975ns  (logic 6.938ns (49.645%)  route 7.037ns (50.355%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     9.225    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     9.672 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433    10.105    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299    10.404 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870    11.274    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.398 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636    12.034    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.158 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891    13.049    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000    13.173    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    13.678    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    13.975 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    13.975    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.940ns  (logic 7.196ns (51.621%)  route 6.744ns (48.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     9.227    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     9.674 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685    10.359    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299    10.658 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784    11.442    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.566 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000    11.566    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    11.778 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904    12.683    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299    12.982 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000    12.982    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209    13.191 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    13.643    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    13.940 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    13.940    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.923ns  (logic 6.874ns (49.372%)  route 7.049ns (50.628%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     9.580    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     9.875 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844    10.720    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.844 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000    10.844    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.056 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828    11.884    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.183 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000    12.183    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    12.395 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672    13.067    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    13.366 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    13.799    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    13.923 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    13.923    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.908ns  (logic 6.952ns (49.986%)  route 6.956ns (50.014%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     8.974    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     9.437 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619    10.055    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297    10.352 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792    11.145    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.269 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747    12.016    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.140 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702    12.842    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124    12.966 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000    12.966    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    13.180 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    13.611    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    13.908 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    13.908    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.836ns  (logic 7.360ns (53.193%)  route 6.476ns (46.807%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     9.128    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     9.575 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436    10.012    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299    10.311 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867    11.177    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.301 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000    11.301    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.546 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    11.546    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.650 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908    12.558    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316    12.874 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000    12.874    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.091 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    13.537    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    13.836 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    13.836    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.801ns  (logic 6.662ns (48.272%)  route 7.139ns (51.728%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     9.058    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     9.505 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     9.505    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     9.599 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819    10.419    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316    10.735 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720    11.454    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.578 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267    12.845    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    12.969 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151    13.120    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    13.677    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.801 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.801    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 6.551ns (47.924%)  route 7.118ns (52.076%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     8.742    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     9.205 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     9.205    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     9.293 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746    10.039    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319    10.358 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722    11.079    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.203 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722    12.925    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.049 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    13.545    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.669 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.669    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed_OBUF[2]_inst_i_11/D
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 1.074ns (66.559%)  route 0.540ns (33.441%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.125     1.399    VRAM_1/vgaRed_OBUF[2]_inst_i_11[3]
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.215     1.614 r  VRAM_1/data_tx2_carry__0/O[2]
                         net (fo=9, routed)           0.000     1.614    VRAM_1_n_8
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.968ns (55.858%)  route 0.765ns (44.142%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      0.609     0.977 r  L/P[14]
                         net (fo=2, routed)           0.234     1.211    VRAM_2/P[7]
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  VRAM_2/data_tx2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    VRAM_2/data_tx2_carry__0_i_6_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.321 r  VRAM_2/data_tx2_carry__0_i_1/O[2]
                         net (fo=20, routed)          0.304     1.625    VRAM_2/L[2]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.108     1.733 r  VRAM_2/data_tristate_oe[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    VRAM_2/data_tx[0]
    SLICE_X15Y43         FDRE                                         r  VRAM_2/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    VRAM_2/clk
    SLICE_X15Y43         FDRE                                         r  VRAM_2/data_tristate_oe_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.968ns (55.793%)  route 0.767ns (44.207%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      0.609     0.977 r  L/P[14]
                         net (fo=2, routed)           0.234     1.211    VRAM_2/P[7]
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  VRAM_2/data_tx2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    VRAM_2/data_tx2_carry__0_i_6_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.321 r  VRAM_2/data_tx2_carry__0_i_1/O[2]
                         net (fo=20, routed)          0.306     1.627    VRAM_2/L[2]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.108     1.735 r  VRAM_2/data_tristate_oe[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    VRAM_2/data_tx[5]
    SLICE_X15Y45         FDRE                                         r  VRAM_2/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    VRAM_2/clk
    SLICE_X15Y45         FDRE                                         r  VRAM_2/data_tristate_oe_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 1.015ns (56.634%)  route 0.777ns (43.366%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.307     1.580    VRAM_2/L[3]
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.111     1.691 r  VRAM_2/data_tristate_oe[4]_i_2/O
                         net (fo=1, routed)           0.056     1.747    VRAM_2/RAM[30000]_0[4]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  VRAM_2/data_tristate_oe[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    VRAM_2/data_tx[4]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    11.645    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.274ns (14.427%)  route 1.627ns (85.573%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.627     1.856    HSYNC_COUNTER/rst_IBUF
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000     1.901    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.970ns (48.900%)  route 1.014ns (51.100%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.599     1.873    VRAM_2/L[3]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.111     1.984 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.984    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    11.647    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.274ns (13.673%)  route 1.731ns (86.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.151     2.006    HSYNC_COUNTER/AR[0]
    SLICE_X13Y41         FDCE                                         f  HSYNC_COUNTER/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.274ns (13.673%)  route 1.731ns (86.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.151     2.006    HSYNC_COUNTER/AR[0]
    SLICE_X13Y41         FDCE                                         f  HSYNC_COUNTER/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.274ns (13.646%)  route 1.735ns (86.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.155     2.010    HSYNC_COUNTER/AR[0]
    SLICE_X13Y42         FDCE                                         f  HSYNC_COUNTER/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.274ns (13.646%)  route 1.735ns (86.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.155     2.010    HSYNC_COUNTER/AR[0]
    SLICE_X13Y42         FDCE                                         f  HSYNC_COUNTER/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40MHz_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.158ns  (logic 6.960ns (49.160%)  route 7.198ns (50.840%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.288     9.364    VRAM_1/sel[4]
    SLICE_X48Y55         MUXF7 (Prop_muxf7_S_O)       0.467     9.831 r  VRAM_1/data_tristate_oe_reg[4]_i_105/O
                         net (fo=1, routed)           0.000     9.831    VRAM_1/data_tristate_oe_reg[4]_i_105_n_0
    SLICE_X48Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     9.935 r  VRAM_1/data_tristate_oe_reg[4]_i_53/O
                         net (fo=1, routed)           0.821    10.757    VRAM_1/data_tristate_oe_reg[4]_i_53_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.316    11.073 r  VRAM_1/data_tristate_oe[4]_i_21/O
                         net (fo=1, routed)           1.065    12.138    VRAM_1/data_tristate_oe[4]_i_21_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.262 r  VRAM_1/data_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.698    12.960    VRAM_1/data_tristate_oe[4]_i_8_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.084 r  VRAM_1/data_tristate_oe[4]_i_4/O
                         net (fo=1, routed)           0.000    13.084    VRAM_1/data_tristate_oe[4]_i_4_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    13.301 r  VRAM_1/data_tristate_oe_reg[4]_i_2/O
                         net (fo=1, routed)           0.558    13.859    VRAM_1/data_tristate_oe_reg[4]_i_2_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.299    14.158 r  VRAM_1/data_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    14.158    VRAM_1/data_tx[4]
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X39Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 7.317ns (51.887%)  route 6.785ns (48.113%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     9.219    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     9.666 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.580    10.246    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.299    10.545 r  VRAM_2/data_tristate_oe[7]_i_107/O
                         net (fo=1, routed)           0.000    10.545    VRAM_2/data_tristate_oe[7]_i_107_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    10.757 r  VRAM_2/data_tristate_oe_reg[7]_i_56/O
                         net (fo=1, routed)           0.000    10.757    VRAM_2/data_tristate_oe_reg[7]_i_56_n_0
    SLICE_X32Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    10.851 r  VRAM_2/data_tristate_oe_reg[7]_i_21/O
                         net (fo=1, routed)           0.873    11.724    VRAM_2/data_tristate_oe_reg[7]_i_21_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.316    12.040 r  VRAM_2/data_tristate_oe[7]_i_9/O
                         net (fo=1, routed)           0.000    12.040    VRAM_2/data_tristate_oe[7]_i_9_n_0
    SLICE_X29Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    12.257 r  VRAM_2/data_tristate_oe_reg[7]_i_5/O
                         net (fo=1, routed)           0.851    13.108    VRAM_2/data_tristate_oe_reg[7]_i_5_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I2_O)        0.299    13.407 r  VRAM_2/data_tristate_oe[7]_i_2/O
                         net (fo=1, routed)           0.571    13.978    VRAM_2/RAM[30000]_0[7]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    14.102 r  VRAM_2/data_tristate_oe[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.102    VRAM_2/data_tx[7]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.441    10.945    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 7.317ns (52.274%)  route 6.680ns (47.726%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.142     9.219    VRAM_2/sel[4]
    SLICE_X29Y65         MUXF7 (Prop_muxf7_S_O)       0.447     9.666 r  VRAM_2/data_tristate_oe_reg[7]_i_140/O
                         net (fo=2, routed)           0.490    10.156    VRAM_2/data_tristate_oe_reg[7]_i_140_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.299    10.455 r  VRAM_2/data_tristate_oe[2]_i_117/O
                         net (fo=1, routed)           0.000    10.455    VRAM_2/data_tristate_oe[2]_i_117_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    10.667 r  VRAM_2/data_tristate_oe_reg[2]_i_53/O
                         net (fo=1, routed)           0.000    10.667    VRAM_2/data_tristate_oe_reg[2]_i_53_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    10.761 r  VRAM_2/data_tristate_oe_reg[2]_i_21/O
                         net (fo=1, routed)           1.017    11.778    VRAM_2/data_tristate_oe_reg[2]_i_21_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.316    12.094 r  VRAM_2/data_tristate_oe[2]_i_9/O
                         net (fo=1, routed)           0.000    12.094    VRAM_2/data_tristate_oe[2]_i_9_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    12.311 r  VRAM_2/data_tristate_oe_reg[2]_i_4/O
                         net (fo=1, routed)           0.856    13.167    VRAM_2/data_tristate_oe_reg[2]_i_4_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.299    13.466 r  VRAM_2/data_tristate_oe[2]_i_2/O
                         net (fo=1, routed)           0.407    13.873    VRAM_2/RAM[30000]_0[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    13.997 r  VRAM_2/data_tristate_oe[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.997    VRAM_2/data_tx[2]
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y47         FDRE                                         r  VRAM_2/data_tristate_oe_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.975ns  (logic 6.938ns (49.645%)  route 7.037ns (50.355%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.148     9.225    VRAM_1/sel[4]
    SLICE_X41Y58         MUXF7 (Prop_muxf7_S_O)       0.447     9.672 r  VRAM_1/data_tristate_oe_reg[5]_i_295/O
                         net (fo=1, routed)           0.433    10.105    VRAM_1/data_tristate_oe_reg[5]_i_295_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.299    10.404 r  VRAM_1/data_tristate_oe[5]_i_106/O
                         net (fo=1, routed)           0.870    11.274    VRAM_1/data_tristate_oe[5]_i_106_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.398 r  VRAM_1/data_tristate_oe[5]_i_36/O
                         net (fo=1, routed)           0.636    12.034    VRAM_1/data_tristate_oe[5]_i_36_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.158 r  VRAM_1/data_tristate_oe[5]_i_12/O
                         net (fo=1, routed)           0.891    13.049    VRAM_1/data_tristate_oe[5]_i_12_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  VRAM_1/data_tristate_oe[5]_i_4/O
                         net (fo=1, routed)           0.000    13.173    VRAM_1/data_tristate_oe[5]_i_4_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    13.387 r  VRAM_1/data_tristate_oe_reg[5]_i_2/O
                         net (fo=1, routed)           0.292    13.678    VRAM_1/data_tristate_oe_reg[5]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.297    13.975 r  VRAM_1/data_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000    13.975    VRAM_1/data_tx[5]
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X33Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.940ns  (logic 7.196ns (51.621%)  route 6.744ns (48.379%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.150     9.227    VRAM_1/sel[4]
    SLICE_X48Y54         MUXF7 (Prop_muxf7_S_O)       0.447     9.674 r  VRAM_1/data_tristate_oe_reg[2]_i_176/O
                         net (fo=1, routed)           0.685    10.359    VRAM_1/data_tristate_oe_reg[2]_i_176_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.299    10.658 r  VRAM_1/data_tristate_oe[2]_i_60/O
                         net (fo=1, routed)           0.784    11.442    VRAM_1/data_tristate_oe[2]_i_60_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.566 r  VRAM_1/data_tristate_oe[2]_i_21/O
                         net (fo=1, routed)           0.000    11.566    VRAM_1/data_tristate_oe[2]_i_21_n_0
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    11.778 r  VRAM_1/data_tristate_oe_reg[2]_i_7/O
                         net (fo=1, routed)           0.904    12.683    VRAM_1/data_tristate_oe_reg[2]_i_7_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.299    12.982 r  VRAM_1/data_tristate_oe[2]_i_3/O
                         net (fo=1, routed)           0.000    12.982    VRAM_1/data_tristate_oe[2]_i_3_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209    13.191 r  VRAM_1/data_tristate_oe_reg[2]_i_2/O
                         net (fo=1, routed)           0.452    13.643    VRAM_1/data_tristate_oe_reg[2]_i_2_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.297    13.940 r  VRAM_1/data_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000    13.940    VRAM_1/data_tx[2]
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X38Y45         FDRE                                         r  VRAM_1/data_tristate_oe_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.923ns  (logic 6.874ns (49.372%)  route 7.049ns (50.628%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.503     9.580    VRAM_1/sel[4]
    SLICE_X49Y53         LUT3 (Prop_lut3_I1_O)        0.295     9.875 r  VRAM_1/data_tristate_oe[0]_i_102/O
                         net (fo=1, routed)           0.844    10.720    VRAM_1/data_tristate_oe[0]_i_102_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.844 r  VRAM_1/data_tristate_oe[0]_i_44/O
                         net (fo=1, routed)           0.000    10.844    VRAM_1/data_tristate_oe[0]_i_44_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.056 r  VRAM_1/data_tristate_oe_reg[0]_i_15/O
                         net (fo=1, routed)           0.828    11.884    VRAM_1/data_tristate_oe_reg[0]_i_15_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.299    12.183 r  VRAM_1/data_tristate_oe[0]_i_6/O
                         net (fo=1, routed)           0.000    12.183    VRAM_1/data_tristate_oe[0]_i_6_n_0
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    12.395 r  VRAM_1/data_tristate_oe_reg[0]_i_3/O
                         net (fo=1, routed)           0.672    13.067    VRAM_1/data_tristate_oe_reg[0]_i_3_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I0_O)        0.299    13.366 r  VRAM_1/data_tristate_oe[0]_i_2/O
                         net (fo=1, routed)           0.433    13.799    VRAM_1/data_tristate_oe[0]_i_2_n_0
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    13.923 r  VRAM_1/data_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000    13.923    VRAM_1/data_tx[0]
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447    10.952    VRAM_1/clk
    SLICE_X29Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.908ns  (logic 6.952ns (49.986%)  route 6.956ns (50.014%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.897     8.974    VRAM_1/sel[4]
    SLICE_X42Y56         MUXF7 (Prop_muxf7_S_O)       0.463     9.437 r  VRAM_1/data_tristate_oe_reg[1]_i_137/O
                         net (fo=1, routed)           0.619    10.055    VRAM_1/data_tristate_oe_reg[1]_i_137_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.297    10.352 r  VRAM_1/data_tristate_oe[1]_i_57/O
                         net (fo=1, routed)           0.792    11.145    VRAM_1/data_tristate_oe[1]_i_57_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.269 r  VRAM_1/data_tristate_oe[1]_i_21/O
                         net (fo=1, routed)           0.747    12.016    VRAM_1/data_tristate_oe[1]_i_21_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.140 r  VRAM_1/data_tristate_oe[1]_i_8/O
                         net (fo=1, routed)           0.702    12.842    VRAM_1/data_tristate_oe[1]_i_8_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124    12.966 r  VRAM_1/data_tristate_oe[1]_i_4/O
                         net (fo=1, routed)           0.000    12.966    VRAM_1/data_tristate_oe[1]_i_4_n_0
    SLICE_X38Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    13.180 r  VRAM_1/data_tristate_oe_reg[1]_i_2/O
                         net (fo=1, routed)           0.430    13.611    VRAM_1/data_tristate_oe_reg[1]_i_2_n_0
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.297    13.908 r  VRAM_1/data_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000    13.908    VRAM_1/data_tx[1]
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    10.950    VRAM_1/clk
    SLICE_X37Y43         FDRE                                         r  VRAM_1/data_tristate_oe_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_1/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.836ns  (logic 7.360ns (53.193%)  route 6.476ns (46.807%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        2.051     9.128    VRAM_1/sel[4]
    SLICE_X49Y46         MUXF7 (Prop_muxf7_S_O)       0.447     9.575 r  VRAM_1/data_tristate_oe_reg[3]_i_234/O
                         net (fo=1, routed)           0.436    10.012    VRAM_1/data_tristate_oe_reg[3]_i_234_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.299    10.311 r  VRAM_1/data_tristate_oe[3]_i_140/O
                         net (fo=1, routed)           0.867    11.177    VRAM_1/data_tristate_oe[3]_i_140_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.301 r  VRAM_1/data_tristate_oe[3]_i_60/O
                         net (fo=1, routed)           0.000    11.301    VRAM_1/data_tristate_oe[3]_i_60_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.546 r  VRAM_1/data_tristate_oe_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    11.546    VRAM_1/data_tristate_oe_reg[3]_i_25_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.650 r  VRAM_1/data_tristate_oe_reg[3]_i_10/O
                         net (fo=1, routed)           0.908    12.558    VRAM_1/data_tristate_oe_reg[3]_i_10_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.316    12.874 r  VRAM_1/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.000    12.874    VRAM_1/data_tristate_oe[3]_i_4_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.091 r  VRAM_1/data_tristate_oe_reg[3]_i_2/O
                         net (fo=1, routed)           0.447    13.537    VRAM_1/data_tristate_oe_reg[3]_i_2_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.299    13.836 r  VRAM_1/data_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000    13.836    VRAM_1/data_tx[3]
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448    10.953    VRAM_1/clk
    SLICE_X28Y49         FDRE                                         r  VRAM_1/data_tristate_oe_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.801ns  (logic 6.662ns (48.272%)  route 7.139ns (51.728%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.982     9.058    VRAM_2/sel[4]
    SLICE_X37Y64         MUXF7 (Prop_muxf7_S_O)       0.447     9.505 r  VRAM_2/data_tristate_oe_reg[3]_i_73/O
                         net (fo=1, routed)           0.000     9.505    VRAM_2/data_tristate_oe_reg[3]_i_73_n_0
    SLICE_X37Y64         MUXF8 (Prop_muxf8_I1_O)      0.094     9.599 r  VRAM_2/data_tristate_oe_reg[3]_i_35/O
                         net (fo=1, routed)           0.819    10.419    VRAM_2/data_tristate_oe_reg[3]_i_35_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.316    10.735 r  VRAM_2/data_tristate_oe[3]_i_15/O
                         net (fo=1, routed)           0.720    11.454    VRAM_2/data_tristate_oe[3]_i_15_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124    11.578 r  VRAM_2/data_tristate_oe[3]_i_8/O
                         net (fo=1, routed)           1.267    12.845    VRAM_2/data_tristate_oe[3]_i_8_n_0
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.124    12.969 r  VRAM_2/data_tristate_oe[3]_i_4/O
                         net (fo=1, routed)           0.151    13.120    VRAM_2/data_tristate_oe[3]_i_4_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.244 r  VRAM_2/data_tristate_oe[3]_i_2/O
                         net (fo=1, routed)           0.433    13.677    VRAM_2/RAM[30000]_0[3]
    SLICE_X15Y49         LUT2 (Prop_lut2_I0_O)        0.124    13.801 r  VRAM_2/data_tristate_oe[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.801    VRAM_2/data_tx[3]
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X15Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 6.551ns (47.924%)  route 7.118ns (52.076%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[4]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  VSYNC_COUNTER/cnt_reg[4]/Q
                         net (fo=3, routed)           0.959     1.378    addr_y[4]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      4.014     5.392 r  L/P[4]
                         net (fo=3, routed)           0.809     6.201    VRAM_1/P[4]
    SLICE_X12Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.325 r  VRAM_1/data_tx3_carry_i_12/O
                         net (fo=1, routed)           0.000     6.325    VRAM_1/data_tx3_carry_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.858 r  VRAM_1/data_tx3_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.858    VRAM_1/data_tx3_carry_i_3_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  VRAM_1/data_tx2_carry_i_1/O[0]
                         net (fo=1192, routed)        1.665     8.742    VRAM_2/sel[4]
    SLICE_X30Y30         MUXF7 (Prop_muxf7_S_O)       0.463     9.205 r  VRAM_2/data_tristate_oe_reg[6]_i_81/O
                         net (fo=1, routed)           0.000     9.205    VRAM_2/data_tristate_oe_reg[6]_i_81_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I1_O)      0.088     9.293 r  VRAM_2/data_tristate_oe_reg[6]_i_36/O
                         net (fo=2, routed)           0.746    10.039    VRAM_2/data_tristate_oe_reg[6]_i_36_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.319    10.358 r  VRAM_2/data_tristate_oe[6]_i_16/O
                         net (fo=1, routed)           0.722    11.079    VRAM_2/data_tristate_oe[6]_i_16_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.203 r  VRAM_2/data_tristate_oe[6]_i_7/O
                         net (fo=2, routed)           1.722    12.925    VRAM_2/data_tristate_oe[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.049 r  VRAM_2/data_tristate_oe[6]_i_3/O
                         net (fo=1, routed)           0.496    13.545    VRAM_2/data_tristate_oe[6]_i_3_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.669 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.669    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.888 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.050    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.832 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.414    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.505 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          1.451    10.956    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed_OBUF[2]_inst_i_11/D
                            (falling edge-triggered cell FDCE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 1.074ns (66.559%)  route 0.540ns (33.441%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.125     1.399    VRAM_1/vgaRed_OBUF[2]_inst_i_11[3]
    SLICE_X14Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.215     1.614 r  VRAM_1/data_tx2_carry__0/O[2]
                         net (fo=9, routed)           0.000     1.614    VRAM_1_n_8
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    clk_40MHz
    SLICE_X14Y44         FDCE                                         r  vgaRed_OBUF[2]_inst_i_11/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.968ns (55.858%)  route 0.765ns (44.142%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      0.609     0.977 r  L/P[14]
                         net (fo=2, routed)           0.234     1.211    VRAM_2/P[7]
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  VRAM_2/data_tx2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    VRAM_2/data_tx2_carry__0_i_6_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.321 r  VRAM_2/data_tx2_carry__0_i_1/O[2]
                         net (fo=20, routed)          0.304     1.625    VRAM_2/L[2]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.108     1.733 r  VRAM_2/data_tristate_oe[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    VRAM_2/data_tx[0]
    SLICE_X15Y43         FDRE                                         r  VRAM_2/data_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    VRAM_2/clk
    SLICE_X15Y43         FDRE                                         r  VRAM_2/data_tristate_oe_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.968ns (55.793%)  route 0.767ns (44.207%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      0.609     0.977 r  L/P[14]
                         net (fo=2, routed)           0.234     1.211    VRAM_2/P[7]
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  VRAM_2/data_tx2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.256    VRAM_2/data_tx2_carry__0_i_6_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.321 r  VRAM_2/data_tx2_carry__0_i_1/O[2]
                         net (fo=20, routed)          0.306     1.627    VRAM_2/L[2]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.108     1.735 r  VRAM_2/data_tristate_oe[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    VRAM_2/data_tx[5]
    SLICE_X15Y45         FDRE                                         r  VRAM_2/data_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    11.646    VRAM_2/clk
    SLICE_X15Y45         FDRE                                         r  VRAM_2/data_tristate_oe_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 1.015ns (56.634%)  route 0.777ns (43.366%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.307     1.580    VRAM_2/L[3]
    SLICE_X14Y50         LUT6 (Prop_lut6_I4_O)        0.111     1.691 r  VRAM_2/data_tristate_oe[4]_i_2/O
                         net (fo=1, routed)           0.056     1.747    VRAM_2/RAM[30000]_0[4]
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  VRAM_2/data_tristate_oe[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    VRAM_2/data_tx[4]
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.834    11.645    VRAM_2/clk
    SLICE_X14Y50         FDRE                                         r  VRAM_2/data_tristate_oe_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/carry_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.274ns (14.427%)  route 1.627ns (85.573%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.627     1.856    HSYNC_COUNTER/rst_IBUF
    SLICE_X14Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  HSYNC_COUNTER/carry_i_1/O
                         net (fo=1, routed)           0.000     1.901    HSYNC_COUNTER/carry_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X14Y41         FDRE                                         r  HSYNC_COUNTER/carry_reg/C

Slack:                    inf
  Source:                 VSYNC_COUNTER/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VRAM_2/data_tristate_oe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.970ns (48.900%)  route 1.014ns (51.100%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.507ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  VSYNC_COUNTER/cnt_reg[11]/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VSYNC_COUNTER/cnt_reg[11]/Q
                         net (fo=3, routed)           0.227     0.368    addr_y[11]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      0.609     0.977 r  L/P[15]
                         net (fo=1, routed)           0.187     1.165    VRAM_2/P[8]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.210 r  VRAM_2/data_tx2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.210    VRAM_2/data_tx2_carry__0_i_5_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.274 r  VRAM_2/data_tx2_carry__0_i_1/O[3]
                         net (fo=12, routed)          0.599     1.873    VRAM_2/L[3]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.111     1.984 r  VRAM_2/data_tristate_oe[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.984    VRAM_2/data_tx[6]
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk_100MHz (IN)
                         net (fo=0)                   0.000    12.500    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    12.914 f  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.394    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    10.252 f  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    10.782    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.811 f  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    11.647    VRAM_2/clk
    SLICE_X14Y49         FDRE                                         r  VRAM_2/data_tristate_oe_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.274ns (13.673%)  route 1.731ns (86.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.151     2.006    HSYNC_COUNTER/AR[0]
    SLICE_X13Y41         FDCE                                         f  HSYNC_COUNTER/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.274ns (13.673%)  route 1.731ns (86.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.151     2.006    HSYNC_COUNTER/AR[0]
    SLICE_X13Y41         FDCE                                         f  HSYNC_COUNTER/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y41         FDCE                                         r  HSYNC_COUNTER/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.274ns (13.646%)  route 1.735ns (86.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.155     2.010    HSYNC_COUNTER/AR[0]
    SLICE_X13Y42         FDCE                                         f  HSYNC_COUNTER/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            HSYNC_COUNTER/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_40MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.010ns  (logic 0.274ns (13.646%)  route 1.735ns (86.354%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_IBUF_inst/O
                         net (fo=13, routed)          1.580     1.810    VSYNC_COUNTER/rst_IBUF
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.855 f  VSYNC_COUNTER/cnt[15]_i_2/O
                         net (fo=34, routed)          0.155     2.010    HSYNC_COUNTER/AR[0]
    SLICE_X13Y42         FDCE                                         f  HSYNC_COUNTER/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_WIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_WIZ/inst/clk_40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    HSYNC_COUNTER/clk_40MHz
    SLICE_X13Y42         FDCE                                         r  HSYNC_COUNTER/cnt_reg[12]/C





