<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\synlog\Default_pattern_w_standby_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Default_w_standby_top|osc_clk_inferred_clock</data>
<data>20.5 MHz</data>
<data>115.6 MHz</data>
<data>40.223</data>
</row>
<row>
<data>reveal_coretop|jtck_inferred_clock[0]</data>
<data>1.0 MHz</data>
<data>105.9 MHz</data>
<data>990.559</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>152.9 MHz</data>
<data>993.459</data>
</row>
</report_table>
