#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ae72932ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ae728e8c90 .scope module, "computer_tb_pro" "computer_tb_pro" 3 5;
 .timescale -9 -12;
P_000001ae728f4b70 .param/str "ROM0" 0 3 18, "build/blink.bin";
P_000001ae728f4ba8 .param/str "ROM1" 0 3 19, "build/fibo.bin";
L_000001ae72904330 .functor BUFZ 8, v000001ae7294c480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ae72903bc0 .functor BUFZ 8, v000001ae727db440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ae72903c30 .functor BUFZ 8, v000001ae72922b00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ae72991fb0_0 .net "ACC", 7 0, L_000001ae72903c30;  1 drivers
v000001ae729902f0_0 .net "IR", 7 0, L_000001ae72903bc0;  1 drivers
v000001ae72990390_0 .net "PC", 7 0, L_000001ae72904330;  1 drivers
v000001ae72990430_0 .var "clk", 0 0;
v000001ae729904d0_0 .var/i "cycle_cnt", 31 0;
v000001ae72990570_0 .var/i "error_cnt", 31 0;
v000001ae72990bb0_0 .net "io_addr", 3 0, L_000001ae72992300;  1 drivers
v000001ae72993020_0 .net "io_data", 7 0, L_000001ae72993f20;  1 drivers
v000001ae729930c0_0 .net "io_oe", 0 0, L_000001ae72903b50;  1 drivers
v000001ae729924e0_0 .net "io_we", 0 0, L_000001ae729041e0;  1 drivers
v000001ae729921c0_0 .var "prev_rst", 0 0;
v000001ae72992da0_0 .var/i "rom_sel", 31 0;
v000001ae72992bc0_0 .var "rst", 0 0;
S_000001ae728e8e20 .scope task, "check_write" "check_write" 3 41, 3 41 0, S_000001ae728e8c90;
 .timescale -9 -12;
v000001ae72923140_0 .var "exp", 7 0;
TD_computer_tb_pro.check_write ;
    %load/vec4 v000001ae729924e0_0;
    %load/vec4 v000001ae729930c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001ae72990bb0_0;
    %store/vec4 v000001ae72991010_0, 0, 4;
    %fork TD_computer_tb_pro.golden_model, S_000001ae7289fb10;
    %join;
    %load/vec4 v000001ae72991470_0;
    %store/vec4 v000001ae72923140_0, 0, 8;
    %load/vec4 v000001ae72993020_0;
    %load/vec4 v000001ae72923140_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 47 "$display", "ERROR  @%0t  PC=%0h  wrote=%0h  exp=%0h", $time, v000001ae72990390_0, v000001ae72993020_0, v000001ae72923140_0 {0 0 0};
    %load/vec4 v000001ae72990570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae72990570_0, 0, 32;
T_0.2 ;
T_0.0 ;
    %end;
S_000001ae728e8fb0 .scope module, "dut" "computer" 3 22, 4 1 0, S_000001ae728e8c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INOUT 8 "io_data";
    .port_info 3 /OUTPUT 4 "io_addr";
    .port_info 4 /OUTPUT 1 "io_oe";
    .port_info 5 /OUTPUT 1 "io_we";
v000001ae72991650_0 .net "address", 7 0, v000001ae7294d600_0;  1 drivers
v000001ae72991330_0 .net "clk", 0 0, v000001ae72990430_0;  1 drivers
v000001ae72990f70_0 .net "data_in", 7 0, v000001ae7294c200_0;  1 drivers
v000001ae729901b0_0 .net "data_out", 7 0, v000001ae72991c90_0;  1 drivers
v000001ae72990b10_0 .net "io_addr", 3 0, L_000001ae72992300;  alias, 1 drivers
v000001ae729916f0_0 .net "io_data", 7 0, L_000001ae72993f20;  alias, 1 drivers
v000001ae72990250_0 .net "io_oe", 0 0, L_000001ae72903b50;  alias, 1 drivers
v000001ae72991970_0 .net "io_we", 0 0, L_000001ae729041e0;  alias, 1 drivers
v000001ae72991d30_0 .net "reset", 0 0, v000001ae72992bc0_0;  1 drivers
v000001ae72990a70_0 .net "write", 0 0, v000001ae72923320_0;  1 drivers
S_000001ae728d7390 .scope module, "cpu1" "cpu" 4 14, 5 1 0, S_000001ae728e8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "address";
    .port_info 3 /INPUT 8 "from_memory";
    .port_info 4 /OUTPUT 1 "write";
    .port_info 5 /OUTPUT 8 "to_memory";
v000001ae7294d240_0 .net "ALU_Sel", 2 0, v000001ae72923e60_0;  1 drivers
v000001ae7294d9c0_0 .net "A_Load", 0 0, v000001ae72922f60_0;  1 drivers
v000001ae7294d2e0_0 .net "B_Load", 0 0, v000001ae729238c0_0;  1 drivers
v000001ae7294c020_0 .net "Bus1_Sel", 1 0, v000001ae72923000_0;  1 drivers
v000001ae7294d4c0_0 .net "Bus2_Sel", 1 0, v000001ae72924360_0;  1 drivers
v000001ae7294d6a0_0 .net "CCR_Load", 0 0, v000001ae72923be0_0;  1 drivers
v000001ae7294c700_0 .net "CCR_Result", 3 0, v000001ae727dbf80_0;  1 drivers
v000001ae7294cac0_0 .net "IR", 7 0, v000001ae727db440_0;  1 drivers
v000001ae7294c520_0 .net "IR_Load", 0 0, v000001ae72922920_0;  1 drivers
v000001ae7294c8e0_0 .net "MAR_Load", 0 0, v000001ae72924040_0;  1 drivers
v000001ae7294c5c0_0 .net "PC_Inc", 0 0, v000001ae72924180_0;  1 drivers
v000001ae7294bee0_0 .net "PC_Load", 0 0, v000001ae72922560_0;  1 drivers
v000001ae7294d060_0 .net "address", 7 0, v000001ae7294d600_0;  alias, 1 drivers
v000001ae7294d740_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae7294cde0_0 .net "from_memory", 7 0, v000001ae72991c90_0;  alias, 1 drivers
v000001ae7294bf80_0 .net "reset", 0 0, v000001ae72992bc0_0;  alias, 1 drivers
v000001ae7294c340_0 .net "to_memory", 7 0, v000001ae7294c200_0;  alias, 1 drivers
v000001ae7294d880_0 .net "write", 0 0, v000001ae72923320_0;  alias, 1 drivers
S_000001ae728d7520 .scope module, "control_unit1" "control_unit" 5 25, 6 1 0, S_000001ae728d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "IR";
    .port_info 3 /INPUT 4 "CCR_Result";
    .port_info 4 /OUTPUT 1 "IR_Load";
    .port_info 5 /OUTPUT 1 "MAR_Load";
    .port_info 6 /OUTPUT 1 "PC_Load";
    .port_info 7 /OUTPUT 1 "PC_Inc";
    .port_info 8 /OUTPUT 1 "A_Load";
    .port_info 9 /OUTPUT 1 "B_Load";
    .port_info 10 /OUTPUT 3 "ALU_Sel";
    .port_info 11 /OUTPUT 1 "CCR_Load";
    .port_info 12 /OUTPUT 2 "Bus2_Sel";
    .port_info 13 /OUTPUT 2 "Bus1_Sel";
    .port_info 14 /OUTPUT 1 "write";
P_000001ae728cd060 .param/l "Branch0" 0 6 22, C4<01010>;
P_000001ae728cd098 .param/l "Branch1" 0 6 22, C4<01011>;
P_000001ae728cd0d0 .param/l "Branch2" 0 6 22, C4<01100>;
P_000001ae728cd108 .param/l "Data" 0 6 22, C4<01001>;
P_000001ae728cd140 .param/l "Decode" 0 6 20, C4<00011>;
P_000001ae728cd178 .param/l "Fetch0" 0 6 20, C4<00000>;
P_000001ae728cd1b0 .param/l "Fetch1" 0 6 20, C4<00001>;
P_000001ae728cd1e8 .param/l "Fetch2" 0 6 20, C4<00010>;
P_000001ae728cd220 .param/l "LoadStore0" 0 6 21, C4<00100>;
P_000001ae728cd258 .param/l "LoadStore1" 0 6 21, C4<00101>;
P_000001ae728cd290 .param/l "LoadStore2" 0 6 21, C4<00110>;
P_000001ae728cd2c8 .param/l "LoadStore3" 0 6 21, C4<00111>;
P_000001ae728cd300 .param/l "LoadStore4" 0 6 21, C4<01000>;
v000001ae72923e60_0 .var "ALU_Sel", 2 0;
v000001ae72922f60_0 .var "A_Load", 0 0;
v000001ae729238c0_0 .var "B_Load", 0 0;
v000001ae72923fa0_0 .var "BranchOP", 0 0;
v000001ae72923000_0 .var "Bus1_Sel", 1 0;
v000001ae72924360_0 .var "Bus2_Sel", 1 0;
v000001ae72923be0_0 .var "CCR_Load", 0 0;
v000001ae72922ec0_0 .net "CCR_Result", 3 0, v000001ae727dbf80_0;  alias, 1 drivers
v000001ae72923d20_0 .var "DataOP", 0 0;
v000001ae72923280_0 .net "IR", 7 0, v000001ae727db440_0;  alias, 1 drivers
v000001ae72922920_0 .var "IR_Load", 0 0;
v000001ae72923aa0_0 .var "LoadStoreOP", 0 0;
v000001ae72924040_0 .var "MAR_Load", 0 0;
v000001ae72924180_0 .var "PC_Inc", 0 0;
v000001ae72922560_0 .var "PC_Load", 0 0;
v000001ae729229c0_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae72922d80_0 .var "next", 4 0;
v000001ae72922600_0 .net "reset", 0 0, v000001ae72992bc0_0;  alias, 1 drivers
v000001ae72924220_0 .var "state", 4 0;
v000001ae72923320_0 .var "write", 0 0;
E_000001ae7291c9c0/0 .event edge, v000001ae72924220_0, v000001ae72923aa0_0, v000001ae72923d20_0, v000001ae72923fa0_0;
E_000001ae7291c9c0/1 .event edge, v000001ae72923280_0, v000001ae72922ec0_0;
E_000001ae7291c9c0 .event/or E_000001ae7291c9c0/0, E_000001ae7291c9c0/1;
E_000001ae7291cec0 .event edge, v000001ae72923280_0;
E_000001ae7291da80/0 .event negedge, v000001ae72922600_0;
E_000001ae7291da80/1 .event posedge, v000001ae729229c0_0;
E_000001ae7291da80 .event/or E_000001ae7291da80/0, E_000001ae7291da80/1;
S_000001ae728c6f00 .scope module, "data_path1" "data_path" 5 44, 7 1 0, S_000001ae728d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IR_Load";
    .port_info 3 /OUTPUT 8 "IR";
    .port_info 4 /INPUT 1 "MAR_Load";
    .port_info 5 /OUTPUT 8 "address";
    .port_info 6 /INPUT 1 "PC_Load";
    .port_info 7 /INPUT 1 "PC_Inc";
    .port_info 8 /INPUT 1 "A_Load";
    .port_info 9 /INPUT 1 "B_Load";
    .port_info 10 /INPUT 3 "ALU_Sel";
    .port_info 11 /OUTPUT 4 "CCR_Result";
    .port_info 12 /INPUT 1 "CCR_Load";
    .port_info 13 /INPUT 2 "Bus2_Sel";
    .port_info 14 /INPUT 2 "Bus1_Sel";
    .port_info 15 /INPUT 8 "from_memory";
    .port_info 16 /OUTPUT 8 "to_memory";
v000001ae72922a60_0 .net "ALU_Result", 7 0, v000001ae729227e0_0;  1 drivers
v000001ae72923460_0 .net "ALU_Sel", 2 0, v000001ae72923e60_0;  alias, 1 drivers
v000001ae72923820_0 .net "A_Load", 0 0, v000001ae72922f60_0;  alias, 1 drivers
v000001ae72922b00_0 .var "A_Reg", 7 0;
v000001ae729236e0_0 .var "BUS1", 7 0;
v000001ae72922e20_0 .var "BUS2", 7 0;
v000001ae72922ba0_0 .net "B_Load", 0 0, v000001ae729238c0_0;  alias, 1 drivers
v000001ae72923c80_0 .var "B_Reg", 7 0;
v000001ae72922c40_0 .net "Bus1_Sel", 1 0, v000001ae72923000_0;  alias, 1 drivers
v000001ae72923500_0 .net "Bus2_Sel", 1 0, v000001ae72924360_0;  alias, 1 drivers
v000001ae72922ce0_0 .var "CCR", 3 0;
v000001ae729235a0_0 .net "CCR_Load", 0 0, v000001ae72923be0_0;  alias, 1 drivers
v000001ae727dbf80_0 .var "CCR_Result", 3 0;
v000001ae727dba80_0 .net "CCR_in", 3 0, v000001ae72923960_0;  1 drivers
v000001ae727db440_0 .var "IR", 7 0;
v000001ae7294c660_0 .net "IR_Load", 0 0, v000001ae72922920_0;  alias, 1 drivers
v000001ae7294d560_0 .var "IR_Reg", 7 0;
v000001ae7294cd40_0 .var "MAR", 7 0;
v000001ae7294d1a0_0 .net "MAR_Load", 0 0, v000001ae72924040_0;  alias, 1 drivers
v000001ae7294c480_0 .var "PC", 7 0;
v000001ae7294cfc0_0 .net "PC_Inc", 0 0, v000001ae72924180_0;  alias, 1 drivers
v000001ae7294d380_0 .net "PC_Load", 0 0, v000001ae72922560_0;  alias, 1 drivers
v000001ae7294d600_0 .var "address", 7 0;
v000001ae7294c840_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae7294d920_0 .net "from_memory", 7 0, v000001ae72991c90_0;  alias, 1 drivers
v000001ae7294bd00_0 .net "reset", 0 0, v000001ae72992bc0_0;  alias, 1 drivers
v000001ae7294c200_0 .var "to_memory", 7 0;
E_000001ae7291e480/0 .event edge, v000001ae72923000_0, v000001ae7294c480_0, v000001ae72922b00_0, v000001ae729226a0_0;
E_000001ae7291e480/1 .event edge, v000001ae72924360_0, v000001ae729227e0_0, v000001ae72922740_0, v000001ae7294d920_0;
E_000001ae7291e480/2 .event edge, v000001ae7294d560_0, v000001ae7294cd40_0, v000001ae72922ce0_0;
E_000001ae7291e480 .event/or E_000001ae7291e480/0, E_000001ae7291e480/1, E_000001ae7291e480/2;
S_000001ae728c7090 .scope module, "alu1" "ALU" 7 28, 8 1 0, S_000001ae728c6f00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 4 "NZVC";
    .port_info 4 /OUTPUT 8 "Result";
v000001ae729226a0_0 .net "A", 7 0, v000001ae72923c80_0;  1 drivers
v000001ae729233c0_0 .net "ALU_Sel", 2 0, v000001ae72923e60_0;  alias, 1 drivers
v000001ae72922740_0 .net "B", 7 0, v000001ae729236e0_0;  1 drivers
v000001ae72923960_0 .var "NZVC", 3 0;
v000001ae729227e0_0 .var "Result", 7 0;
v000001ae72923b40_0 .var "temp", 8 0;
E_000001ae7291e540/0 .event edge, v000001ae72923e60_0, v000001ae729226a0_0, v000001ae72922740_0, v000001ae72923b40_0;
E_000001ae7291e540/1 .event edge, v000001ae729227e0_0;
E_000001ae7291e540 .event/or E_000001ae7291e540/0, E_000001ae7291e540/1;
S_000001ae728a2b70 .scope module, "memory1" "memory" 4 23, 9 1 0, S_000001ae728e8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /INOUT 8 "io_data";
    .port_info 7 /OUTPUT 4 "io_addr";
    .port_info 8 /OUTPUT 1 "io_oe";
    .port_info 9 /OUTPUT 1 "io_we";
L_000001ae72903f40 .functor AND 1, L_000001ae729937a0, L_000001ae72992760, C4<1>, C4<1>;
L_000001ae72903b50 .functor BUFZ 1, L_000001ae72992580, C4<0>, C4<0>, C4<0>;
L_000001ae729041e0 .functor AND 1, v000001ae72923320_0, L_000001ae72992580, C4<1>, C4<1>;
L_000001ae72904250 .functor AND 1, v000001ae72923320_0, L_000001ae72903f40, C4<1>, C4<1>;
L_000001ae72994178 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001ae7294cf20_0 .net/2u *"_ivl_12", 7 0, L_000001ae72994178;  1 drivers
v000001ae7294bda0_0 .net *"_ivl_14", 0 0, L_000001ae729937a0;  1 drivers
L_000001ae729941c0 .functor BUFT 1, C4<11100000>, C4<0>, C4<0>, C4<0>;
v000001ae7294be40_0 .net/2u *"_ivl_16", 7 0, L_000001ae729941c0;  1 drivers
v000001ae7294c160_0 .net *"_ivl_18", 0 0, L_000001ae72992760;  1 drivers
L_000001ae729940e8 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001ae72990c50_0 .net/2u *"_ivl_2", 7 0, L_000001ae729940e8;  1 drivers
L_000001ae72994208 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v000001ae729909d0_0 .net/2u *"_ivl_22", 7 0, L_000001ae72994208;  1 drivers
o000001ae729513d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001ae72990cf0_0 name=_ivl_32
v000001ae72991bf0_0 .net *"_ivl_4", 7 0, L_000001ae72992f80;  1 drivers
L_000001ae72994130 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v000001ae72991290_0 .net/2u *"_ivl_8", 7 0, L_000001ae72994130;  1 drivers
v000001ae72991ab0_0 .net "address", 7 0, v000001ae7294d600_0;  alias, 1 drivers
v000001ae72990d90_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae72991dd0_0 .net "data_in", 7 0, v000001ae7294c200_0;  alias, 1 drivers
v000001ae72991c90_0 .var "data_out", 7 0;
v000001ae72990930_0 .var/i "i", 31 0;
v000001ae729906b0_0 .net "in_port_range", 0 0, L_000001ae72992580;  1 drivers
v000001ae729913d0_0 .net "in_ram_range", 0 0, L_000001ae72903f40;  1 drivers
v000001ae72991e70_0 .net "in_rom_range", 0 0, L_000001ae729926c0;  1 drivers
v000001ae72990e30_0 .net "io_addr", 3 0, L_000001ae72992300;  alias, 1 drivers
v000001ae72990890_0 .net "io_data", 7 0, L_000001ae72993f20;  alias, 1 drivers
v000001ae729918d0_0 .net "io_oe", 0 0, L_000001ae72903b50;  alias, 1 drivers
v000001ae72991f10_0 .net "io_we", 0 0, L_000001ae729041e0;  alias, 1 drivers
v000001ae72991830 .array "output_ports", 15 0, 7 0;
v000001ae72990110_0 .net "ram_address", 6 0, L_000001ae72992a80;  1 drivers
v000001ae72991a10_0 .net "ram_out", 7 0, L_000001ae72904640;  1 drivers
v000001ae72991b50_0 .net "reset", 0 0, v000001ae72992bc0_0;  alias, 1 drivers
v000001ae72990610_0 .net "rom_address", 6 0, L_000001ae72992e40;  1 drivers
v000001ae72990ed0_0 .net "rom_out", 7 0, v000001ae7294bbc0_0;  1 drivers
v000001ae72990750_0 .net "write", 0 0, v000001ae72923320_0;  alias, 1 drivers
E_000001ae7291d340/0 .event edge, v000001ae7294bbc0_0, v000001ae72991e70_0, v000001ae7294cc00_0, v000001ae729913d0_0;
E_000001ae7291d340/1 .event edge, v000001ae72990890_0, v000001ae729906b0_0;
E_000001ae7291d340 .event/or E_000001ae7291d340/0, E_000001ae7291d340/1;
L_000001ae72992e40 .part v000001ae7294d600_0, 0, 7;
L_000001ae72992f80 .arith/sub 8, v000001ae7294d600_0, L_000001ae729940e8;
L_000001ae72992a80 .part L_000001ae72992f80, 0, 7;
L_000001ae729926c0 .cmp/gt 8, L_000001ae72994130, v000001ae7294d600_0;
L_000001ae729937a0 .cmp/ge 8, v000001ae7294d600_0, L_000001ae72994178;
L_000001ae72992760 .cmp/gt 8, L_000001ae729941c0, v000001ae7294d600_0;
L_000001ae72992580 .cmp/ge 8, v000001ae7294d600_0, L_000001ae72994208;
L_000001ae72992300 .part v000001ae7294d600_0, 0, 4;
L_000001ae72993f20 .functor MUXZ 8, o000001ae729513d8, v000001ae7294c200_0, L_000001ae729041e0, C4<>;
S_000001ae728a2d00 .scope begin, "$unm_blk_51" "$unm_blk_51" 9 39, 9 39 0, S_000001ae728a2b70;
 .timescale 0 0;
v000001ae7294cca0_0 .var/i "i", 31 0;
S_000001ae728e9700 .scope module, "ram1" "rw_96x8_sync" 9 60, 10 1 0, S_000001ae728a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 7 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_000001ae72904640 .functor BUFZ 8, L_000001ae729935c0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ae7294c2a0 .array "RAM", 95 0, 7 0;
v000001ae7294c980_0 .net *"_ivl_0", 7 0, L_000001ae729935c0;  1 drivers
v000001ae7294d420_0 .net *"_ivl_2", 7 0, L_000001ae72993520;  1 drivers
L_000001ae72994250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ae7294ca20_0 .net *"_ivl_5", 0 0, L_000001ae72994250;  1 drivers
v000001ae7294c0c0_0 .net "address", 6 0, L_000001ae72992a80;  alias, 1 drivers
v000001ae7294c7a0_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae7294cb60_0 .net "data_in", 7 0, v000001ae7294c200_0;  alias, 1 drivers
v000001ae7294cc00_0 .net "data_out", 7 0, L_000001ae72904640;  alias, 1 drivers
v000001ae7294ce80_0 .net "write", 0 0, L_000001ae72904250;  1 drivers
E_000001ae7291d940 .event posedge, v000001ae729229c0_0;
L_000001ae729935c0 .array/port v000001ae7294c2a0, L_000001ae72993520;
L_000001ae72993520 .concat [ 7 1 0 0], L_000001ae72992a80, L_000001ae72994250;
S_000001ae728e9890 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 16, 10 16 0, S_000001ae728e9700;
 .timescale 0 0;
v000001ae7294d100_0 .var/2s "i", 31 0;
S_000001ae728e9a20 .scope module, "rom1" "rom_128x8_sync" 9 54, 11 1 0, S_000001ae728a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "address";
    .port_info 2 /OUTPUT 8 "data_out";
v000001ae7294d7e0 .array "ROM", 127 0, 7 0;
v000001ae7294bc60_0 .net "address", 6 0, L_000001ae72992e40;  alias, 1 drivers
v000001ae7294da60_0 .net "clk", 0 0, v000001ae72990430_0;  alias, 1 drivers
v000001ae7294bbc0_0 .var "data_out", 7 0;
S_000001ae7289f870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 20, 11 20 0, S_000001ae728e9a20;
 .timescale 0 0;
v000001ae7294c3e0_0 .var/2s "i", 31 0;
S_000001ae7289fb10 .scope task, "golden_model" "golden_model" 3 56, 3 56 0, S_000001ae728e8c90;
 .timescale -9 -12;
v000001ae72991010_0 .var "addr", 3 0;
v000001ae72991470_0 .var "exp", 7 0;
TD_computer_tb_pro.golden_model ;
    %load/vec4 v000001ae72991fb0_0;
    %store/vec4 v000001ae72991470_0, 0, 8;
    %end;
S_000001ae72862f30 .scope task, "load_rom" "load_rom" 3 110, 3 110 0, S_000001ae728e8c90;
 .timescale -9 -12;
v000001ae729915b0_0 .var "byte_buf", 7 0;
v000001ae729910b0_0 .var/i "dummy_int", 31 0;
v000001ae72991150_0 .var/i "fd", 31 0;
v000001ae729907f0_0 .var "filename", 1023 0;
v000001ae72991790_0 .var/i "idx", 31 0;
TD_computer_tb_pro.load_rom ;
    %vpi_func 3 117 "$fopen" 32, v000001ae729907f0_0, "rb" {0 0 0};
    %store/vec4 v000001ae72991150_0, 0, 32;
    %load/vec4 v000001ae72991150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call/w 3 119 "$display", 32'sb00000000000000000000000000000001, "FATAL: cannot open %0s", v000001ae729907f0_0 {0 0 0};
    %vpi_call/w 3 120 "$finish" {0 0 0};
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae72991790_0, 0, 32;
T_2.6 ;
    %vpi_func 3 123 "$feof" 32, v000001ae72991150_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.7, 8;
    %vpi_func 3 124 "$fread" 32, v000001ae729915b0_0, v000001ae72991150_0 {0 0 0};
    %store/vec4 v000001ae729910b0_0, 0, 32;
    %load/vec4 v000001ae729915b0_0;
    %ix/getv/s 4, v000001ae72991790_0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %load/vec4 v000001ae72991790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae72991790_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %vpi_call/w 3 128 "$fclose", v000001ae72991150_0 {0 0 0};
    %end;
S_000001ae728630c0 .scope task, "run_until_halt" "run_until_halt" 3 132, 3 132 0, S_000001ae728e8c90;
 .timescale -9 -12;
v000001ae72991510_0 .var/i "max_cycles", 31 0;
v000001ae729911f0_0 .var/i "n", 31 0;
TD_computer_tb_pro.run_until_halt ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae729911f0_0, 0, 32;
T_3.8 ;
    %load/vec4 v000001ae729911f0_0;
    %load/vec4 v000001ae72991510_0;
    %cmp/s;
    %jmp/0xz T_3.9, 5;
    %wait E_000001ae7291d940;
    %load/vec4 v000001ae729902f0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ae72990390_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ae7294d7e0, 4;
    %pushi/vec4 254, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %disable S_000001ae728630c0;
T_3.10 ;
    %load/vec4 v000001ae729911f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae729911f0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %vpi_call/w 3 142 "$fatal", 32'sb00000000000000000000000000000001, "Watchdog expired after %0d cycles", v000001ae72991510_0 {0 0 0};
    %vpi_call/w 3 143 "$finish" {0 0 0};
    %end;
    .scope S_000001ae728d7520;
T_4 ;
    %wait E_000001ae7291da80;
    %load/vec4 v000001ae72922600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ae72924220_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ae72922d80_0;
    %assign/vec4 v000001ae72924220_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ae728d7520;
T_5 ;
    %wait E_000001ae7291cec0;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 134, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 135, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 136, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 137, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 150, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 151, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v000001ae72923aa0_0, 0, 1;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 66, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 67, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 68, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 69, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 70, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 71, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 72, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 73, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v000001ae72923d20_0, 0, 1;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 33, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 34, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 35, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 36, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 37, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 38, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 39, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001ae72923280_0;
    %pushi/vec4 40, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v000001ae72923fa0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ae728d7520;
T_6 ;
    %wait E_000001ae7291c9c0;
    %load/vec4 v000001ae72924220_0;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %pushi/vec4 0, 0, 15;
    %split/vec4 1;
    %store/vec4 v000001ae72923320_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ae72923be0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001ae729238c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae72922f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae72924180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae72924040_0, 0, 1;
    %store/vec4 v000001ae72922920_0, 0, 1;
    %load/vec4 v000001ae72924220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924040_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924180_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922920_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.3 ;
    %load/vec4 v000001ae72923aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v000001ae72923d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v000001ae72923fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
T_6.20 ;
T_6.18 ;
T_6.16 ;
    %jmp T_6.14;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924040_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924180_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.6 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 134, 0, 8;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922f60_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 136, 0, 8;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae729238c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 135, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 137, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 150, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 151, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924040_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.26;
T_6.25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
T_6.26 ;
T_6.24 ;
T_6.22 ;
    %jmp T_6.14;
T_6.7 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 150, 0, 8;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %jmp T_6.28;
T_6.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
T_6.28 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.8 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 150, 0, 8;
    %jmp/0xz  T_6.29, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
T_6.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72923320_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72923be0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922f60_0, 0, 1;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_6.31, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 67, 0, 8;
    %jmp/0xz  T_6.33, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 68, 0, 8;
    %jmp/0xz  T_6.35, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_6.37, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 70, 0, 8;
    %jmp/0xz  T_6.39, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.40;
T_6.39 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 71, 0, 8;
    %jmp/0xz  T_6.41, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae72922f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae729238c0_0, 0, 1;
    %jmp T_6.42;
T_6.41 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 72, 0, 8;
    %jmp/0xz  T_6.43, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 73, 0, 8;
    %jmp/0xz  T_6.45, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae72922f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae729238c0_0, 0, 1;
    %jmp T_6.46;
T_6.45 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ae72923e60_0, 0, 3;
T_6.46 ;
T_6.44 ;
T_6.42 ;
T_6.40 ;
T_6.38 ;
T_6.36 ;
T_6.34 ;
T_6.32 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ae72923000_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924040_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72924180_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ae72924360_0, 0, 2;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_6.47, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
    %jmp T_6.48;
T_6.47 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 33, 0, 8;
    %jmp/0xz  T_6.49, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.51 ;
    %jmp T_6.50;
T_6.49 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_6.53, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.55 ;
    %jmp T_6.54;
T_6.53 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 35, 0, 8;
    %jmp/0xz  T_6.57, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.59 ;
    %jmp T_6.58;
T_6.57 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 36, 0, 8;
    %jmp/0xz  T_6.61, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.63 ;
    %jmp T_6.62;
T_6.61 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 37, 0, 8;
    %jmp/0xz  T_6.65, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.67, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.67 ;
    %jmp T_6.66;
T_6.65 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 38, 0, 8;
    %jmp/0xz  T_6.69, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.71 ;
    %jmp T_6.70;
T_6.69 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 39, 0, 8;
    %jmp/0xz  T_6.73, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.75, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.75 ;
    %jmp T_6.74;
T_6.73 ;
    %load/vec4 v000001ae72923280_0;
    %cmpi/e 40, 0, 8;
    %jmp/0xz  T_6.77, 4;
    %load/vec4 v000001ae72922ec0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.79, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72922560_0, 0, 1;
T_6.79 ;
T_6.77 ;
T_6.74 ;
T_6.70 ;
T_6.66 ;
T_6.62 ;
T_6.58 ;
T_6.54 ;
T_6.50 ;
T_6.48 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ae72922d80_0, 0, 5;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ae728c7090;
T_7 ;
    %wait E_000001ae7291e540;
    %pushi/vec4 0, 0, 21;
    %split/vec4 4;
    %store/vec4 v000001ae72923960_0, 0, 4;
    %split/vec4 9;
    %store/vec4 v000001ae72923b40_0, 0, 9;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729233c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae729226a0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae72922740_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001ae72923b40_0, 0, 9;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729226a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001ae72922740_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001ae729226a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v000001ae72922740_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae729226a0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae72922740_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001ae72923b40_0, 0, 9;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729226a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001ae72922740_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001ae729226a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v000001ae72922740_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v000001ae729226a0_0;
    %load/vec4 v000001ae72922740_0;
    %and;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v000001ae729226a0_0;
    %load/vec4 v000001ae72922740_0;
    %or;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae729226a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 9;
    %store/vec4 v000001ae72923b40_0, 0, 9;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729226a0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ae729226a0_0;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 9;
    %store/vec4 v000001ae72923b40_0, 0, 9;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ae729227e0_0, 0, 8;
    %load/vec4 v000001ae729227e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729227e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae729226a0_0;
    %pushi/vec4 128, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %load/vec4 v000001ae72923b40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ae72923960_0, 4, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ae728c6f00;
T_8 ;
    %wait E_000001ae7291da80;
    %load/vec4 v000001ae7294bd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae7294d560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae7294cd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae7294c480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae72922b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ae72923c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ae72922ce0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ae7294c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001ae72922e20_0;
    %assign/vec4 v000001ae7294d560_0, 0;
T_8.2 ;
    %load/vec4 v000001ae7294d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001ae72922e20_0;
    %assign/vec4 v000001ae7294cd40_0, 0;
T_8.4 ;
    %load/vec4 v000001ae7294d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001ae72922e20_0;
    %assign/vec4 v000001ae7294c480_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001ae7294cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v000001ae7294c480_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ae7294c480_0, 0;
T_8.8 ;
T_8.7 ;
    %load/vec4 v000001ae72923820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v000001ae72922e20_0;
    %assign/vec4 v000001ae72922b00_0, 0;
T_8.10 ;
    %load/vec4 v000001ae72922ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v000001ae72922e20_0;
    %assign/vec4 v000001ae72923c80_0, 0;
T_8.12 ;
    %load/vec4 v000001ae729235a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v000001ae727dba80_0;
    %assign/vec4 v000001ae72922ce0_0, 0;
T_8.14 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ae728c6f00;
T_9 ;
    %wait E_000001ae7291e480;
    %load/vec4 v000001ae72922c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae729236e0_0, 0, 8;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001ae7294c480_0;
    %store/vec4 v000001ae729236e0_0, 0, 8;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001ae72922b00_0;
    %store/vec4 v000001ae729236e0_0, 0, 8;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001ae72923c80_0;
    %store/vec4 v000001ae729236e0_0, 0, 8;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %load/vec4 v000001ae72923500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae72922e20_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000001ae72922a60_0;
    %store/vec4 v000001ae72922e20_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000001ae729236e0_0;
    %store/vec4 v000001ae72922e20_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000001ae7294d920_0;
    %store/vec4 v000001ae72922e20_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v000001ae7294d560_0;
    %store/vec4 v000001ae727db440_0, 0, 8;
    %load/vec4 v000001ae7294cd40_0;
    %store/vec4 v000001ae7294d600_0, 0, 8;
    %load/vec4 v000001ae729236e0_0;
    %store/vec4 v000001ae7294c200_0, 0, 8;
    %load/vec4 v000001ae72922ce0_0;
    %store/vec4 v000001ae727dbf80_0, 0, 4;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ae728e9a20;
T_10 ;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %pushi/vec4 150, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    %fork t_1, S_000001ae7289f870;
    %jmp t_0;
    .scope S_000001ae7289f870;
t_1 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001ae7294c3e0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001ae7294c3e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ae7294c3e0_0;
    %store/vec4a v000001ae7294d7e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ae7294c3e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ae7294c3e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_000001ae728e9a20;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_000001ae728e9a20;
T_11 ;
    %wait E_000001ae7291d940;
    %load/vec4 v000001ae7294bc60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001ae7294d7e0, 4;
    %assign/vec4 v000001ae7294bbc0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ae728e9700;
T_12 ;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294c2a0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ae7294c2a0, 4, 0;
    %fork t_3, S_000001ae728e9890;
    %jmp t_2;
    .scope S_000001ae728e9890;
t_3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001ae7294d100_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001ae7294d100_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ae7294d100_0;
    %store/vec4a v000001ae7294c2a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ae7294d100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ae7294d100_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_000001ae728e9700;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_000001ae728e9700;
T_13 ;
    %wait E_000001ae7291d940;
    %load/vec4 v000001ae7294ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001ae7294cb60_0;
    %load/vec4 v000001ae7294c0c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae7294c2a0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ae728a2b70;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae72990930_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001ae72990930_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ae72990930_0;
    %store/vec4a v000001ae72991830, 4, 0;
    %load/vec4 v000001ae72990930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae72990930_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_000001ae728a2b70;
T_15 ;
    %wait E_000001ae7291da80;
    %fork t_5, S_000001ae728a2d00;
    %jmp t_4;
    .scope S_000001ae728a2d00;
t_5 ;
    %load/vec4 v000001ae72991b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae7294cca0_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001ae7294cca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ae7294cca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae72991830, 0, 4;
    %load/vec4 v000001ae7294cca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae7294cca0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ae72990750_0;
    %load/vec4 v000001ae729906b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000001ae72991dd0_0;
    %load/vec4 v000001ae72990e30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae72991830, 0, 4;
T_15.4 ;
T_15.1 ;
    %end;
    .scope S_000001ae728a2b70;
t_4 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ae728a2b70;
T_16 ;
    %wait E_000001ae7291d340;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v000001ae72991e70_0;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %load/vec4 v000001ae729913d0_0;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %load/vec4 v000001ae729906b0_0;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ae72991c90_0, 0, 8;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000001ae72990ed0_0;
    %store/vec4 v000001ae72991c90_0, 0, 8;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000001ae72991a10_0;
    %store/vec4 v000001ae72991c90_0, 0, 8;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000001ae72990890_0;
    %store/vec4 v000001ae72991c90_0, 0, 8;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ae728e8c90;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae72990430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae72992bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae72990570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae729904d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae729921c0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_000001ae728e8c90;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v000001ae72990430_0;
    %inv;
    %store/vec4 v000001ae72990430_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ae728e8c90;
T_19 ;
    %vpi_call/w 3 69 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ae728e8c90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae72992da0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ae72992da0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v000001ae72992da0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 3303723736, 0, 937;
    %concati/vec4 3361653976, 0, 32;
    %concati/vec4 3537688156, 0, 32;
    %concati/vec4 6449518, 0, 23;
    %store/vec4 v000001ae729907f0_0, 0, 1024;
    %fork TD_computer_tb_pro.load_rom, S_000001ae72862f30;
    %join;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 3303723736, 0, 945;
    %concati/vec4 3361656018, 0, 32;
    %concati/vec4 3302907076, 0, 32;
    %concati/vec4 26990, 0, 15;
    %store/vec4 v000001ae729907f0_0, 0, 1024;
    %fork TD_computer_tb_pro.load_rom, S_000001ae72862f30;
    %join;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae72992bc0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.5, 5;
    %jmp/1 T_19.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ae7291d940;
    %jmp T_19.4;
T_19.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae72992bc0_0, 0, 1;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v000001ae72991510_0, 0, 32;
    %fork TD_computer_tb_pro.run_until_halt, S_000001ae728630c0;
    %join;
    %vpi_call/w 3 78 "$display", "--- finished ROM %0d ---", v000001ae72992da0_0 {0 0 0};
    %load/vec4 v000001ae72992da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae72992da0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %load/vec4 v000001ae72990570_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %vpi_call/w 3 81 "$display", "### ALL TESTS %s  (%0d cycles, %0d errors)", S<0,vec4,u32>, v000001ae729904d0_0, v000001ae72990570_0 {1 0 0};
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001ae728e8c90;
T_20 ;
    %wait E_000001ae7291d940;
    %load/vec4 v000001ae72992bc0_0;
    %assign/vec4 v000001ae729921c0_0, 0;
    %load/vec4 v000001ae729904d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae729904d0_0, 0, 32;
    %fork TD_computer_tb_pro.check_write, S_000001ae728e8e20;
    %join;
    %load/vec4 v000001ae729921c0_0;
    %load/vec4 v000001ae72992bc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001ae72990390_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_20.2, 6;
    %vpi_call/w 3 102 "$fatal", 32'sb00000000000000000000000000000001, "PC became X at %0t", $time {0 0 0};
T_20.2 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "testbench\computer_TB_advanced.sv";
    "verilog\computer.sv";
    "verilog\cpu.sv";
    "verilog\control_unit.sv";
    "verilog\data_path.sv";
    "verilog\ALU.sv";
    "verilog\Memory.sv";
    "verilog\rw_96x8_sync.sv";
    "verilog\rom_128x8_sync.sv";
