\hypertarget{group__RCCEx__LPTIM2__Clock__Source}{}\doxysection{LPTIM2 Clock Source}
\label{group__RCCEx__LPTIM2__Clock__Source}\index{LPTIM2 Clock Source@{LPTIM2 Clock Source}}
Collaboration diagram for LPTIM2 Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCCEx__LPTIM2__Clock__Source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}\label{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}\label{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2046ed52b8ab7758a53e6879451cbc0a}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}\label{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3036b5eb8ec5ee22477c4c733164dca3}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}\label{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE}~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
