/* Generated by Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* keep =  1  *)
(* hdlname = "corescore_gatemate" *)
(* top =  1  *)
(* src = "src/corescore_0/rtl/corescore_gatemate.v:1.1-38.10" *)
module corescore_gatemate(i_clk, i_rstn, o_uart_tx);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0384_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0385_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0386_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0387_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0388_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0389_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0390_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0391_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0392_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0393_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0394_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0395_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0396_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0397_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0398_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0399_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0400_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0401_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0402_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0403_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0404_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0405_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0406_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0407_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0408_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0409_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0410_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0411_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0412_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0413_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0414_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0415_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0416_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0417_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0418_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0419_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0420_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0421_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0422_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0423_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0424_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0425_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0426_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0427_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0428_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0429_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0430_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0431_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0432_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0433_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0434_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0435_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0436_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0437_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0438_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0439_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0440_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0441_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7" *)
  wire _0442_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0443_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0444_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0445_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0446_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0447_;
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9" *)
  wire _0448_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0449_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0450_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0451_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0452_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0453_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0454_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0455_;
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7" *)
  wire _0456_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0457_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0458_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0459_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0460_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0461_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0462_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0463_;
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4" *)
  wire _0464_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0465_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0466_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0467_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0468_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7" *)
  wire _0469_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:22.14-22.33" *)
  wire _0470_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7" *)
  wire _0471_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:33.11-33.26" *)
  wire _0472_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:35.11-35.26" *)
  wire _0473_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:31.11-31.39" *)
  wire _0474_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0475_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0476_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0477_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0478_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0479_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0480_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0481_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0482_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0483_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0484_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0485_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0486_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0487_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0488_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0489_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0490_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0491_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0492_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0493_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0494_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0495_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0496_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0497_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0498_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0499_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0500_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0501_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0502_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0503_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0504_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0505_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0506_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0507_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0508_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0509_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0510_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0511_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0512_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0513_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0514_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0515_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0516_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0517_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0518_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0519_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0520_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0521_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0522_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0523_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0524_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0525_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0526_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0527_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0528_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0529_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0530_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0531_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0532_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0533_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0534_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0535_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0536_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0537_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0538_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0539_;
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7" *)
  wire _0540_;
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7" *)
  wire _0541_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0542_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0543_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0544_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0545_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7" *)
  wire _0546_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:22.14-22.33" *)
  wire _0547_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7" *)
  wire _0548_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:33.11-33.26" *)
  wire _0549_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:35.11-35.26" *)
  wire _0550_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:31.11-31.39" *)
  wire _0551_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0552_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0553_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0554_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0555_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0556_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0557_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0558_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0559_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0560_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0561_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0562_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0563_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0564_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0565_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0566_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0567_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0568_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0569_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0570_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0571_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0572_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0573_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0574_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0575_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0576_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0577_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0578_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0579_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0580_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0581_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0582_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0583_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0584_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0585_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0586_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0587_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0588_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0589_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0590_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0591_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0592_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0593_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0594_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0595_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0596_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0597_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0598_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0599_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0600_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0601_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0602_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0603_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0604_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0605_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0606_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0607_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0608_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0609_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0610_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0611_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0612_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0613_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0614_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0615_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0616_;
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7" *)
  wire _0617_;
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7" *)
  wire _0618_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0619_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0620_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0621_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0622_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7" *)
  wire _0623_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:22.14-22.33" *)
  wire _0624_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7" *)
  wire _0625_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:33.11-33.26" *)
  wire _0626_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:35.11-35.26" *)
  wire _0627_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:31.11-31.39" *)
  wire _0628_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0629_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0630_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0631_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0632_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0633_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0634_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0635_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0636_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0637_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0638_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0639_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0640_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0641_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0642_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0643_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0644_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0645_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0646_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0647_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0648_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0649_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0650_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0651_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0652_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0653_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0654_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0655_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0656_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0657_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0658_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0659_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0660_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0661_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0662_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0663_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0664_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0665_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0666_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0667_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0668_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0669_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0670_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0671_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0672_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0673_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0674_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0675_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0676_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0677_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0678_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0679_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0680_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0681_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0682_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0683_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0684_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0685_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0686_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0687_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0688_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0689_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0690_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0691_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0692_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0693_;
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7" *)
  wire _0694_;
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7" *)
  wire _0695_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0696_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0697_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0698_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0699_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7" *)
  wire _0700_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:22.14-22.33" *)
  wire _0701_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7" *)
  wire _0702_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:33.11-33.26" *)
  wire _0703_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:35.11-35.26" *)
  wire _0704_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:31.11-31.39" *)
  wire _0705_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0706_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0707_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0708_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0709_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0710_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0711_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0712_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0713_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0714_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0715_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0716_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0717_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0718_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0719_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0720_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0721_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0722_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0723_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0724_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0725_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0726_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0727_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0728_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0729_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0730_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0731_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0732_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0733_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0734_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0735_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0736_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0737_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0738_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0739_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0740_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0741_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0742_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0743_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0744_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0745_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0746_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0747_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0748_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0749_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0750_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0751_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0752_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0753_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0754_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0755_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0756_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0757_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0758_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0759_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0760_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0761_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0762_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0763_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0764_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0765_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0766_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0767_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0768_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0769_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0770_;
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7" *)
  wire _0771_;
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7" *)
  wire _0772_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0773_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0774_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0775_;
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7" *)
  wire _0776_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7" *)
  wire _0777_;
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:22.14-22.33" *)
  wire _0778_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7" *)
  wire _0779_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:33.11-33.26" *)
  wire _0780_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:35.11-35.26" *)
  wire _0781_;
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:31.11-31.39" *)
  wire _0782_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0783_;
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7" *)
  wire _0784_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0785_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0786_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0787_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0788_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0789_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0790_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0791_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0792_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0793_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0794_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0795_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0796_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0797_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0798_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0799_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0800_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0801_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0802_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0803_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0804_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0805_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0806_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0807_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0808_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0809_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0810_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0811_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0812_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0813_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0814_;
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7" *)
  wire _0815_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0816_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0817_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0818_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0819_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0820_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0821_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0822_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0823_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0824_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0825_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0826_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0827_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0828_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0829_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0830_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0831_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0832_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0833_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0834_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0835_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0836_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0837_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0838_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0839_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0840_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0841_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0842_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0843_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0844_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0845_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0846_;
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7" *)
  wire _0847_;
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7" *)
  wire _0848_;
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7" *)
  wire _0849_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.33-123.76|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0850_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.33-123.76|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0851_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.33-123.76|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0852_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.33-123.76|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0853_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.33-132.69|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0854_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.33-132.69|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0855_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.33-132.69|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0856_;
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.33-132.69|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0857_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0858_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0859_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0860_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0861_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0862_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0863_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0864_;
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:98.27-98.46|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire _0865_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _0866_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _0867_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _0868_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [3:0] _0869_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "3" *)
  wire [3:0] _0870_;
  (* force_downto = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [3:0] _0871_;
  (* force_downto = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [9:0] _0872_;
  (* force_downto = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "9" *)
  wire [9:0] _0873_;
  (* force_downto = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [9:0] _0874_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0875_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0876_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0877_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:64.44-64.81|/usr/local/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire _0878_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _0879_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _0880_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _0881_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0882_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0883_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0884_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _0885_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _0886_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0887_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0888_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _0889_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0890_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0891_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0892_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0893_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _0894_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _0895_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _0896_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0897_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0898_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0899_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0900_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0901_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0902_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0903_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0904_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:64.44-64.81|/usr/local/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire _0905_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _0906_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _0907_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _0908_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _0909_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _0910_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0911_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0912_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0913_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0914_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _0915_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _0916_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _0917_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0918_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0919_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0920_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0921_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0922_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0923_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:64.44-64.81|/usr/local/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire _0924_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _0925_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _0926_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _0927_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _0928_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _0929_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _0930_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:64.44-64.81|/usr/local/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire _0931_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0932_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0933_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0934_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0935_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0936_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0937_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _0938_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _0939_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:61.26-61.37|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _0940_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0941_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0942_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0943_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0944_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0945_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0946_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [2:0] _0947_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _0948_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [2:0] _0949_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:64.44-64.81|/usr/local/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire _0950_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [5:0] _0951_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "5" *)
  wire [5:0] _0952_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [5:0] _0953_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0954_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0955_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0956_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:51.21-51.22" *)
  wire [4:0] _0957_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:37.23-37.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _0958_;
  (* force_downto = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:33.26-33.27" *)
  wire [4:0] _0959_;
  wire _0960_;
  wire _0961_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _0962_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _0963_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _0964_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _0965_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [9:0] _0966_;
  wire [7:0] _0967_;
  wire [7:0] _0968_;
  wire [7:0] _0969_;
  wire [7:0] _0970_;
  wire [7:0] _0971_;
  wire [7:0] _0972_;
  wire [7:0] _0973_;
  wire [7:0] _0974_;
  wire [7:0] _0975_;
  wire [7:0] _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  (* unused_bits = "8 9" *)
  wire [9:0] _0982_;
  (* unused_bits = "8 9" *)
  wire [9:0] _0983_;
  (* unused_bits = "8 9" *)
  wire [9:0] _0984_;
  (* unused_bits = "8 9" *)
  wire [9:0] _0985_;
  (* unused_bits = "8 9" *)
  wire [9:0] _0986_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _0987_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _0988_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _0989_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _0990_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _0991_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _0992_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0993_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _0994_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0995_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _0996_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0997_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _0998_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0999_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _1000_;
  (* force_downto = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _1001_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1002_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1003_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1004_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1005_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1006_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1007_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1008_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1009_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1010_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1011_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1012_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1013_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1014_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1015_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1016_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1017_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1018_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1019_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1020_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1021_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1022_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1023_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1024_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1025_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1026_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1027_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1028_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1029_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1030_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1031_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1032_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1033_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1034_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1035_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1036_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1037_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1038_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1039_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1040_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1041_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1042_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1043_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1044_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1045_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1046_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1047_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1048_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1049_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1050_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1051_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1052_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1053_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1054_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1055_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1056_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1057_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1058_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1059_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1060_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1061_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1062_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1063_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1064_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1065_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1066_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1067_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1068_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1069_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1070_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1071_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1072_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1073_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1074_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1075_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1076_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1077_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1078_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1079_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1080_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1081_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1082_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1084_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1086_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1087_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1088_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1089_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1090_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1092_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1093_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1094_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1095_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1096_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1097_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1098_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1099_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1100_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1101_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1102_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1103_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1104_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1105_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1106_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1107_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1108_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1109_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1110_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1111_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1112_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1113_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1114_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1115_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1116_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1117_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1118_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1119_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1120_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1121_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1122_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1123_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1124_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1125_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1126_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1127_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1128_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1129_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1130_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1131_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1132_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1133_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1134_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1135_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1136_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1137_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1138_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1139_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1140_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1141_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1142_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1143_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1144_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1145_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1146_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1147_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1148_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1149_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1150_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1151_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1152_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1153_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1154_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1155_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1156_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1157_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1158_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1159_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1160_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1161_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1162_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1163_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1164_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1165_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1166_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1167_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1168_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1169_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1170_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1171_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1172_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1173_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1174_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1175_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1176_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1177_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1178_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1179_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1180_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1181_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1182_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1183_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1184_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1185_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1186_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1187_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1188_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1189_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1190_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1191_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1192_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1193_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1194_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1195_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1196_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1197_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1198_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1199_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1200_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1201_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1202_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1203_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1204_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1205_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1206_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1207_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1208_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1209_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1210_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1211_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1212_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1213_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1214_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1215_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1216_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1217_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1218_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1219_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1220_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1221_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1222_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1223_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1224_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1225_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1226_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1227_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1228_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1229_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1230_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1231_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1232_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1233_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1234_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1235_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1236_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1237_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1238_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1239_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1240_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1241_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1242_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1243_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1244_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1245_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1246_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1247_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1248_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1249_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1250_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1251_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1252_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1253_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1254_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1255_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1256_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1257_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1258_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1259_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1260_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1261_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1262_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1263_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1264_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1265_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1266_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1267_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1268_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1269_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1270_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1271_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1272_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1273_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1274_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1275_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1276_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1277_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1278_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1279_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1280_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1281_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1282_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1283_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1284_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1285_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1286_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1287_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1288_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1289_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1290_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1291_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1292_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1293_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1294_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1295_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1296_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1297_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1298_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1299_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1300_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1301_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1302_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1303_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1304_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1305_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1306_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1307_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1308_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1309_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1310_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1311_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1312_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1313_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1314_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1315_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1316_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1317_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1318_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1319_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1320_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1321_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1322_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1323_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1324_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1325_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1326_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1327_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1328_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1329_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1330_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1331_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1332_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1333_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1334_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1335_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1336_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1337_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1338_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1339_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1340_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1341_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1342_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1343_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1344_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1345_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1346_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1347_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1348_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1349_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1350_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1351_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1352_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1353_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1354_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1355_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1356_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1357_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1358_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1359_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1360_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1361_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [1:0] _1375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [2:0] _1377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:25.20-25.21" *)
  wire [3:0] _1378_;
  (* src = "src/corescore_0/rtl/corescore_gatemate.v:7.16-7.19" *)
  wire clk;
  (* hdlname = "clkgen i_clk" *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:4.15-4.20" *)
  wire \clkgen.i_clk ;
  (* hdlname = "clkgen i_rstn" *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:5.15-5.21" *)
  wire \clkgen.i_rstn ;
  (* hdlname = "clkgen o_rst_core" *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:7.16-7.26" *)
  wire \clkgen.o_rst_core ;
  (* hdlname = "clkgen rst_reg1" *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:10.5-10.13" *)
  wire \clkgen.rst_reg1 ;
  (* hdlname = "clkgen usr_pll_lock_1" *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:14.6-14.20" *)
  wire \clkgen.usr_pll_lock_1 ;
  (* hdlname = "corescorecore axis_mux arb_inst grant" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:49.37-49.42" *)
  wire [4:0] \corescorecore.axis_mux.arb_inst.grant ;
  (* hdlname = "corescorecore axis_mux arb_inst grant_encoded" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:51.37-51.50" *)
  wire [2:0] \corescorecore.axis_mux.arb_inst.grant_encoded ;
  (* hdlname = "corescorecore axis_mux arb_inst grant_valid" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:50.37-50.48" *)
  wire \corescorecore.axis_mux.arb_inst.grant_valid ;
  (* hdlname = "corescorecore axis_mux arb_inst mask_reg" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:77.17-77.25" *)
  wire [4:0] \corescorecore.axis_mux.arb_inst.mask_reg ;
  (* hdlname = "corescorecore axis_mux arb_inst masked_request_index" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:80.26-80.46" *)
  wire [2:0] \corescorecore.axis_mux.arb_inst.masked_request_index ;
  (* hdlname = "corescorecore axis_mux arb_inst masked_request_valid" *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:79.6-79.26" *)
  wire \corescorecore.axis_mux.arb_inst.masked_request_valid ;
  (* hdlname = "corescorecore axis_mux arb_inst priority_encoder_inst output_encoded" *)
  (* src = "src/verilog-axis_0-r3/rtl/priority_encoder.v:41.37-41.51" *)
  wire [2:0] \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded ;
  (* hdlname = "corescorecore axis_mux current_s_tdata" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:110.23-110.38" *)
  wire [7:0] \corescorecore.axis_mux.current_s_tdata ;
  (* hdlname = "corescorecore axis_mux m_axis_tdata" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:78.42-78.54" *)
  wire [7:0] \corescorecore.axis_mux.m_axis_tdata ;
  (* hdlname = "corescorecore axis_mux m_axis_tready" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:81.42-81.55" *)
  wire \corescorecore.axis_mux.m_axis_tready ;
  (* hdlname = "corescorecore axis_mux m_axis_tready_int_reg" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100.23-100.44" *)
  wire \corescorecore.axis_mux.m_axis_tready_int_reg ;
  (* hdlname = "corescorecore axis_mux m_axis_tvalid" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:80.42-80.55" *)
  wire \corescorecore.axis_mux.m_axis_tvalid ;
  (* hdlname = "corescorecore axis_mux s_axis_tdata" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:66.42-66.54" *)
  wire [39:0] \corescorecore.axis_mux.s_axis_tdata ;
  (* hdlname = "corescorecore axis_mux store_axis_int_to_temp" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:169.5-169.27" *)
  wire \corescorecore.axis_mux.store_axis_int_to_temp ;
  (* hdlname = "corescorecore axis_mux temp_m_axis_tdata_reg" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159.22-159.43" *)
  wire [7:0] \corescorecore.axis_mux.temp_m_axis_tdata_reg ;
  (* hdlname = "corescorecore axis_mux temp_m_axis_tvalid_reg" *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161.22-161.44" *)
  wire \corescorecore.axis_mux.temp_m_axis_tvalid_reg ;
  (* hdlname = "corescorecore core_0 o_tlast" *)
  (* src = "src/corescore_0/rtl/base.v:5.22-5.29" *)
  wire \corescorecore.core_0.o_tlast ;
  (* hdlname = "corescorecore core_0 o_tvalid" *)
  (* src = "src/corescore_0/rtl/base.v:6.22-6.30" *)
  wire \corescorecore.core_0.o_tvalid ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_cpu_dbus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:23.23-23.40" *)
  wire [31:0] \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_cpu_dbus_dat" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:24.23-24.40" *)
  wire [31:0] \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_cpu_dbus_sel" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:25.23-25.40" *)
  wire [3:0] \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_cpu_dbus_we" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:26.22-26.38" *)
  wire \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_cpu_ibus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:31.23-31.40" *)
  wire [31:0] \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_mem_ack" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:42.22-42.34" *)
  wire \corescorecore.core_0.serving.arbiter.i_wb_mem_ack ;
  (* hdlname = "corescorecore core_0 serving arbiter i_wb_mem_rdt" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:41.23-41.35" *)
  wire [31:0] \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt ;
  (* hdlname = "corescorecore core_0 serving cpu alu add_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:41.16-41.24" *)
  wire \corescorecore.core_0.serving.cpu.alu.add_cy_r ;
  (* hdlname = "corescorecore core_0 serving cpu alu b_inv_plus_1_cy" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:44.16-44.31" *)
  wire \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy ;
  (* hdlname = "corescorecore core_0 serving cpu alu b_inv_plus_1_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:45.16-45.33" *)
  wire \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r ;
  (* hdlname = "corescorecore core_0 serving cpu alu eq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:68.15-68.19" *)
  wire \corescorecore.core_0.serving.cpu.alu.eq_r ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_buf" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:12.20-12.25" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_buf ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_cnt_done" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:14.20-14.30" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_cnt_done ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:6.20-6.24" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_en ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_init" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:13.20-13.26" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_init ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_rs1" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:8.20-8.25" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_rs1 ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_sh_right" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:21.20-21.30" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_sh_right ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_sh_signed" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:22.20-22.31" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_sh_signed ;
  (* hdlname = "corescorecore core_0 serving cpu alu i_shamt_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:20.20-20.30" *)
  wire \corescorecore.core_0.serving.cpu.alu.i_shamt_en ;
  (* hdlname = "corescorecore core_0 serving cpu alu lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:66.15-66.19" *)
  wire \corescorecore.core_0.serving.cpu.alu.lt_r ;
  (* hdlname = "corescorecore core_0 serving cpu alu op_b" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:47.9-47.13" *)
  wire \corescorecore.core_0.serving.cpu.alu.op_b ;
  (* hdlname = "corescorecore core_0 serving cpu alu result_lt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:29.16-29.25" *)
  wire \corescorecore.core_0.serving.cpu.alu.result_lt ;
  (* hdlname = "corescorecore core_0 serving cpu alu result_lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:32.16-32.27" *)
  wire \corescorecore.core_0.serving.cpu.alu.result_lt_r ;
  (* hdlname = "corescorecore core_0 serving cpu alu shamt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:34.16-34.21" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.alu.shamt ;
  (* hdlname = "corescorecore core_0 serving cpu alu shamt_msb" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:35.16-35.25" *)
  wire \corescorecore.core_0.serving.cpu.alu.shamt_msb ;
  (* hdlname = "corescorecore core_0 serving cpu alu shamt_ser" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:37.16-37.25" *)
  wire \corescorecore.core_0.serving.cpu.alu.shamt_ser ;
  (* hdlname = "corescorecore core_0 serving cpu alu shift cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:15.19-15.22" *)
  wire [5:0] \corescorecore.core_0.serving.cpu.alu.shift.cnt ;
  (* hdlname = "corescorecore core_0 serving cpu alu shift signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:14.14-14.21" *)
  wire \corescorecore.core_0.serving.cpu.alu.shift.signbit ;
  (* hdlname = "corescorecore core_0 serving cpu alu shift wrapped" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:16.14-16.21" *)
  wire \corescorecore.core_0.serving.cpu.alu.shift.wrapped ;
  (* hdlname = "corescorecore core_0 serving cpu bufreg c_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:19.16-19.19" *)
  wire \corescorecore.core_0.serving.cpu.bufreg.c_r ;
  (* hdlname = "corescorecore core_0 serving cpu bufreg data" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:20.22-20.26" *)
  wire [31:0] \corescorecore.core_0.serving.cpu.bufreg.data ;
  (* hdlname = "corescorecore core_0 serving cpu bufreg o_lsb" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:14.23-14.28" *)
  wire [1:0] \corescorecore.core_0.serving.cpu.bufreg.o_lsb ;
  (* hdlname = "corescorecore core_0 serving cpu bufreg q" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:18.19-18.20" *)
  wire \corescorecore.core_0.serving.cpu.bufreg.q ;
  (* hdlname = "corescorecore core_0 serving cpu bufreg_hold" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:101.11-101.22" *)
  wire \corescorecore.core_0.serving.cpu.bufreg_hold ;
  (* hdlname = "corescorecore core_0 serving cpu csr_imm" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:138.11-138.18" *)
  wire \corescorecore.core_0.serving.cpu.csr_imm ;
  (* hdlname = "corescorecore core_0 serving cpu ctrl en_pc_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:31.15-31.22" *)
  wire \corescorecore.core_0.serving.cpu.ctrl.en_pc_r ;
  (* hdlname = "corescorecore core_0 serving cpu ctrl i_jump" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:12.22-12.28" *)
  wire \corescorecore.core_0.serving.cpu.ctrl.i_jump ;
  (* hdlname = "corescorecore core_0 serving cpu ctrl pc" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:42.15-42.17" *)
  wire \corescorecore.core_0.serving.cpu.ctrl.pc ;
  (* hdlname = "corescorecore core_0 serving cpu ctrl pc_plus_4_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:35.15-35.29" *)
  wire \corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r ;
  (* hdlname = "corescorecore core_0 serving cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:38.15-38.34" *)
  wire \corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "corescorecore core_0 serving cpu decode i_wb_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:9.21-9.28" *)
  wire \corescorecore.core_0.serving.cpu.decode.i_wb_en ;
  (* hdlname = "corescorecore core_0 serving cpu decode imm11_7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:181.15-181.22" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.imm11_7 ;
  (* hdlname = "corescorecore core_0 serving cpu decode imm19_12_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:177.15-177.26" *)
  wire [8:0] \corescorecore.core_0.serving.cpu.decode.imm19_12_20 ;
  (* hdlname = "corescorecore core_0 serving cpu decode imm24_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:180.15-180.23" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.imm24_20 ;
  (* hdlname = "corescorecore core_0 serving cpu decode imm30_25" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:179.15-179.23" *)
  wire [5:0] \corescorecore.core_0.serving.cpu.decode.imm30_25 ;
  (* hdlname = "corescorecore core_0 serving cpu decode imm7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:178.15-178.19" *)
  wire \corescorecore.core_0.serving.cpu.decode.imm7 ;
  (* hdlname = "corescorecore core_0 serving cpu decode m3" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:188.9-188.11" *)
  wire \corescorecore.core_0.serving.cpu.decode.m3 ;
  (* hdlname = "corescorecore core_0 serving cpu decode o_mem_half" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:45.22-45.32" *)
  wire \corescorecore.core_0.serving.cpu.decode.o_mem_half ;
  (* hdlname = "corescorecore core_0 serving cpu decode o_mem_word" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:44.22-44.32" *)
  wire \corescorecore.core_0.serving.cpu.decode.o_mem_word ;
  (* hdlname = "corescorecore core_0 serving cpu decode o_rf_rd_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:39.22-39.34" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr ;
  (* hdlname = "corescorecore core_0 serving cpu decode o_rf_rs1_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:40.22-40.35" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr ;
  (* hdlname = "corescorecore core_0 serving cpu decode o_rf_rs2_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:41.22-41.35" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr ;
  (* hdlname = "corescorecore core_0 serving cpu decode opcode" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:64.14-64.20" *)
  wire [4:0] \corescorecore.core_0.serving.cpu.decode.opcode ;
  (* hdlname = "corescorecore core_0 serving cpu decode signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:175.15-175.22" *)
  wire \corescorecore.core_0.serving.cpu.decode.signbit ;
  (* hdlname = "corescorecore core_0 serving cpu i_rf_ready" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:36.23-36.33" *)
  wire \corescorecore.core_0.serving.cpu.i_rf_ready ;
  (* hdlname = "corescorecore core_0 serving cpu mem_bytecnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:128.17-128.28" *)
  wire [1:0] \corescorecore.core_0.serving.cpu.mem_bytecnt ;
  (* hdlname = "corescorecore core_0 serving cpu mem_if dat_cur" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:30.11-30.18" *)
  wire \corescorecore.core_0.serving.cpu.mem_if.dat_cur ;
  (* hdlname = "corescorecore core_0 serving cpu mem_if dat_valid" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:36.9-36.18" *)
  wire \corescorecore.core_0.serving.cpu.mem_if.dat_valid ;
  (* hdlname = "corescorecore core_0 serving cpu mem_if signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:22.18-22.25" *)
  wire \corescorecore.core_0.serving.cpu.mem_if.signbit ;
  (* hdlname = "corescorecore core_0 serving cpu mem_if tmp" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.17-24.20" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \corescorecore.core_0.serving.cpu.mem_if.tmp ;
  (* hdlname = "corescorecore core_0 serving cpu o_wdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:41.24-41.32" *)
  wire \corescorecore.core_0.serving.cpu.o_wdata0 ;
  (* hdlname = "corescorecore core_0 serving cpu o_wen0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:39.24-39.30" *)
  wire \corescorecore.core_0.serving.cpu.o_wen0 ;
  (* hdlname = "corescorecore core_0 serving cpu state i_ctrl_misalign" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:33.21-33.36" *)
  wire \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ;
  (* hdlname = "corescorecore core_0 serving cpu state o_cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:48.14-48.19" *)
  wire [4:2] \corescorecore.core_0.serving.cpu.state.o_cnt ;
  (* hdlname = "corescorecore core_0 serving cpu state o_cnt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:49.14-49.21" *)
  wire [3:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r ;
  (* hdlname = "corescorecore core_0 serving cpu state stage_two_pending" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:72.9-72.26" *)
  wire \corescorecore.core_0.serving.cpu.state.stage_two_pending ;
  (* hdlname = "corescorecore core_0 serving cpu state stage_two_req" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:46.9-46.22" *)
  wire \corescorecore.core_0.serving.cpu.state.stage_two_req ;
  (* hdlname = "corescorecore core_0 serving i_wb_ack" *)
  (* src = "src/serving_1.0.2/serving/serving.v:33.22-33.30" *)
  wire \corescorecore.core_0.serving.i_wb_ack ;
  (* hdlname = "corescorecore core_0 serving raddr" *)
  (* src = "src/serving_1.0.2/serving/serving.v:76.24-76.29" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_0.serving.raddr ;
  (* hdlname = "corescorecore core_0 serving ram bsel" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:55.16-55.20" *)
  wire [1:0] \corescorecore.core_0.serving.ram.bsel ;
  (* hdlname = "corescorecore core_0 serving ram raddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:51.19-51.24" *)
  wire [7:0] \corescorecore.core_0.serving.ram.raddr ;
  (* hdlname = "corescorecore core_0 serving ram waddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:49.19-49.24" *)
  wire [7:0] \corescorecore.core_0.serving.ram.waddr ;
  (* hdlname = "corescorecore core_0 serving ram wb_en" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:41.11-41.16" *)
  wire \corescorecore.core_0.serving.ram.wb_en ;
  (* hdlname = "corescorecore core_0 serving ram wdata" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:50.17-50.22" *)
  wire [7:0] \corescorecore.core_0.serving.ram.wdata ;
  (* hdlname = "corescorecore core_0 serving ram we" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:45.12-45.14" *)
  wire \corescorecore.core_0.serving.ram.we ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if genblk1.wtrig0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:54.11-54.19" *)
  wire \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if o_waddr" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:25.37-25.44" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_0.serving.rf_ram_if.o_waddr ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:108.17-108.21" *)
  wire [4:0] \corescorecore.core_0.serving.rf_ram_if.rcnt ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:120.21-120.27" *)
  wire [7:0] \corescorecore.core_0.serving.rf_ram_if.rdata0 ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rdata1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:121.21-121.27" *)
  wire [6:0] \corescorecore.core_0.serving.rf_ram_if.rdata1 ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rgnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:31.15-31.19" *)
  wire \corescorecore.core_0.serving.rf_ram_if.rgnt ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:128.15-128.21" *)
  wire \corescorecore.core_0.serving.rf_ram_if.rreq_r ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:110.12-110.18" *)
  wire \corescorecore.core_0.serving.rf_ram_if.rtrig0 ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if rtrig1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:111.12-111.18" *)
  wire \corescorecore.core_0.serving.rf_ram_if.rtrig1 ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:38.20-38.24" *)
  wire [4:0] \corescorecore.core_0.serving.rf_ram_if.wcnt ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wdata0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:42.22-42.30" *)
  wire [6:0] \corescorecore.core_0.serving.rf_ram_if.wdata0_r ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wen0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:45.15-45.21" *)
  wire \corescorecore.core_0.serving.rf_ram_if.wen0_r ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wgo" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:39.15-39.18" *)
  wire \corescorecore.core_0.serving.rf_ram_if.wgo ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:74.15-74.21" *)
  wire \corescorecore.core_0.serving.rf_ram_if.wreq_r ;
  (* hdlname = "corescorecore core_0 serving rf_ram_if wtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:47.15-47.21" *)
  wire \corescorecore.core_0.serving.rf_ram_if.wtrig0 ;
  (* hdlname = "corescorecore core_1 o_tlast" *)
  (* src = "src/corescore_0/rtl/base.v:5.22-5.29" *)
  wire \corescorecore.core_1.o_tlast ;
  (* hdlname = "corescorecore core_1 o_tvalid" *)
  (* src = "src/corescore_0/rtl/base.v:6.22-6.30" *)
  wire \corescorecore.core_1.o_tvalid ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_cpu_dbus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:23.23-23.40" *)
  wire [31:0] \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_cpu_dbus_dat" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:24.23-24.40" *)
  wire [31:0] \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_cpu_dbus_sel" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:25.23-25.40" *)
  wire [3:0] \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_cpu_dbus_we" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:26.22-26.38" *)
  wire \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_cpu_ibus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:31.23-31.40" *)
  wire [31:0] \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_mem_ack" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:42.22-42.34" *)
  wire \corescorecore.core_1.serving.arbiter.i_wb_mem_ack ;
  (* hdlname = "corescorecore core_1 serving arbiter i_wb_mem_rdt" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:41.23-41.35" *)
  wire [31:0] \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt ;
  (* hdlname = "corescorecore core_1 serving cpu alu add_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:41.16-41.24" *)
  wire \corescorecore.core_1.serving.cpu.alu.add_cy_r ;
  (* hdlname = "corescorecore core_1 serving cpu alu b_inv_plus_1_cy" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:44.16-44.31" *)
  wire \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy ;
  (* hdlname = "corescorecore core_1 serving cpu alu b_inv_plus_1_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:45.16-45.33" *)
  wire \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r ;
  (* hdlname = "corescorecore core_1 serving cpu alu eq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:68.15-68.19" *)
  wire \corescorecore.core_1.serving.cpu.alu.eq_r ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_buf" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:12.20-12.25" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_buf ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_cnt_done" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:14.20-14.30" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_cnt_done ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:6.20-6.24" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_en ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_init" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:13.20-13.26" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_init ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_rs1" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:8.20-8.25" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_rs1 ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_sh_right" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:21.20-21.30" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_sh_right ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_sh_signed" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:22.20-22.31" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_sh_signed ;
  (* hdlname = "corescorecore core_1 serving cpu alu i_shamt_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:20.20-20.30" *)
  wire \corescorecore.core_1.serving.cpu.alu.i_shamt_en ;
  (* hdlname = "corescorecore core_1 serving cpu alu lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:66.15-66.19" *)
  wire \corescorecore.core_1.serving.cpu.alu.lt_r ;
  (* hdlname = "corescorecore core_1 serving cpu alu op_b" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:47.9-47.13" *)
  wire \corescorecore.core_1.serving.cpu.alu.op_b ;
  (* hdlname = "corescorecore core_1 serving cpu alu result_lt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:29.16-29.25" *)
  wire \corescorecore.core_1.serving.cpu.alu.result_lt ;
  (* hdlname = "corescorecore core_1 serving cpu alu result_lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:32.16-32.27" *)
  wire \corescorecore.core_1.serving.cpu.alu.result_lt_r ;
  (* hdlname = "corescorecore core_1 serving cpu alu shamt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:34.16-34.21" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.alu.shamt ;
  (* hdlname = "corescorecore core_1 serving cpu alu shamt_msb" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:35.16-35.25" *)
  wire \corescorecore.core_1.serving.cpu.alu.shamt_msb ;
  (* hdlname = "corescorecore core_1 serving cpu alu shamt_ser" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:37.16-37.25" *)
  wire \corescorecore.core_1.serving.cpu.alu.shamt_ser ;
  (* hdlname = "corescorecore core_1 serving cpu alu shift cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:15.19-15.22" *)
  wire [5:0] \corescorecore.core_1.serving.cpu.alu.shift.cnt ;
  (* hdlname = "corescorecore core_1 serving cpu alu shift signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:14.14-14.21" *)
  wire \corescorecore.core_1.serving.cpu.alu.shift.signbit ;
  (* hdlname = "corescorecore core_1 serving cpu alu shift wrapped" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:16.14-16.21" *)
  wire \corescorecore.core_1.serving.cpu.alu.shift.wrapped ;
  (* hdlname = "corescorecore core_1 serving cpu bufreg c_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:19.16-19.19" *)
  wire \corescorecore.core_1.serving.cpu.bufreg.c_r ;
  (* hdlname = "corescorecore core_1 serving cpu bufreg data" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:20.22-20.26" *)
  wire [31:0] \corescorecore.core_1.serving.cpu.bufreg.data ;
  (* hdlname = "corescorecore core_1 serving cpu bufreg o_lsb" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:14.23-14.28" *)
  wire [1:0] \corescorecore.core_1.serving.cpu.bufreg.o_lsb ;
  (* hdlname = "corescorecore core_1 serving cpu bufreg q" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:18.19-18.20" *)
  wire \corescorecore.core_1.serving.cpu.bufreg.q ;
  (* hdlname = "corescorecore core_1 serving cpu bufreg_hold" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:101.11-101.22" *)
  wire \corescorecore.core_1.serving.cpu.bufreg_hold ;
  (* hdlname = "corescorecore core_1 serving cpu csr_imm" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:138.11-138.18" *)
  wire \corescorecore.core_1.serving.cpu.csr_imm ;
  (* hdlname = "corescorecore core_1 serving cpu ctrl en_pc_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:31.15-31.22" *)
  wire \corescorecore.core_1.serving.cpu.ctrl.en_pc_r ;
  (* hdlname = "corescorecore core_1 serving cpu ctrl i_jump" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:12.22-12.28" *)
  wire \corescorecore.core_1.serving.cpu.ctrl.i_jump ;
  (* hdlname = "corescorecore core_1 serving cpu ctrl pc" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:42.15-42.17" *)
  wire \corescorecore.core_1.serving.cpu.ctrl.pc ;
  (* hdlname = "corescorecore core_1 serving cpu ctrl pc_plus_4_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:35.15-35.29" *)
  wire \corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r ;
  (* hdlname = "corescorecore core_1 serving cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:38.15-38.34" *)
  wire \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "corescorecore core_1 serving cpu decode i_wb_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:9.21-9.28" *)
  wire \corescorecore.core_1.serving.cpu.decode.i_wb_en ;
  (* hdlname = "corescorecore core_1 serving cpu decode imm11_7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:181.15-181.22" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.imm11_7 ;
  (* hdlname = "corescorecore core_1 serving cpu decode imm19_12_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:177.15-177.26" *)
  wire [8:0] \corescorecore.core_1.serving.cpu.decode.imm19_12_20 ;
  (* hdlname = "corescorecore core_1 serving cpu decode imm24_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:180.15-180.23" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.imm24_20 ;
  (* hdlname = "corescorecore core_1 serving cpu decode imm30_25" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:179.15-179.23" *)
  wire [5:0] \corescorecore.core_1.serving.cpu.decode.imm30_25 ;
  (* hdlname = "corescorecore core_1 serving cpu decode imm7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:178.15-178.19" *)
  wire \corescorecore.core_1.serving.cpu.decode.imm7 ;
  (* hdlname = "corescorecore core_1 serving cpu decode m3" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:188.9-188.11" *)
  wire \corescorecore.core_1.serving.cpu.decode.m3 ;
  (* hdlname = "corescorecore core_1 serving cpu decode o_mem_half" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:45.22-45.32" *)
  wire \corescorecore.core_1.serving.cpu.decode.o_mem_half ;
  (* hdlname = "corescorecore core_1 serving cpu decode o_mem_word" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:44.22-44.32" *)
  wire \corescorecore.core_1.serving.cpu.decode.o_mem_word ;
  (* hdlname = "corescorecore core_1 serving cpu decode o_rf_rd_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:39.22-39.34" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr ;
  (* hdlname = "corescorecore core_1 serving cpu decode o_rf_rs1_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:40.22-40.35" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr ;
  (* hdlname = "corescorecore core_1 serving cpu decode o_rf_rs2_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:41.22-41.35" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr ;
  (* hdlname = "corescorecore core_1 serving cpu decode opcode" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:64.14-64.20" *)
  wire [4:0] \corescorecore.core_1.serving.cpu.decode.opcode ;
  (* hdlname = "corescorecore core_1 serving cpu decode signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:175.15-175.22" *)
  wire \corescorecore.core_1.serving.cpu.decode.signbit ;
  (* hdlname = "corescorecore core_1 serving cpu i_rf_ready" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:36.23-36.33" *)
  wire \corescorecore.core_1.serving.cpu.i_rf_ready ;
  (* hdlname = "corescorecore core_1 serving cpu mem_bytecnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:128.17-128.28" *)
  wire [1:0] \corescorecore.core_1.serving.cpu.mem_bytecnt ;
  (* hdlname = "corescorecore core_1 serving cpu mem_if dat_cur" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:30.11-30.18" *)
  wire \corescorecore.core_1.serving.cpu.mem_if.dat_cur ;
  (* hdlname = "corescorecore core_1 serving cpu mem_if dat_valid" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:36.9-36.18" *)
  wire \corescorecore.core_1.serving.cpu.mem_if.dat_valid ;
  (* hdlname = "corescorecore core_1 serving cpu mem_if signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:22.18-22.25" *)
  wire \corescorecore.core_1.serving.cpu.mem_if.signbit ;
  (* hdlname = "corescorecore core_1 serving cpu mem_if tmp" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.17-24.20" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \corescorecore.core_1.serving.cpu.mem_if.tmp ;
  (* hdlname = "corescorecore core_1 serving cpu o_wdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:41.24-41.32" *)
  wire \corescorecore.core_1.serving.cpu.o_wdata0 ;
  (* hdlname = "corescorecore core_1 serving cpu o_wen0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:39.24-39.30" *)
  wire \corescorecore.core_1.serving.cpu.o_wen0 ;
  (* hdlname = "corescorecore core_1 serving cpu state i_ctrl_misalign" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:33.21-33.36" *)
  wire \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ;
  (* hdlname = "corescorecore core_1 serving cpu state o_cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:48.14-48.19" *)
  wire [4:2] \corescorecore.core_1.serving.cpu.state.o_cnt ;
  (* hdlname = "corescorecore core_1 serving cpu state o_cnt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:49.14-49.21" *)
  wire [3:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r ;
  (* hdlname = "corescorecore core_1 serving cpu state stage_two_pending" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:72.9-72.26" *)
  wire \corescorecore.core_1.serving.cpu.state.stage_two_pending ;
  (* hdlname = "corescorecore core_1 serving cpu state stage_two_req" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:46.9-46.22" *)
  wire \corescorecore.core_1.serving.cpu.state.stage_two_req ;
  (* hdlname = "corescorecore core_1 serving i_wb_ack" *)
  (* src = "src/serving_1.0.2/serving/serving.v:33.22-33.30" *)
  wire \corescorecore.core_1.serving.i_wb_ack ;
  (* hdlname = "corescorecore core_1 serving raddr" *)
  (* src = "src/serving_1.0.2/serving/serving.v:76.24-76.29" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_1.serving.raddr ;
  (* hdlname = "corescorecore core_1 serving ram bsel" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:55.16-55.20" *)
  wire [1:0] \corescorecore.core_1.serving.ram.bsel ;
  (* hdlname = "corescorecore core_1 serving ram raddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:51.19-51.24" *)
  wire [7:0] \corescorecore.core_1.serving.ram.raddr ;
  (* hdlname = "corescorecore core_1 serving ram waddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:49.19-49.24" *)
  wire [7:0] \corescorecore.core_1.serving.ram.waddr ;
  (* hdlname = "corescorecore core_1 serving ram wb_en" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:41.11-41.16" *)
  wire \corescorecore.core_1.serving.ram.wb_en ;
  (* hdlname = "corescorecore core_1 serving ram wdata" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:50.17-50.22" *)
  wire [7:0] \corescorecore.core_1.serving.ram.wdata ;
  (* hdlname = "corescorecore core_1 serving ram we" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:45.12-45.14" *)
  wire \corescorecore.core_1.serving.ram.we ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if genblk1.wtrig0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:54.11-54.19" *)
  wire \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if o_waddr" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:25.37-25.44" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_1.serving.rf_ram_if.o_waddr ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:108.17-108.21" *)
  wire [4:0] \corescorecore.core_1.serving.rf_ram_if.rcnt ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:120.21-120.27" *)
  wire [7:0] \corescorecore.core_1.serving.rf_ram_if.rdata0 ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rdata1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:121.21-121.27" *)
  wire [6:0] \corescorecore.core_1.serving.rf_ram_if.rdata1 ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rgnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:31.15-31.19" *)
  wire \corescorecore.core_1.serving.rf_ram_if.rgnt ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:128.15-128.21" *)
  wire \corescorecore.core_1.serving.rf_ram_if.rreq_r ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:110.12-110.18" *)
  wire \corescorecore.core_1.serving.rf_ram_if.rtrig0 ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if rtrig1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:111.12-111.18" *)
  wire \corescorecore.core_1.serving.rf_ram_if.rtrig1 ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:38.20-38.24" *)
  wire [4:0] \corescorecore.core_1.serving.rf_ram_if.wcnt ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wdata0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:42.22-42.30" *)
  wire [6:0] \corescorecore.core_1.serving.rf_ram_if.wdata0_r ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wen0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:45.15-45.21" *)
  wire \corescorecore.core_1.serving.rf_ram_if.wen0_r ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wgo" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:39.15-39.18" *)
  wire \corescorecore.core_1.serving.rf_ram_if.wgo ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:74.15-74.21" *)
  wire \corescorecore.core_1.serving.rf_ram_if.wreq_r ;
  (* hdlname = "corescorecore core_1 serving rf_ram_if wtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:47.15-47.21" *)
  wire \corescorecore.core_1.serving.rf_ram_if.wtrig0 ;
  (* hdlname = "corescorecore core_2 o_tlast" *)
  (* src = "src/corescore_0/rtl/base.v:5.22-5.29" *)
  wire \corescorecore.core_2.o_tlast ;
  (* hdlname = "corescorecore core_2 o_tvalid" *)
  (* src = "src/corescore_0/rtl/base.v:6.22-6.30" *)
  wire \corescorecore.core_2.o_tvalid ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_cpu_dbus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:23.23-23.40" *)
  wire [31:0] \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_cpu_dbus_dat" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:24.23-24.40" *)
  wire [31:0] \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_cpu_dbus_sel" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:25.23-25.40" *)
  wire [3:0] \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_cpu_dbus_we" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:26.22-26.38" *)
  wire \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_cpu_ibus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:31.23-31.40" *)
  wire [31:0] \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_mem_ack" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:42.22-42.34" *)
  wire \corescorecore.core_2.serving.arbiter.i_wb_mem_ack ;
  (* hdlname = "corescorecore core_2 serving arbiter i_wb_mem_rdt" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:41.23-41.35" *)
  wire [31:0] \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt ;
  (* hdlname = "corescorecore core_2 serving cpu alu add_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:41.16-41.24" *)
  wire \corescorecore.core_2.serving.cpu.alu.add_cy_r ;
  (* hdlname = "corescorecore core_2 serving cpu alu b_inv_plus_1_cy" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:44.16-44.31" *)
  wire \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy ;
  (* hdlname = "corescorecore core_2 serving cpu alu b_inv_plus_1_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:45.16-45.33" *)
  wire \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r ;
  (* hdlname = "corescorecore core_2 serving cpu alu eq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:68.15-68.19" *)
  wire \corescorecore.core_2.serving.cpu.alu.eq_r ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_buf" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:12.20-12.25" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_buf ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_cnt_done" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:14.20-14.30" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_cnt_done ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:6.20-6.24" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_en ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_init" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:13.20-13.26" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_init ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_rs1" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:8.20-8.25" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_rs1 ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_sh_right" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:21.20-21.30" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_sh_right ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_sh_signed" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:22.20-22.31" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_sh_signed ;
  (* hdlname = "corescorecore core_2 serving cpu alu i_shamt_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:20.20-20.30" *)
  wire \corescorecore.core_2.serving.cpu.alu.i_shamt_en ;
  (* hdlname = "corescorecore core_2 serving cpu alu lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:66.15-66.19" *)
  wire \corescorecore.core_2.serving.cpu.alu.lt_r ;
  (* hdlname = "corescorecore core_2 serving cpu alu op_b" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:47.9-47.13" *)
  wire \corescorecore.core_2.serving.cpu.alu.op_b ;
  (* hdlname = "corescorecore core_2 serving cpu alu result_lt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:29.16-29.25" *)
  wire \corescorecore.core_2.serving.cpu.alu.result_lt ;
  (* hdlname = "corescorecore core_2 serving cpu alu result_lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:32.16-32.27" *)
  wire \corescorecore.core_2.serving.cpu.alu.result_lt_r ;
  (* hdlname = "corescorecore core_2 serving cpu alu shamt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:34.16-34.21" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.alu.shamt ;
  (* hdlname = "corescorecore core_2 serving cpu alu shamt_msb" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:35.16-35.25" *)
  wire \corescorecore.core_2.serving.cpu.alu.shamt_msb ;
  (* hdlname = "corescorecore core_2 serving cpu alu shamt_ser" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:37.16-37.25" *)
  wire \corescorecore.core_2.serving.cpu.alu.shamt_ser ;
  (* hdlname = "corescorecore core_2 serving cpu alu shift cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:15.19-15.22" *)
  wire [5:0] \corescorecore.core_2.serving.cpu.alu.shift.cnt ;
  (* hdlname = "corescorecore core_2 serving cpu alu shift signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:14.14-14.21" *)
  wire \corescorecore.core_2.serving.cpu.alu.shift.signbit ;
  (* hdlname = "corescorecore core_2 serving cpu alu shift wrapped" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:16.14-16.21" *)
  wire \corescorecore.core_2.serving.cpu.alu.shift.wrapped ;
  (* hdlname = "corescorecore core_2 serving cpu bufreg c_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:19.16-19.19" *)
  wire \corescorecore.core_2.serving.cpu.bufreg.c_r ;
  (* hdlname = "corescorecore core_2 serving cpu bufreg data" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:20.22-20.26" *)
  wire [31:0] \corescorecore.core_2.serving.cpu.bufreg.data ;
  (* hdlname = "corescorecore core_2 serving cpu bufreg o_lsb" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:14.23-14.28" *)
  wire [1:0] \corescorecore.core_2.serving.cpu.bufreg.o_lsb ;
  (* hdlname = "corescorecore core_2 serving cpu bufreg q" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:18.19-18.20" *)
  wire \corescorecore.core_2.serving.cpu.bufreg.q ;
  (* hdlname = "corescorecore core_2 serving cpu bufreg_hold" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:101.11-101.22" *)
  wire \corescorecore.core_2.serving.cpu.bufreg_hold ;
  (* hdlname = "corescorecore core_2 serving cpu csr_imm" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:138.11-138.18" *)
  wire \corescorecore.core_2.serving.cpu.csr_imm ;
  (* hdlname = "corescorecore core_2 serving cpu ctrl en_pc_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:31.15-31.22" *)
  wire \corescorecore.core_2.serving.cpu.ctrl.en_pc_r ;
  (* hdlname = "corescorecore core_2 serving cpu ctrl i_jump" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:12.22-12.28" *)
  wire \corescorecore.core_2.serving.cpu.ctrl.i_jump ;
  (* hdlname = "corescorecore core_2 serving cpu ctrl pc" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:42.15-42.17" *)
  wire \corescorecore.core_2.serving.cpu.ctrl.pc ;
  (* hdlname = "corescorecore core_2 serving cpu ctrl pc_plus_4_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:35.15-35.29" *)
  wire \corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r ;
  (* hdlname = "corescorecore core_2 serving cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:38.15-38.34" *)
  wire \corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "corescorecore core_2 serving cpu decode i_wb_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:9.21-9.28" *)
  wire \corescorecore.core_2.serving.cpu.decode.i_wb_en ;
  (* hdlname = "corescorecore core_2 serving cpu decode imm11_7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:181.15-181.22" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.imm11_7 ;
  (* hdlname = "corescorecore core_2 serving cpu decode imm19_12_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:177.15-177.26" *)
  wire [8:0] \corescorecore.core_2.serving.cpu.decode.imm19_12_20 ;
  (* hdlname = "corescorecore core_2 serving cpu decode imm24_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:180.15-180.23" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.imm24_20 ;
  (* hdlname = "corescorecore core_2 serving cpu decode imm30_25" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:179.15-179.23" *)
  wire [5:0] \corescorecore.core_2.serving.cpu.decode.imm30_25 ;
  (* hdlname = "corescorecore core_2 serving cpu decode imm7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:178.15-178.19" *)
  wire \corescorecore.core_2.serving.cpu.decode.imm7 ;
  (* hdlname = "corescorecore core_2 serving cpu decode m3" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:188.9-188.11" *)
  wire \corescorecore.core_2.serving.cpu.decode.m3 ;
  (* hdlname = "corescorecore core_2 serving cpu decode o_mem_half" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:45.22-45.32" *)
  wire \corescorecore.core_2.serving.cpu.decode.o_mem_half ;
  (* hdlname = "corescorecore core_2 serving cpu decode o_mem_word" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:44.22-44.32" *)
  wire \corescorecore.core_2.serving.cpu.decode.o_mem_word ;
  (* hdlname = "corescorecore core_2 serving cpu decode o_rf_rd_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:39.22-39.34" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr ;
  (* hdlname = "corescorecore core_2 serving cpu decode o_rf_rs1_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:40.22-40.35" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr ;
  (* hdlname = "corescorecore core_2 serving cpu decode o_rf_rs2_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:41.22-41.35" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr ;
  (* hdlname = "corescorecore core_2 serving cpu decode opcode" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:64.14-64.20" *)
  wire [4:0] \corescorecore.core_2.serving.cpu.decode.opcode ;
  (* hdlname = "corescorecore core_2 serving cpu decode signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:175.15-175.22" *)
  wire \corescorecore.core_2.serving.cpu.decode.signbit ;
  (* hdlname = "corescorecore core_2 serving cpu i_rf_ready" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:36.23-36.33" *)
  wire \corescorecore.core_2.serving.cpu.i_rf_ready ;
  (* hdlname = "corescorecore core_2 serving cpu mem_bytecnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:128.17-128.28" *)
  wire [1:0] \corescorecore.core_2.serving.cpu.mem_bytecnt ;
  (* hdlname = "corescorecore core_2 serving cpu mem_if dat_cur" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:30.11-30.18" *)
  wire \corescorecore.core_2.serving.cpu.mem_if.dat_cur ;
  (* hdlname = "corescorecore core_2 serving cpu mem_if dat_valid" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:36.9-36.18" *)
  wire \corescorecore.core_2.serving.cpu.mem_if.dat_valid ;
  (* hdlname = "corescorecore core_2 serving cpu mem_if signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:22.18-22.25" *)
  wire \corescorecore.core_2.serving.cpu.mem_if.signbit ;
  (* hdlname = "corescorecore core_2 serving cpu mem_if tmp" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.17-24.20" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \corescorecore.core_2.serving.cpu.mem_if.tmp ;
  (* hdlname = "corescorecore core_2 serving cpu o_wdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:41.24-41.32" *)
  wire \corescorecore.core_2.serving.cpu.o_wdata0 ;
  (* hdlname = "corescorecore core_2 serving cpu o_wen0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:39.24-39.30" *)
  wire \corescorecore.core_2.serving.cpu.o_wen0 ;
  (* hdlname = "corescorecore core_2 serving cpu state i_ctrl_misalign" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:33.21-33.36" *)
  wire \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ;
  (* hdlname = "corescorecore core_2 serving cpu state o_cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:48.14-48.19" *)
  wire [4:2] \corescorecore.core_2.serving.cpu.state.o_cnt ;
  (* hdlname = "corescorecore core_2 serving cpu state o_cnt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:49.14-49.21" *)
  wire [3:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r ;
  (* hdlname = "corescorecore core_2 serving cpu state stage_two_pending" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:72.9-72.26" *)
  wire \corescorecore.core_2.serving.cpu.state.stage_two_pending ;
  (* hdlname = "corescorecore core_2 serving cpu state stage_two_req" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:46.9-46.22" *)
  wire \corescorecore.core_2.serving.cpu.state.stage_two_req ;
  (* hdlname = "corescorecore core_2 serving i_wb_ack" *)
  (* src = "src/serving_1.0.2/serving/serving.v:33.22-33.30" *)
  wire \corescorecore.core_2.serving.i_wb_ack ;
  (* hdlname = "corescorecore core_2 serving raddr" *)
  (* src = "src/serving_1.0.2/serving/serving.v:76.24-76.29" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_2.serving.raddr ;
  (* hdlname = "corescorecore core_2 serving ram bsel" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:55.16-55.20" *)
  wire [1:0] \corescorecore.core_2.serving.ram.bsel ;
  (* hdlname = "corescorecore core_2 serving ram raddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:51.19-51.24" *)
  wire [7:0] \corescorecore.core_2.serving.ram.raddr ;
  (* hdlname = "corescorecore core_2 serving ram waddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:49.19-49.24" *)
  wire [7:0] \corescorecore.core_2.serving.ram.waddr ;
  (* hdlname = "corescorecore core_2 serving ram wb_en" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:41.11-41.16" *)
  wire \corescorecore.core_2.serving.ram.wb_en ;
  (* hdlname = "corescorecore core_2 serving ram wdata" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:50.17-50.22" *)
  wire [7:0] \corescorecore.core_2.serving.ram.wdata ;
  (* hdlname = "corescorecore core_2 serving ram we" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:45.12-45.14" *)
  wire \corescorecore.core_2.serving.ram.we ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if genblk1.wtrig0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:54.11-54.19" *)
  wire \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if o_waddr" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:25.37-25.44" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_2.serving.rf_ram_if.o_waddr ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:108.17-108.21" *)
  wire [4:0] \corescorecore.core_2.serving.rf_ram_if.rcnt ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:120.21-120.27" *)
  wire [7:0] \corescorecore.core_2.serving.rf_ram_if.rdata0 ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rdata1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:121.21-121.27" *)
  wire [6:0] \corescorecore.core_2.serving.rf_ram_if.rdata1 ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rgnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:31.15-31.19" *)
  wire \corescorecore.core_2.serving.rf_ram_if.rgnt ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:128.15-128.21" *)
  wire \corescorecore.core_2.serving.rf_ram_if.rreq_r ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:110.12-110.18" *)
  wire \corescorecore.core_2.serving.rf_ram_if.rtrig0 ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if rtrig1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:111.12-111.18" *)
  wire \corescorecore.core_2.serving.rf_ram_if.rtrig1 ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:38.20-38.24" *)
  wire [4:0] \corescorecore.core_2.serving.rf_ram_if.wcnt ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wdata0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:42.22-42.30" *)
  wire [6:0] \corescorecore.core_2.serving.rf_ram_if.wdata0_r ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wen0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:45.15-45.21" *)
  wire \corescorecore.core_2.serving.rf_ram_if.wen0_r ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wgo" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:39.15-39.18" *)
  wire \corescorecore.core_2.serving.rf_ram_if.wgo ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:74.15-74.21" *)
  wire \corescorecore.core_2.serving.rf_ram_if.wreq_r ;
  (* hdlname = "corescorecore core_2 serving rf_ram_if wtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:47.15-47.21" *)
  wire \corescorecore.core_2.serving.rf_ram_if.wtrig0 ;
  (* hdlname = "corescorecore core_3 o_tlast" *)
  (* src = "src/corescore_0/rtl/base.v:5.22-5.29" *)
  wire \corescorecore.core_3.o_tlast ;
  (* hdlname = "corescorecore core_3 o_tvalid" *)
  (* src = "src/corescore_0/rtl/base.v:6.22-6.30" *)
  wire \corescorecore.core_3.o_tvalid ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_cpu_dbus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:23.23-23.40" *)
  wire [31:0] \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_cpu_dbus_dat" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:24.23-24.40" *)
  wire [31:0] \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_cpu_dbus_sel" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:25.23-25.40" *)
  wire [3:0] \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_cpu_dbus_we" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:26.22-26.38" *)
  wire \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_cpu_ibus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:31.23-31.40" *)
  wire [31:0] \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_mem_ack" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:42.22-42.34" *)
  wire \corescorecore.core_3.serving.arbiter.i_wb_mem_ack ;
  (* hdlname = "corescorecore core_3 serving arbiter i_wb_mem_rdt" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:41.23-41.35" *)
  wire [31:0] \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt ;
  (* hdlname = "corescorecore core_3 serving cpu alu add_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:41.16-41.24" *)
  wire \corescorecore.core_3.serving.cpu.alu.add_cy_r ;
  (* hdlname = "corescorecore core_3 serving cpu alu b_inv_plus_1_cy" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:44.16-44.31" *)
  wire \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy ;
  (* hdlname = "corescorecore core_3 serving cpu alu b_inv_plus_1_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:45.16-45.33" *)
  wire \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r ;
  (* hdlname = "corescorecore core_3 serving cpu alu eq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:68.15-68.19" *)
  wire \corescorecore.core_3.serving.cpu.alu.eq_r ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_buf" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:12.20-12.25" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_buf ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_cnt_done" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:14.20-14.30" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_cnt_done ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:6.20-6.24" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_en ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_init" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:13.20-13.26" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_init ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_rs1" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:8.20-8.25" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_rs1 ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_sh_right" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:21.20-21.30" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_sh_right ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_sh_signed" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:22.20-22.31" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_sh_signed ;
  (* hdlname = "corescorecore core_3 serving cpu alu i_shamt_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:20.20-20.30" *)
  wire \corescorecore.core_3.serving.cpu.alu.i_shamt_en ;
  (* hdlname = "corescorecore core_3 serving cpu alu lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:66.15-66.19" *)
  wire \corescorecore.core_3.serving.cpu.alu.lt_r ;
  (* hdlname = "corescorecore core_3 serving cpu alu op_b" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:47.9-47.13" *)
  wire \corescorecore.core_3.serving.cpu.alu.op_b ;
  (* hdlname = "corescorecore core_3 serving cpu alu result_lt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:29.16-29.25" *)
  wire \corescorecore.core_3.serving.cpu.alu.result_lt ;
  (* hdlname = "corescorecore core_3 serving cpu alu result_lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:32.16-32.27" *)
  wire \corescorecore.core_3.serving.cpu.alu.result_lt_r ;
  (* hdlname = "corescorecore core_3 serving cpu alu shamt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:34.16-34.21" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.alu.shamt ;
  (* hdlname = "corescorecore core_3 serving cpu alu shamt_msb" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:35.16-35.25" *)
  wire \corescorecore.core_3.serving.cpu.alu.shamt_msb ;
  (* hdlname = "corescorecore core_3 serving cpu alu shamt_ser" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:37.16-37.25" *)
  wire \corescorecore.core_3.serving.cpu.alu.shamt_ser ;
  (* hdlname = "corescorecore core_3 serving cpu alu shift cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:15.19-15.22" *)
  wire [5:0] \corescorecore.core_3.serving.cpu.alu.shift.cnt ;
  (* hdlname = "corescorecore core_3 serving cpu alu shift signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:14.14-14.21" *)
  wire \corescorecore.core_3.serving.cpu.alu.shift.signbit ;
  (* hdlname = "corescorecore core_3 serving cpu alu shift wrapped" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:16.14-16.21" *)
  wire \corescorecore.core_3.serving.cpu.alu.shift.wrapped ;
  (* hdlname = "corescorecore core_3 serving cpu bufreg c_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:19.16-19.19" *)
  wire \corescorecore.core_3.serving.cpu.bufreg.c_r ;
  (* hdlname = "corescorecore core_3 serving cpu bufreg data" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:20.22-20.26" *)
  wire [31:0] \corescorecore.core_3.serving.cpu.bufreg.data ;
  (* hdlname = "corescorecore core_3 serving cpu bufreg o_lsb" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:14.23-14.28" *)
  wire [1:0] \corescorecore.core_3.serving.cpu.bufreg.o_lsb ;
  (* hdlname = "corescorecore core_3 serving cpu bufreg q" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:18.19-18.20" *)
  wire \corescorecore.core_3.serving.cpu.bufreg.q ;
  (* hdlname = "corescorecore core_3 serving cpu bufreg_hold" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:101.11-101.22" *)
  wire \corescorecore.core_3.serving.cpu.bufreg_hold ;
  (* hdlname = "corescorecore core_3 serving cpu csr_imm" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:138.11-138.18" *)
  wire \corescorecore.core_3.serving.cpu.csr_imm ;
  (* hdlname = "corescorecore core_3 serving cpu ctrl en_pc_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:31.15-31.22" *)
  wire \corescorecore.core_3.serving.cpu.ctrl.en_pc_r ;
  (* hdlname = "corescorecore core_3 serving cpu ctrl i_jump" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:12.22-12.28" *)
  wire \corescorecore.core_3.serving.cpu.ctrl.i_jump ;
  (* hdlname = "corescorecore core_3 serving cpu ctrl pc" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:42.15-42.17" *)
  wire \corescorecore.core_3.serving.cpu.ctrl.pc ;
  (* hdlname = "corescorecore core_3 serving cpu ctrl pc_plus_4_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:35.15-35.29" *)
  wire \corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r ;
  (* hdlname = "corescorecore core_3 serving cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:38.15-38.34" *)
  wire \corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "corescorecore core_3 serving cpu decode i_wb_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:9.21-9.28" *)
  wire \corescorecore.core_3.serving.cpu.decode.i_wb_en ;
  (* hdlname = "corescorecore core_3 serving cpu decode imm11_7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:181.15-181.22" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.imm11_7 ;
  (* hdlname = "corescorecore core_3 serving cpu decode imm19_12_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:177.15-177.26" *)
  wire [8:0] \corescorecore.core_3.serving.cpu.decode.imm19_12_20 ;
  (* hdlname = "corescorecore core_3 serving cpu decode imm24_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:180.15-180.23" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.imm24_20 ;
  (* hdlname = "corescorecore core_3 serving cpu decode imm30_25" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:179.15-179.23" *)
  wire [5:0] \corescorecore.core_3.serving.cpu.decode.imm30_25 ;
  (* hdlname = "corescorecore core_3 serving cpu decode imm7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:178.15-178.19" *)
  wire \corescorecore.core_3.serving.cpu.decode.imm7 ;
  (* hdlname = "corescorecore core_3 serving cpu decode m3" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:188.9-188.11" *)
  wire \corescorecore.core_3.serving.cpu.decode.m3 ;
  (* hdlname = "corescorecore core_3 serving cpu decode o_mem_half" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:45.22-45.32" *)
  wire \corescorecore.core_3.serving.cpu.decode.o_mem_half ;
  (* hdlname = "corescorecore core_3 serving cpu decode o_mem_word" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:44.22-44.32" *)
  wire \corescorecore.core_3.serving.cpu.decode.o_mem_word ;
  (* hdlname = "corescorecore core_3 serving cpu decode o_rf_rd_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:39.22-39.34" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr ;
  (* hdlname = "corescorecore core_3 serving cpu decode o_rf_rs1_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:40.22-40.35" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr ;
  (* hdlname = "corescorecore core_3 serving cpu decode o_rf_rs2_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:41.22-41.35" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr ;
  (* hdlname = "corescorecore core_3 serving cpu decode opcode" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:64.14-64.20" *)
  wire [4:0] \corescorecore.core_3.serving.cpu.decode.opcode ;
  (* hdlname = "corescorecore core_3 serving cpu decode signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:175.15-175.22" *)
  wire \corescorecore.core_3.serving.cpu.decode.signbit ;
  (* hdlname = "corescorecore core_3 serving cpu i_rf_ready" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:36.23-36.33" *)
  wire \corescorecore.core_3.serving.cpu.i_rf_ready ;
  (* hdlname = "corescorecore core_3 serving cpu mem_bytecnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:128.17-128.28" *)
  wire [1:0] \corescorecore.core_3.serving.cpu.mem_bytecnt ;
  (* hdlname = "corescorecore core_3 serving cpu mem_if dat_cur" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:30.11-30.18" *)
  wire \corescorecore.core_3.serving.cpu.mem_if.dat_cur ;
  (* hdlname = "corescorecore core_3 serving cpu mem_if dat_valid" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:36.9-36.18" *)
  wire \corescorecore.core_3.serving.cpu.mem_if.dat_valid ;
  (* hdlname = "corescorecore core_3 serving cpu mem_if signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:22.18-22.25" *)
  wire \corescorecore.core_3.serving.cpu.mem_if.signbit ;
  (* hdlname = "corescorecore core_3 serving cpu mem_if tmp" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.17-24.20" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \corescorecore.core_3.serving.cpu.mem_if.tmp ;
  (* hdlname = "corescorecore core_3 serving cpu o_wdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:41.24-41.32" *)
  wire \corescorecore.core_3.serving.cpu.o_wdata0 ;
  (* hdlname = "corescorecore core_3 serving cpu o_wen0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:39.24-39.30" *)
  wire \corescorecore.core_3.serving.cpu.o_wen0 ;
  (* hdlname = "corescorecore core_3 serving cpu state i_ctrl_misalign" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:33.21-33.36" *)
  wire \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ;
  (* hdlname = "corescorecore core_3 serving cpu state o_cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:48.14-48.19" *)
  wire [4:2] \corescorecore.core_3.serving.cpu.state.o_cnt ;
  (* hdlname = "corescorecore core_3 serving cpu state o_cnt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:49.14-49.21" *)
  wire [3:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r ;
  (* hdlname = "corescorecore core_3 serving cpu state stage_two_pending" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:72.9-72.26" *)
  wire \corescorecore.core_3.serving.cpu.state.stage_two_pending ;
  (* hdlname = "corescorecore core_3 serving cpu state stage_two_req" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:46.9-46.22" *)
  wire \corescorecore.core_3.serving.cpu.state.stage_two_req ;
  (* hdlname = "corescorecore core_3 serving i_wb_ack" *)
  (* src = "src/serving_1.0.2/serving/serving.v:33.22-33.30" *)
  wire \corescorecore.core_3.serving.i_wb_ack ;
  (* hdlname = "corescorecore core_3 serving raddr" *)
  (* src = "src/serving_1.0.2/serving/serving.v:76.24-76.29" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_3.serving.raddr ;
  (* hdlname = "corescorecore core_3 serving ram bsel" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:55.16-55.20" *)
  wire [1:0] \corescorecore.core_3.serving.ram.bsel ;
  (* hdlname = "corescorecore core_3 serving ram raddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:51.19-51.24" *)
  wire [7:0] \corescorecore.core_3.serving.ram.raddr ;
  (* hdlname = "corescorecore core_3 serving ram waddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:49.19-49.24" *)
  wire [7:0] \corescorecore.core_3.serving.ram.waddr ;
  (* hdlname = "corescorecore core_3 serving ram wb_en" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:41.11-41.16" *)
  wire \corescorecore.core_3.serving.ram.wb_en ;
  (* hdlname = "corescorecore core_3 serving ram wdata" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:50.17-50.22" *)
  wire [7:0] \corescorecore.core_3.serving.ram.wdata ;
  (* hdlname = "corescorecore core_3 serving ram we" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:45.12-45.14" *)
  wire \corescorecore.core_3.serving.ram.we ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if genblk1.wtrig0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:54.11-54.19" *)
  wire \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if o_waddr" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:25.37-25.44" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_3.serving.rf_ram_if.o_waddr ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:108.17-108.21" *)
  wire [4:0] \corescorecore.core_3.serving.rf_ram_if.rcnt ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:120.21-120.27" *)
  wire [7:0] \corescorecore.core_3.serving.rf_ram_if.rdata0 ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rdata1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:121.21-121.27" *)
  wire [6:0] \corescorecore.core_3.serving.rf_ram_if.rdata1 ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rgnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:31.15-31.19" *)
  wire \corescorecore.core_3.serving.rf_ram_if.rgnt ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:128.15-128.21" *)
  wire \corescorecore.core_3.serving.rf_ram_if.rreq_r ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:110.12-110.18" *)
  wire \corescorecore.core_3.serving.rf_ram_if.rtrig0 ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if rtrig1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:111.12-111.18" *)
  wire \corescorecore.core_3.serving.rf_ram_if.rtrig1 ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:38.20-38.24" *)
  wire [4:0] \corescorecore.core_3.serving.rf_ram_if.wcnt ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wdata0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:42.22-42.30" *)
  wire [6:0] \corescorecore.core_3.serving.rf_ram_if.wdata0_r ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wen0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:45.15-45.21" *)
  wire \corescorecore.core_3.serving.rf_ram_if.wen0_r ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wgo" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:39.15-39.18" *)
  wire \corescorecore.core_3.serving.rf_ram_if.wgo ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:74.15-74.21" *)
  wire \corescorecore.core_3.serving.rf_ram_if.wreq_r ;
  (* hdlname = "corescorecore core_3 serving rf_ram_if wtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:47.15-47.21" *)
  wire \corescorecore.core_3.serving.rf_ram_if.wtrig0 ;
  (* hdlname = "corescorecore core_4 o_tlast" *)
  (* src = "src/corescore_0/rtl/base.v:5.22-5.29" *)
  wire \corescorecore.core_4.o_tlast ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_cpu_dbus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:23.23-23.40" *)
  wire [31:0] \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_cpu_dbus_dat" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:24.23-24.40" *)
  wire [31:0] \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_cpu_dbus_sel" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:25.23-25.40" *)
  wire [3:0] \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_cpu_dbus_we" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:26.22-26.38" *)
  wire \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_cpu_ibus_adr" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:31.23-31.40" *)
  wire [31:0] \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_mem_ack" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:42.22-42.34" *)
  wire \corescorecore.core_4.serving.arbiter.i_wb_mem_ack ;
  (* hdlname = "corescorecore core_4 serving arbiter i_wb_mem_rdt" *)
  (* src = "src/serving_1.0.2/serving/serving_arbiter.v:41.23-41.35" *)
  wire [31:0] \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt ;
  (* hdlname = "corescorecore core_4 serving cpu alu add_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:41.16-41.24" *)
  wire \corescorecore.core_4.serving.cpu.alu.add_cy_r ;
  (* hdlname = "corescorecore core_4 serving cpu alu b_inv_plus_1_cy" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:44.16-44.31" *)
  wire \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy ;
  (* hdlname = "corescorecore core_4 serving cpu alu b_inv_plus_1_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:45.16-45.33" *)
  wire \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r ;
  (* hdlname = "corescorecore core_4 serving cpu alu eq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:68.15-68.19" *)
  wire \corescorecore.core_4.serving.cpu.alu.eq_r ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_buf" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:12.20-12.25" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_buf ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_cnt_done" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:14.20-14.30" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_cnt_done ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:6.20-6.24" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_en ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_init" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:13.20-13.26" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_init ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_rs1" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:8.20-8.25" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_rs1 ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_sh_right" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:21.20-21.30" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_sh_right ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_sh_signed" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:22.20-22.31" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_sh_signed ;
  (* hdlname = "corescorecore core_4 serving cpu alu i_shamt_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:20.20-20.30" *)
  wire \corescorecore.core_4.serving.cpu.alu.i_shamt_en ;
  (* hdlname = "corescorecore core_4 serving cpu alu lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:66.15-66.19" *)
  wire \corescorecore.core_4.serving.cpu.alu.lt_r ;
  (* hdlname = "corescorecore core_4 serving cpu alu op_b" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:47.9-47.13" *)
  wire \corescorecore.core_4.serving.cpu.alu.op_b ;
  (* hdlname = "corescorecore core_4 serving cpu alu result_lt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:29.16-29.25" *)
  wire \corescorecore.core_4.serving.cpu.alu.result_lt ;
  (* hdlname = "corescorecore core_4 serving cpu alu result_lt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:32.16-32.27" *)
  wire \corescorecore.core_4.serving.cpu.alu.result_lt_r ;
  (* hdlname = "corescorecore core_4 serving cpu alu shamt" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:34.16-34.21" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.alu.shamt ;
  (* hdlname = "corescorecore core_4 serving cpu alu shamt_msb" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:35.16-35.25" *)
  wire \corescorecore.core_4.serving.cpu.alu.shamt_msb ;
  (* hdlname = "corescorecore core_4 serving cpu alu shamt_ser" *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:37.16-37.25" *)
  wire \corescorecore.core_4.serving.cpu.alu.shamt_ser ;
  (* hdlname = "corescorecore core_4 serving cpu alu shift cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:15.19-15.22" *)
  wire [5:0] \corescorecore.core_4.serving.cpu.alu.shift.cnt ;
  (* hdlname = "corescorecore core_4 serving cpu alu shift signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:14.14-14.21" *)
  wire \corescorecore.core_4.serving.cpu.alu.shift.signbit ;
  (* hdlname = "corescorecore core_4 serving cpu alu shift wrapped" *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:16.14-16.21" *)
  wire \corescorecore.core_4.serving.cpu.alu.shift.wrapped ;
  (* hdlname = "corescorecore core_4 serving cpu bufreg c_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:19.16-19.19" *)
  wire \corescorecore.core_4.serving.cpu.bufreg.c_r ;
  (* hdlname = "corescorecore core_4 serving cpu bufreg data" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:20.22-20.26" *)
  wire [31:0] \corescorecore.core_4.serving.cpu.bufreg.data ;
  (* hdlname = "corescorecore core_4 serving cpu bufreg o_lsb" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:14.23-14.28" *)
  wire [1:0] \corescorecore.core_4.serving.cpu.bufreg.o_lsb ;
  (* hdlname = "corescorecore core_4 serving cpu bufreg q" *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:18.19-18.20" *)
  wire \corescorecore.core_4.serving.cpu.bufreg.q ;
  (* hdlname = "corescorecore core_4 serving cpu bufreg_hold" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:101.11-101.22" *)
  wire \corescorecore.core_4.serving.cpu.bufreg_hold ;
  (* hdlname = "corescorecore core_4 serving cpu csr_imm" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:138.11-138.18" *)
  wire \corescorecore.core_4.serving.cpu.csr_imm ;
  (* hdlname = "corescorecore core_4 serving cpu ctrl en_pc_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:31.15-31.22" *)
  wire \corescorecore.core_4.serving.cpu.ctrl.en_pc_r ;
  (* hdlname = "corescorecore core_4 serving cpu ctrl i_jump" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:12.22-12.28" *)
  wire \corescorecore.core_4.serving.cpu.ctrl.i_jump ;
  (* hdlname = "corescorecore core_4 serving cpu ctrl pc" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:42.15-42.17" *)
  wire \corescorecore.core_4.serving.cpu.ctrl.pc ;
  (* hdlname = "corescorecore core_4 serving cpu ctrl pc_plus_4_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:35.15-35.29" *)
  wire \corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r ;
  (* hdlname = "corescorecore core_4 serving cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:38.15-38.34" *)
  wire \corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "corescorecore core_4 serving cpu decode i_wb_en" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:9.21-9.28" *)
  wire \corescorecore.core_4.serving.cpu.decode.i_wb_en ;
  (* hdlname = "corescorecore core_4 serving cpu decode imm11_7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:181.15-181.22" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.imm11_7 ;
  (* hdlname = "corescorecore core_4 serving cpu decode imm19_12_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:177.15-177.26" *)
  wire [8:0] \corescorecore.core_4.serving.cpu.decode.imm19_12_20 ;
  (* hdlname = "corescorecore core_4 serving cpu decode imm24_20" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:180.15-180.23" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.imm24_20 ;
  (* hdlname = "corescorecore core_4 serving cpu decode imm30_25" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:179.15-179.23" *)
  wire [5:0] \corescorecore.core_4.serving.cpu.decode.imm30_25 ;
  (* hdlname = "corescorecore core_4 serving cpu decode imm7" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:178.15-178.19" *)
  wire \corescorecore.core_4.serving.cpu.decode.imm7 ;
  (* hdlname = "corescorecore core_4 serving cpu decode m3" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:188.9-188.11" *)
  wire \corescorecore.core_4.serving.cpu.decode.m3 ;
  (* hdlname = "corescorecore core_4 serving cpu decode o_mem_half" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:45.22-45.32" *)
  wire \corescorecore.core_4.serving.cpu.decode.o_mem_half ;
  (* hdlname = "corescorecore core_4 serving cpu decode o_mem_word" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:44.22-44.32" *)
  wire \corescorecore.core_4.serving.cpu.decode.o_mem_word ;
  (* hdlname = "corescorecore core_4 serving cpu decode o_rf_rd_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:39.22-39.34" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr ;
  (* hdlname = "corescorecore core_4 serving cpu decode o_rf_rs1_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:40.22-40.35" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr ;
  (* hdlname = "corescorecore core_4 serving cpu decode o_rf_rs2_addr" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:41.22-41.35" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr ;
  (* hdlname = "corescorecore core_4 serving cpu decode opcode" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:64.14-64.20" *)
  wire [4:0] \corescorecore.core_4.serving.cpu.decode.opcode ;
  (* hdlname = "corescorecore core_4 serving cpu decode signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:175.15-175.22" *)
  wire \corescorecore.core_4.serving.cpu.decode.signbit ;
  (* hdlname = "corescorecore core_4 serving cpu i_rf_ready" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:36.23-36.33" *)
  wire \corescorecore.core_4.serving.cpu.i_rf_ready ;
  (* hdlname = "corescorecore core_4 serving cpu mem_bytecnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:128.17-128.28" *)
  wire [1:0] \corescorecore.core_4.serving.cpu.mem_bytecnt ;
  (* hdlname = "corescorecore core_4 serving cpu mem_if dat_cur" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:30.11-30.18" *)
  wire \corescorecore.core_4.serving.cpu.mem_if.dat_cur ;
  (* hdlname = "corescorecore core_4 serving cpu mem_if dat_valid" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:36.9-36.18" *)
  wire \corescorecore.core_4.serving.cpu.mem_if.dat_valid ;
  (* hdlname = "corescorecore core_4 serving cpu mem_if signbit" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:22.18-22.25" *)
  wire \corescorecore.core_4.serving.cpu.mem_if.signbit ;
  (* hdlname = "corescorecore core_4 serving cpu mem_if tmp" *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.17-24.20" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \corescorecore.core_4.serving.cpu.mem_if.tmp ;
  (* hdlname = "corescorecore core_4 serving cpu o_wdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:41.24-41.32" *)
  wire \corescorecore.core_4.serving.cpu.o_wdata0 ;
  (* hdlname = "corescorecore core_4 serving cpu o_wen0" *)
  (* src = "src/serv_1.0.2/rtl/serv_top.v:39.24-39.30" *)
  wire \corescorecore.core_4.serving.cpu.o_wen0 ;
  (* hdlname = "corescorecore core_4 serving cpu state i_ctrl_misalign" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:33.21-33.36" *)
  wire \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ;
  (* hdlname = "corescorecore core_4 serving cpu state o_cnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:48.14-48.19" *)
  wire [4:2] \corescorecore.core_4.serving.cpu.state.o_cnt ;
  (* hdlname = "corescorecore core_4 serving cpu state o_cnt_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:49.14-49.21" *)
  wire [3:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r ;
  (* hdlname = "corescorecore core_4 serving cpu state stage_two_pending" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:72.9-72.26" *)
  wire \corescorecore.core_4.serving.cpu.state.stage_two_pending ;
  (* hdlname = "corescorecore core_4 serving cpu state stage_two_req" *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:46.9-46.22" *)
  wire \corescorecore.core_4.serving.cpu.state.stage_two_req ;
  (* hdlname = "corescorecore core_4 serving i_wb_ack" *)
  (* src = "src/serving_1.0.2/serving/serving.v:33.22-33.30" *)
  wire \corescorecore.core_4.serving.i_wb_ack ;
  (* hdlname = "corescorecore core_4 serving raddr" *)
  (* src = "src/serving_1.0.2/serving/serving.v:76.24-76.29" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_4.serving.raddr ;
  (* hdlname = "corescorecore core_4 serving ram bsel" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:55.16-55.20" *)
  wire [1:0] \corescorecore.core_4.serving.ram.bsel ;
  (* hdlname = "corescorecore core_4 serving ram raddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:51.19-51.24" *)
  wire [7:0] \corescorecore.core_4.serving.ram.raddr ;
  (* hdlname = "corescorecore core_4 serving ram waddr" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:49.19-49.24" *)
  wire [7:0] \corescorecore.core_4.serving.ram.waddr ;
  (* hdlname = "corescorecore core_4 serving ram wb_en" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:41.11-41.16" *)
  wire \corescorecore.core_4.serving.ram.wb_en ;
  (* hdlname = "corescorecore core_4 serving ram wdata" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:50.17-50.22" *)
  wire [7:0] \corescorecore.core_4.serving.ram.wdata ;
  (* hdlname = "corescorecore core_4 serving ram we" *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:45.12-45.14" *)
  wire \corescorecore.core_4.serving.ram.we ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if genblk1.wtrig0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:54.11-54.19" *)
  wire \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if o_waddr" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:25.37-25.44" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [6:0] \corescorecore.core_4.serving.rf_ram_if.o_waddr ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:108.17-108.21" *)
  wire [4:0] \corescorecore.core_4.serving.rf_ram_if.rcnt ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rdata0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:120.21-120.27" *)
  wire [7:0] \corescorecore.core_4.serving.rf_ram_if.rdata0 ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rdata1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:121.21-121.27" *)
  wire [6:0] \corescorecore.core_4.serving.rf_ram_if.rdata1 ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rgnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:31.15-31.19" *)
  wire \corescorecore.core_4.serving.rf_ram_if.rgnt ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:128.15-128.21" *)
  wire \corescorecore.core_4.serving.rf_ram_if.rreq_r ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:110.12-110.18" *)
  wire \corescorecore.core_4.serving.rf_ram_if.rtrig0 ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if rtrig1" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:111.12-111.18" *)
  wire \corescorecore.core_4.serving.rf_ram_if.rtrig1 ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wcnt" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:38.20-38.24" *)
  wire [4:0] \corescorecore.core_4.serving.rf_ram_if.wcnt ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wdata0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:42.22-42.30" *)
  wire [6:0] \corescorecore.core_4.serving.rf_ram_if.wdata0_r ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wen0_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:45.15-45.21" *)
  wire \corescorecore.core_4.serving.rf_ram_if.wen0_r ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wgo" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:39.15-39.18" *)
  wire \corescorecore.core_4.serving.rf_ram_if.wgo ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wreq_r" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:74.15-74.21" *)
  wire \corescorecore.core_4.serving.rf_ram_if.wreq_r ;
  (* hdlname = "corescorecore core_4 serving rf_ram_if wtrig0" *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:47.15-47.21" *)
  wire \corescorecore.core_4.serving.rf_ram_if.wtrig0 ;
  (* hdlname = "emitter cnt" *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:22.18-22.21" *)
  wire [9:0] \emitter.cnt ;
  (* hdlname = "emitter data" *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:24.15-24.19" *)
  wire [9:0] \emitter.data ;
  (* hdlname = "emitter o_uart_tx" *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:16.22-16.31" *)
  wire \emitter.o_uart_tx ;
  (* src = "src/corescore_0/rtl/corescore_gatemate.v:3.10-3.15" *)
  input i_clk;
  wire i_clk;
  (* src = "src/corescore_0/rtl/corescore_gatemate.v:4.10-4.16" *)
  input i_rstn;
  wire i_rstn;
  (* src = "src/corescore_0/rtl/corescore_gatemate.v:5.16-5.25" *)
  output o_uart_tx;
  wire o_uart_tx;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _1379_ (
    .I0(_1112_[0]),
    .I1(\corescorecore.axis_mux.arb_inst.masked_request_index [2]),
    .O(\corescorecore.axis_mux.arb_inst.masked_request_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _1380_ (
    .I0(_1049_[0]),
    .I1(_1049_[1]),
    .I2(_1049_[2]),
    .I3(_1049_[3]),
    .O(\corescorecore.axis_mux.arb_inst.masked_request_index [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1381_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [3]),
    .I1(\corescorecore.axis_mux.arb_inst.mask_reg [3]),
    .I2(\corescorecore.core_3.o_tvalid ),
    .O(_1049_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1382_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .I1(_1048_[1]),
    .I2(_1048_[2]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(\corescorecore.core_3.o_tvalid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1383_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_3.serving.cpu.state.stage_two_pending ),
    .O(_1048_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1384_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_3.serving.i_wb_ack ),
    .O(_1048_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1385_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [0]),
    .I1(\corescorecore.axis_mux.arb_inst.mask_reg [0]),
    .I2(\corescorecore.core_0.o_tvalid ),
    .O(_1049_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1386_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I1(_1046_[1]),
    .I2(_1018_[3]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(\corescorecore.core_0.o_tvalid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1387_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_0.serving.cpu.state.stage_two_pending ),
    .O(_1018_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1388_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_0.serving.i_wb_ack ),
    .O(_1046_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1389_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [1]),
    .I1(\corescorecore.axis_mux.arb_inst.mask_reg [1]),
    .I2(\corescorecore.core_1.o_tvalid ),
    .O(_1049_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1390_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .I1(_1045_[1]),
    .I2(_1024_[1]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(\corescorecore.core_1.o_tvalid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1391_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_1.serving.cpu.state.stage_two_pending ),
    .O(_1024_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1392_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_1.serving.i_wb_ack ),
    .O(_1045_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1393_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [2]),
    .I1(\corescorecore.axis_mux.arb_inst.mask_reg [2]),
    .I2(\corescorecore.core_2.o_tvalid ),
    .O(_1049_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1394_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I1(_1047_[1]),
    .I2(_1047_[2]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(\corescorecore.core_2.o_tvalid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1395_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_2.serving.cpu.state.stage_two_pending ),
    .O(_1047_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1396_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_2.serving.i_wb_ack ),
    .O(_1047_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1397_ (
    .I0(_1061_[2]),
    .I1(\corescorecore.axis_mux.arb_inst.mask_reg [4]),
    .O(_1112_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1398_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [4]),
    .I1(_1059_[0]),
    .O(_1061_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1399_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I1(_1058_[1]),
    .I2(_1058_[2]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1059_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1400_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_4.serving.cpu.state.stage_two_pending ),
    .O(_1058_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1401_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_4.serving.i_wb_ack ),
    .O(_1058_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1402_ (
    .I0(_0871_[3]),
    .I1(_0868_[3]),
    .I2(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .O(_0000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _1403_ (
    .I0(_1112_[0]),
    .I1(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]),
    .I2(\corescorecore.axis_mux.arb_inst.masked_request_index [2]),
    .O(_1113_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1404_ (
    .I0(_1061_[0]),
    .I1(_1061_[1]),
    .I2(_1061_[3]),
    .O(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1405_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [3]),
    .I1(\corescorecore.core_3.o_tvalid ),
    .O(_1061_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1406_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [2]),
    .I1(\corescorecore.core_2.o_tvalid ),
    .O(_1061_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _1407_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [1]),
    .I1(\corescorecore.core_1.o_tvalid ),
    .I2(\corescorecore.axis_mux.arb_inst.grant [0]),
    .I3(\corescorecore.core_0.o_tvalid ),
    .O(_1061_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1408_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1409_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_1081_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1410_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1411_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_1089_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1412_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1413_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1414_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1415_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1416_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0889_[2]),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1417_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1418_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1419_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1420_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1421_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1422_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1423_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1424_ (
    .I0(\corescorecore.core_4.serving.cpu.ctrl.pc ),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1425_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1426_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1427_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1428_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_4.serving.cpu.state.stage_two_pending ),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1429_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1430_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1431_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1432_ (
    .I0(_1082_[0]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_ack ),
    .O(\corescorecore.core_4.serving.cpu.decode.i_wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1433_ (
    .I0(_1081_[0]),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.en_pc_r ),
    .O(_1082_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff4)
  ) _1434_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_ack ),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.en_pc_r ),
    .I2(_1081_[0]),
    .I3(\clkgen.o_rst_core ),
    .O(_0360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1435_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt_r [1]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1436_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1437_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1438_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1439_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1440_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1441_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1442_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1443_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1444_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1445_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1446_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1447_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1448_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1449_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1450_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1451_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1452_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[0]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1453_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[1]),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1454_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[2]),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1455_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[3]),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1456_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[4]),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1457_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_0930_[5]),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1458_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_1268_[1]),
    .I2(_1048_[1]),
    .I3(_1192_[0]),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1459_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .I1(_1048_[2]),
    .O(_1192_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1460_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I1(_1055_[2]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .O(_1268_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _1461_ (
    .I0(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .I1(\corescorecore.axis_mux.arb_inst.grant_valid ),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .O(_1055_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1462_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1463_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.rreq_r ),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1464_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(_0884_[0]),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1465_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(_0884_[1]),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1466_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(_0884_[2]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1467_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(_0884_[4]),
    .O(_0046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf2ff)
  ) _1468_ (
    .I0(_1253_[1]),
    .I1(_1255_[1]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rgnt ),
    .I3(_1255_[3]),
    .O(\corescorecore.core_4.serving.cpu.i_rf_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1469_ (
    .I0(\corescorecore.core_4.serving.i_wb_ack ),
    .I1(_1199_[1]),
    .I2(_1254_[2]),
    .O(_1255_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1470_ (
    .I0(_1082_[0]),
    .I1(_1199_[1]),
    .I2(\corescorecore.core_4.serving.arbiter.i_wb_mem_ack ),
    .O(_1254_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1471_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .O(_1199_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1472_ (
    .I0(_1195_[0]),
    .I1(_1195_[1]),
    .O(_1196_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1473_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1195_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1474_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .O(_1195_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _1475_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.shift.cnt [3]),
    .I1(\corescorecore.core_4.serving.cpu.alu.shamt [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.shift.cnt [2]),
    .I3(\corescorecore.core_4.serving.cpu.alu.shamt [2]),
    .O(_1238_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfb0f)
  ) _1476_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I1(_1239_[1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1240_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1477_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(_1239_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1478_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1253_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1479_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_4.serving.cpu.i_rf_ready ),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .O(_0353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1480_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(_0884_[3]),
    .O(_0045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _1481_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1482_ (
    .I0(_0877_[0]),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wcnt [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eee)
  ) _1483_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wreq_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .I2(_1284_[2]),
    .I3(\corescorecore.core_4.serving.rf_ram_if.o_waddr [1]),
    .O(_0052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1484_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.wcnt [2]),
    .I3(\corescorecore.core_4.serving.rf_ram_if.o_waddr [0]),
    .O(_1284_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1485_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wcnt [1]),
    .I1(_0877_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1486_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.o_waddr [1]),
    .I1(_0877_[4]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .O(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1487_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wcnt [2]),
    .I1(_0877_[2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1488_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1489_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1490_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1491_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1492_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1493_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(_1256_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .I3(_1256_[3]),
    .O(_0352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1494_ (
    .I0(\corescorecore.core_4.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_4.serving.cpu.i_rf_ready ),
    .O(_1256_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1495_ (
    .I0(_1196_[1]),
    .I1(_1253_[1]),
    .I2(_1240_[0]),
    .O(_1256_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1496_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1497_ (
    .I0(\corescorecore.core_2.serving.cpu.ctrl.pc ),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1498_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_1095_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1499_ (
    .I0(_1096_[0]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_ack ),
    .O(\corescorecore.core_2.serving.cpu.decode.i_wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1500_ (
    .I0(_1095_[0]),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.en_pc_r ),
    .O(_1096_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff4)
  ) _1501_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_ack ),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.en_pc_r ),
    .I2(_1095_[0]),
    .I3(\clkgen.o_rst_core ),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1502_ (
    .I0(\corescorecore.core_2.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1503_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1504_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1505_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1506_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1507_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1508_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1509_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1510_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1511_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1512_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1513_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1514_ (
    .I0(\corescorecore.axis_mux.arb_inst.mask_reg [3]),
    .I1(_1261_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1063_[3]),
    .O(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1515_ (
    .I0(_1062_[0]),
    .I1(_1062_[1]),
    .O(_1063_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1516_ (
    .I0(_1061_[0]),
    .I1(_1061_[1]),
    .I2(_1061_[2]),
    .I3(_1061_[3]),
    .O(_1062_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1517_ (
    .I0(_1060_[0]),
    .I1(_1060_[1]),
    .I2(_1060_[2]),
    .I3(_1060_[3]),
    .O(_1062_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _1518_ (
    .I0(\corescorecore.core_1.o_tvalid ),
    .I1(_1057_[1]),
    .I2(_1057_[2]),
    .I3(\corescorecore.axis_mux.arb_inst.grant_valid ),
    .O(_1060_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1519_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .I2(_1055_[2]),
    .O(_1057_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1520_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [1]),
    .I1(\corescorecore.core_1.o_tlast ),
    .O(_1057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1521_ (
    .I0(\corescorecore.core_2.o_tvalid ),
    .I1(_1053_[1]),
    .I2(\corescorecore.axis_mux.arb_inst.grant [2]),
    .I3(\corescorecore.core_2.o_tlast ),
    .O(_1060_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1522_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I1(_1052_[1]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .O(_1053_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1523_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_valid ),
    .I2(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .O(_1052_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1524_ (
    .I0(_1059_[0]),
    .I1(_1059_[1]),
    .I2(\corescorecore.axis_mux.arb_inst.grant [4]),
    .I3(\corescorecore.core_4.o_tlast ),
    .O(_1060_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1525_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I2(_1052_[1]),
    .O(_1059_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _1526_ (
    .I0(\corescorecore.core_0.o_tvalid ),
    .I1(_1056_[1]),
    .I2(\corescorecore.core_3.o_tvalid ),
    .I3(_1056_[3]),
    .O(_1060_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1527_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I1(_1055_[1]),
    .I2(_1055_[2]),
    .I3(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .O(_1056_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1528_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [3]),
    .I1(\corescorecore.core_3.o_tlast ),
    .O(_1055_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1529_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .I2(_1052_[1]),
    .I3(_1054_[3]),
    .O(_1056_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1530_ (
    .I0(\corescorecore.core_0.o_tlast ),
    .I1(\corescorecore.axis_mux.arb_inst.grant [0]),
    .O(_1054_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1531_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1532_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _1533_ (
    .I0(_0871_[0]),
    .I1(_0871_[1]),
    .I2(_0871_[2]),
    .O(_0855_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h07)
  ) _1534_ (
    .I0(_0868_[0]),
    .I1(_0868_[1]),
    .I2(_0868_[2]),
    .O(_0851_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1535_ (
    .I0(\corescorecore.axis_mux.arb_inst.mask_reg [2]),
    .I1(_1252_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1063_[3]),
    .O(_0348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1536_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1537_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1538_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1539_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1540_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1541_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1542_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1543_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1544_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1545_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1546_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1547_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1548_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1549_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1550_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[0]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1551_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[1]),
    .O(_0175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1552_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I1(_1260_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1553_ (
    .I0(_1259_[0]),
    .I1(_1259_[1]),
    .I2(\corescorecore.core_2.serving.cpu.ctrl.i_jump ),
    .O(_1260_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _1554_ (
    .I0(_1258_[0]),
    .I1(_1223_[0]),
    .I2(\corescorecore.core_2.serving.cpu.ctrl.en_pc_r ),
    .O(_1259_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _1555_ (
    .I0(_1223_[1]),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .O(_1258_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1556_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .I2(_1222_[2]),
    .I3(\corescorecore.core_2.serving.cpu.ctrl.pc ),
    .O(_1223_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3e)
  ) _1557_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .O(_1222_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _1558_ (
    .I0(_1177_[1]),
    .I1(_1177_[0]),
    .I2(_1221_[2]),
    .I3(_1221_[3]),
    .O(_1223_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1559_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm11_7 [0]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .I3(_1176_[3]),
    .O(_1177_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1560_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1176_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1561_ (
    .I0(_1220_[3]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_buf ),
    .O(_1221_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1562_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1220_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _1563_ (
    .I0(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I2(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .I3(_1220_[3]),
    .O(_1221_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1564_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_2.serving.cpu.decode.signbit ),
    .O(_1177_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1565_ (
    .I0(_1257_[0]),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .O(_1259_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1566_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [2]),
    .I2(_1214_[2]),
    .O(_1257_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1567_ (
    .I0(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .O(_1214_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1568_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[2]),
    .O(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1569_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[3]),
    .O(_0177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1570_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[4]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1571_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_0927_[5]),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _1572_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .I3(_1212_[3]),
    .O(\corescorecore.core_2.serving.ram.wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1573_ (
    .I0(_1211_[0]),
    .I1(_1096_[0]),
    .I2(\corescorecore.core_2.serving.arbiter.i_wb_mem_ack ),
    .O(_1212_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1574_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I3(_1047_[2]),
    .O(_1211_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1575_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.wcnt [2]),
    .O(\corescorecore.core_2.serving.rf_ram_if.wtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaff)
  ) _1576_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.raddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1577_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(_0943_[0]),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1578_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.rreq_r ),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1579_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(_0943_[1]),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1580_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1581_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rcnt [1]),
    .I1(\corescorecore.core_2.serving.rf_ram_if.rcnt [2]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rcnt [0]),
    .O(\corescorecore.core_2.serving.rf_ram_if.rtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1582_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(_0943_[2]),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1583_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .I1(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1584_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(_0943_[3]),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1585_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(_0943_[4]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1586_ (
    .I0(_0946_[0]),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wcnt [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1587_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wcnt [1]),
    .I1(_0946_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1588_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wcnt [2]),
    .I1(_0946_[2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1589_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.o_waddr [0]),
    .I1(_0946_[3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eee)
  ) _1590_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wreq_r ),
    .I2(_1269_[2]),
    .I3(\corescorecore.core_2.serving.rf_ram_if.o_waddr [0]),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1591_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.wcnt [2]),
    .I3(\corescorecore.core_2.serving.rf_ram_if.o_waddr [1]),
    .O(_1269_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1592_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0938_[0]),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1593_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0938_[1]),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1594_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0938_[2]),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1595_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1596_ (
    .I0(_1007_[0]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_ack ),
    .O(\corescorecore.core_1.serving.cpu.decode.i_wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1597_ (
    .I0(_1006_[0]),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.en_pc_r ),
    .O(_1007_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1598_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_1006_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1599_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt_r [1]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf2ff)
  ) _1600_ (
    .I0(_1135_[0]),
    .I1(_1009_[2]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rgnt ),
    .I3(_1171_[3]),
    .O(\corescorecore.core_1.serving.cpu.i_rf_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _1601_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I2(\corescorecore.core_1.serving.i_wb_ack ),
    .I3(_1008_[3]),
    .O(_1009_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1602_ (
    .I0(_1007_[0]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_mem_ack ),
    .O(_1008_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1603_ (
    .I0(_1120_[3]),
    .I1(_1137_[3]),
    .O(_1169_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1604_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1120_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1605_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .O(_1137_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _1606_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.shift.cnt [1]),
    .I1(\corescorecore.core_1.serving.cpu.alu.shamt [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.shift.cnt [2]),
    .I3(\corescorecore.core_1.serving.cpu.alu.shamt [2]),
    .O(_1168_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfb0f)
  ) _1607_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I1(_1127_[1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1170_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1608_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(_1127_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1609_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1135_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1610_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_1.serving.cpu.i_rf_ready ),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1611_ (
    .I0(_0871_[0]),
    .I1(_1126_[1]),
    .O(_0854_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1612_ (
    .I0(_0871_[1]),
    .I1(_0871_[2]),
    .O(_1126_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1613_ (
    .I0(_0868_[0]),
    .I1(_1128_[1]),
    .O(_0850_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1614_ (
    .I0(_0868_[1]),
    .I1(_0868_[2]),
    .O(_1128_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1615_ (
    .I0(\corescorecore.axis_mux.arb_inst.mask_reg [0]),
    .I1(_1264_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1063_[3]),
    .O(_0346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1616_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt_r [1]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _1617_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1618_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1619_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1620_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1621_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1622_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1623_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1624_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1625_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I1(_1373_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1626_ (
    .I0(_1270_[0]),
    .I1(_1270_[1]),
    .I2(\corescorecore.core_3.serving.cpu.ctrl.i_jump ),
    .O(_1373_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _1627_ (
    .I0(_1125_[0]),
    .I1(_1125_[1]),
    .I2(\corescorecore.core_3.serving.cpu.ctrl.en_pc_r ),
    .O(_1270_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _1628_ (
    .I0(_1124_[0]),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .O(_1125_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1629_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .I2(_1123_[2]),
    .I3(\corescorecore.core_3.serving.cpu.ctrl.pc ),
    .O(_1124_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3e)
  ) _1630_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .O(_1123_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _1631_ (
    .I0(_1122_[0]),
    .I1(_1122_[1]),
    .I2(_1122_[2]),
    .I3(_1122_[3]),
    .O(_1125_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1632_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm11_7 [0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .I3(_1121_[3]),
    .O(_1122_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1633_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1121_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1634_ (
    .I0(_1116_[3]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_buf ),
    .O(_1122_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1635_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1116_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _1636_ (
    .I0(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .I2(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .I3(_1116_[3]),
    .O(_1122_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1637_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_3.serving.cpu.decode.signbit ),
    .O(_1122_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1638_ (
    .I0(_1198_[0]),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .O(_1270_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1639_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [2]),
    .I2(_1129_[2]),
    .O(_1198_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1640_ (
    .I0(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .O(_1129_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1641_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[0]),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1642_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[1]),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1643_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[2]),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1644_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_1053_[1]),
    .I2(_1271_[2]),
    .O(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1645_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I1(_1047_[1]),
    .I2(_1047_[2]),
    .O(_1271_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1646_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[5]),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1647_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1648_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[4]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1649_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_0953_[3]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1650_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1651_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rcnt [1]),
    .I1(\corescorecore.core_3.serving.rf_ram_if.rcnt [2]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rcnt [0]),
    .O(\corescorecore.core_3.serving.rf_ram_if.rtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1652_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(_0959_[2]),
    .O(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1653_ (
    .I0(_1090_[0]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_ack ),
    .O(\corescorecore.core_3.serving.cpu.decode.i_wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1654_ (
    .I0(_1089_[0]),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.en_pc_r ),
    .O(_1090_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1655_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(_0959_[1]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1656_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(_0959_[3]),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1657_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(_0959_[0]),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1658_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(_0959_[4]),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1659_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.rreq_r ),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1660_ (
    .I0(_0956_[0]),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wcnt [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1661_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wcnt [2]),
    .I1(_0956_[2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1662_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.o_waddr [1]),
    .I1(_0956_[4]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1663_ (
    .I0(_1114_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7077)
  ) _1664_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I2(_1113_[2]),
    .I3(_1063_[3]),
    .O(_1114_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1665_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[3]),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1666_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[1]),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _1667_ (
    .I0(_0874_[4]),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(\emitter.cnt [9]),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1668_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[5]),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _1669_ (
    .I0(_0874_[0]),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(\emitter.cnt [9]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1670_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[6]),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1671_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[7]),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _1672_ (
    .I0(_0874_[8]),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(\emitter.cnt [9]),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1673_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0949_[0]),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1674_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0949_[1]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1675_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0949_[2]),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1676_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1677_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(_1105_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .I3(_1105_[3]),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1678_ (
    .I0(\corescorecore.core_2.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_2.serving.cpu.i_rf_ready ),
    .O(_1105_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _1679_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I2(\corescorecore.core_2.serving.i_wb_ack ),
    .I3(_1097_[3]),
    .O(_1104_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1680_ (
    .I0(_1096_[0]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_mem_ack ),
    .O(_1097_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1681_ (
    .I0(_1101_[0]),
    .I1(_1101_[1]),
    .O(_1103_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1682_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1101_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1683_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .O(_1101_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1684_ (
    .I0(\corescorecore.core_2.serving.cpu.state.stage_two_req ),
    .I1(_1100_[1]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rgnt ),
    .O(_1104_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfb0f)
  ) _1685_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I1(_1099_[1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1100_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1686_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(_1099_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1687_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1104_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1688_ (
    .I0(_1103_[2]),
    .I1(_1104_[0]),
    .I2(_1100_[1]),
    .O(_1105_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1689_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1690_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1691_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1692_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1693_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1694_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _1695_ (
    .I0(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]),
    .I1(_1061_[3]),
    .I2(_1062_[0]),
    .O(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _1696_ (
    .I0(_1115_[2]),
    .I1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .O(\corescorecore.axis_mux.arb_inst.masked_request_index [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1697_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_index [2]),
    .I1(_1049_[1]),
    .I2(_1049_[2]),
    .O(_1115_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _1698_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .I2(_1272_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _1699_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .I1(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]),
    .I2(_1115_[2]),
    .I3(_1063_[3]),
    .O(_1272_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1700_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1701_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1702_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1703_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff4)
  ) _1704_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_ack ),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.en_pc_r ),
    .I2(_1089_[0]),
    .I3(\clkgen.o_rst_core ),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1705_ (
    .I0(\corescorecore.core_3.serving.cpu.ctrl.pc ),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1706_ (
    .I0(\corescorecore.axis_mux.arb_inst.mask_reg [1]),
    .I1(_1286_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1063_[3]),
    .O(_0347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _1707_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1708_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1709_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1710_ (
    .I0(\corescorecore.core_3.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1711_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(_1285_[1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .I3(_1285_[3]),
    .O(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1712_ (
    .I0(\corescorecore.core_3.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_3.serving.cpu.i_rf_ready ),
    .O(_1285_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf2ff)
  ) _1713_ (
    .I0(_1092_[0]),
    .I1(_1092_[1]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rgnt ),
    .I3(_1092_[3]),
    .O(\corescorecore.core_3.serving.cpu.i_rf_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1714_ (
    .I0(\corescorecore.core_3.serving.i_wb_ack ),
    .I1(_1090_[1]),
    .I2(_1091_[2]),
    .O(_1092_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1715_ (
    .I0(_1090_[0]),
    .I1(_1090_[1]),
    .I2(\corescorecore.core_3.serving.arbiter.i_wb_mem_ack ),
    .O(_1091_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1716_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .O(_1090_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _1717_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.shift.cnt [3]),
    .I1(\corescorecore.core_3.serving.cpu.alu.shamt [3]),
    .I2(\corescorecore.core_3.serving.cpu.alu.shift.cnt [4]),
    .I3(\corescorecore.core_3.serving.cpu.alu.shamt [4]),
    .O(_1085_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1718_ (
    .I0(_1086_[0]),
    .I1(_1086_[1]),
    .O(_1087_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1719_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1086_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1720_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .O(_1086_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfb0f)
  ) _1721_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I1(_1084_[1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1722_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(_1084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1723_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1092_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1724_ (
    .I0(_1087_[2]),
    .I1(_1092_[0]),
    .I2(_1088_[0]),
    .O(_1285_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1725_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_3.serving.cpu.i_rf_ready ),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .O(_0058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1726_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _1727_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.i_jump ),
    .I2(_1267_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heb00)
  ) _1728_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I1(_1266_[1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .I3(_1266_[3]),
    .O(_1267_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3335)
  ) _1729_ (
    .I0(_1245_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.result_lt ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .O(_1266_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hacc5)
  ) _1730_ (
    .I0(_1265_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.lt_r ),
    .I2(_0950_),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .O(\corescorecore.core_3.serving.cpu.alu.result_lt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _1731_ (
    .I0(_1122_[1]),
    .I1(_1122_[0]),
    .I2(_1197_[2]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_0950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1732_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [0]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_1197_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1733_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .O(_1265_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _1734_ (
    .I0(_0950_),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_3.serving.cpu.alu.eq_r ),
    .O(_1245_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1735_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I2(_1093_[2]),
    .O(_1266_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1736_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .O(_1093_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1737_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1738_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0889_[1]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1739_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1740_ (
    .I0(_1083_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [32]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1741_ (
    .I0(_1076_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [33]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1742_ (
    .I0(_1075_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [34]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1743_ (
    .I0(_1080_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [35]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1744_ (
    .I0(_1079_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [36]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1745_ (
    .I0(_1078_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [37]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1746_ (
    .I0(_1077_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [38]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1747_ (
    .I0(_1068_[0]),
    .I1(\corescorecore.axis_mux.s_axis_tdata [39]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .O(\corescorecore.axis_mux.current_s_tdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1748_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1749_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1750_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .I2(\corescorecore.axis_mux.m_axis_tvalid ),
    .O(\corescorecore.axis_mux.store_axis_int_to_temp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1751_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1752_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1753_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [0]),
    .I1(\corescorecore.axis_mux.current_s_tdata [0]),
    .I2(_1069_[2]),
    .O(_0457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _1754_ (
    .I0(\corescorecore.axis_mux.m_axis_tvalid ),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .O(_1069_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1755_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [1]),
    .I1(\corescorecore.axis_mux.current_s_tdata [1]),
    .I2(_1069_[2]),
    .O(_0458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1756_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [2]),
    .I1(\corescorecore.axis_mux.current_s_tdata [2]),
    .I2(_1069_[2]),
    .O(_0459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1757_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [3]),
    .I1(\corescorecore.axis_mux.current_s_tdata [3]),
    .I2(_1069_[2]),
    .O(_0460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1758_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [4]),
    .I1(\corescorecore.axis_mux.current_s_tdata [4]),
    .I2(_1069_[2]),
    .O(_0461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1759_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [5]),
    .I1(\corescorecore.axis_mux.current_s_tdata [5]),
    .I2(_1069_[2]),
    .O(_0462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1760_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [6]),
    .I1(\corescorecore.axis_mux.current_s_tdata [6]),
    .I2(_1069_[2]),
    .O(_0463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1761_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tdata_reg [7]),
    .I1(\corescorecore.axis_mux.current_s_tdata [7]),
    .I2(_1069_[2]),
    .O(_0464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1762_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1763_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0889_[0]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1764_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[0]),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1765_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[1]),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1766_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[2]),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1767_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[3]),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1768_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[4]),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1769_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_0908_[5]),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1770_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I1(_1018_[3]),
    .I2(_1046_[1]),
    .I3(_1273_[3]),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1771_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .I3(_1052_[1]),
    .O(_1273_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _1772_ (
    .I0(_0871_[1]),
    .I1(_0871_[0]),
    .I2(_0871_[2]),
    .O(_0857_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _1773_ (
    .I0(_0868_[1]),
    .I1(_0868_[0]),
    .I2(_0868_[2]),
    .O(_0853_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1774_ (
    .I0(\corescorecore.axis_mux.arb_inst.mask_reg [4]),
    .I1(_1063_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1063_[3]),
    .O(_0350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1775_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1776_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1777_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rcnt [1]),
    .I1(\corescorecore.core_1.serving.rf_ram_if.rcnt [2]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rcnt [0]),
    .O(\corescorecore.core_1.serving.rf_ram_if.rtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1778_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.rreq_r ),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1779_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(_0920_[0]),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1780_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(_0920_[1]),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1781_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(_0920_[2]),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1782_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(_0920_[3]),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _1783_ (
    .I0(_1062_[0]),
    .I1(_1065_[1]),
    .O(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _1784_ (
    .I0(_1061_[1]),
    .I1(_1061_[0]),
    .I2(_1064_[2]),
    .I3(_1064_[3]),
    .O(_1065_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1785_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [0]),
    .I1(\corescorecore.core_0.o_tvalid ),
    .O(_1064_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1786_ (
    .I0(\corescorecore.axis_mux.arb_inst.grant [1]),
    .I1(\corescorecore.core_1.o_tvalid ),
    .O(_1064_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1787_ (
    .I0(_0923_[0]),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wcnt [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1788_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.o_waddr [0]),
    .I1(_0923_[3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1789_ (
    .I0(\emitter.data [2]),
    .I1(\corescorecore.axis_mux.m_axis_tdata [0]),
    .I2(\emitter.cnt [9]),
    .O(_0449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1790_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [1]),
    .I1(\emitter.data [3]),
    .I2(\emitter.cnt [9]),
    .O(_0450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1791_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [2]),
    .I1(\emitter.data [4]),
    .I2(\emitter.cnt [9]),
    .O(_0451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1792_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [3]),
    .I1(\emitter.data [5]),
    .I2(\emitter.cnt [9]),
    .O(_0452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1793_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [4]),
    .I1(\emitter.data [6]),
    .I2(\emitter.cnt [9]),
    .O(_0453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1794_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [5]),
    .I1(\emitter.data [7]),
    .I2(\emitter.cnt [9]),
    .O(_0454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1795_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [6]),
    .I1(\emitter.data [8]),
    .I2(\emitter.cnt [9]),
    .O(_0455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1796_ (
    .I0(\corescorecore.axis_mux.m_axis_tdata [7]),
    .I1(\emitter.data [9]),
    .I2(\emitter.cnt [9]),
    .O(_0456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _1797_ (
    .I0(_1117_[0]),
    .I1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .O(\corescorecore.axis_mux.arb_inst.masked_request_index [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _1798_ (
    .I0(_1049_[3]),
    .I1(_1049_[2]),
    .I2(\corescorecore.axis_mux.arb_inst.masked_request_index [2]),
    .I3(_1049_[1]),
    .O(_1117_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _1799_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .I3(_1067_[3]),
    .O(\corescorecore.core_0.serving.ram.wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1800_ (
    .I0(_1066_[0]),
    .I1(_1003_[0]),
    .I2(\corescorecore.core_0.serving.arbiter.i_wb_mem_ack ),
    .O(_1067_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1801_ (
    .I0(_1002_[0]),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.en_pc_r ),
    .O(_1003_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1802_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_1002_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1803_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I3(_1018_[3]),
    .O(_1066_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1804_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.wcnt [2]),
    .O(\corescorecore.core_0.serving.rf_ram_if.wtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaff)
  ) _1805_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.raddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1806_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.o_waddr [0]),
    .I1(_0877_[3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1807_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.o_waddr [1]),
    .I1(_0923_[4]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eee)
  ) _1808_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wreq_r ),
    .I2(_1251_[2]),
    .I3(\corescorecore.core_1.serving.rf_ram_if.o_waddr [0]),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1809_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_1.serving.rf_ram_if.o_waddr [1]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.wcnt [2]),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wcnt [1]),
    .O(_1251_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1810_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0915_[0]),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1811_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0915_[1]),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1812_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0915_[2]),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1813_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1814_ (
    .I0(_1003_[0]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_ack ),
    .O(\corescorecore.core_0.serving.cpu.decode.i_wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1815_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [1]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1816_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1817_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [3]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1818_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [4]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1819_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [5]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1820_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [6]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_0448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _1821_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_1094_[1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .I3(_1094_[3]),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1822_ (
    .I0(\corescorecore.core_0.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_0.serving.cpu.i_rf_ready ),
    .O(_1094_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf2ff)
  ) _1823_ (
    .I0(_1015_[0]),
    .I1(_1005_[2]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rgnt ),
    .I3(_1015_[3]),
    .O(\corescorecore.core_0.serving.cpu.i_rf_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h001f)
  ) _1824_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I2(\corescorecore.core_0.serving.i_wb_ack ),
    .I3(_1004_[3]),
    .O(_1005_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1825_ (
    .I0(_1003_[0]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_mem_ack ),
    .O(_1004_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _1826_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.shift.cnt [3]),
    .I1(\corescorecore.core_0.serving.cpu.alu.shamt [3]),
    .I2(\corescorecore.core_0.serving.cpu.alu.shift.cnt [4]),
    .I3(\corescorecore.core_0.serving.cpu.alu.shamt [4]),
    .O(_1012_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1827_ (
    .I0(_1011_[0]),
    .I1(_1011_[1]),
    .O(_1013_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1828_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1011_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1829_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .O(_1011_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfb0f)
  ) _1830_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I1(_1010_[1]),
    .I2(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1014_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1831_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(_1010_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1832_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1015_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1833_ (
    .I0(_1013_[2]),
    .I1(_1015_[0]),
    .I2(_1014_[0]),
    .O(_1094_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1834_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_0.serving.cpu.i_rf_ready ),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _1835_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.i_jump ),
    .I2(_1023_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heb00)
  ) _1836_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .I2(_1022_[2]),
    .I3(_1022_[3]),
    .O(_1023_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3335)
  ) _1837_ (
    .I0(_1020_[0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.result_lt ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .O(_1022_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hacc5)
  ) _1838_ (
    .I0(_1019_[0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.lt_r ),
    .I2(_0878_),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .O(\corescorecore.core_0.serving.cpu.alu.result_lt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _1839_ (
    .I0(_1017_[0]),
    .I1(_1017_[1]),
    .I2(_1017_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_0878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1840_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm11_7 [0]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .I3(_1016_[3]),
    .O(_1017_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1841_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1016_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1842_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_0.serving.cpu.decode.signbit ),
    .O(_1017_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1843_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [0]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_1017_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1844_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .O(_1019_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _1845_ (
    .I0(_0878_),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_0.serving.cpu.alu.eq_r ),
    .O(_1020_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1846_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I2(_1021_[2]),
    .O(_1022_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1847_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .O(_1021_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1848_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm11_7 [1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0785_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1849_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm11_7 [2]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0786_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1850_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm11_7 [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0787_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1851_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm11_7 [4]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0788_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1852_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0789_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1853_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm24_20 [1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0799_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1854_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm24_20 [2]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0800_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1855_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm24_20 [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0801_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1856_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm24_20 [4]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0802_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1857_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0803_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1858_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0804_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1859_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [2]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0805_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1860_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0806_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1861_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [4]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0807_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1862_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm30_25 [5]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0808_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1863_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_4.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0810_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1864_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0790_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1865_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [2]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0791_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1866_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0792_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1867_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [4]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0793_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1868_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [5]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0794_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1869_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [6]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0795_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1870_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [7]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0796_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1871_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [8]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0797_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _1872_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1289_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0798_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1873_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .O(_1289_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _1874_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(_1372_[1]),
    .I2(_1288_[2]),
    .O(_0811_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1875_ (
    .I0(\corescorecore.core_4.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]),
    .I2(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_1372_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1876_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I3(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1288_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1877_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(_1288_[1]),
    .I2(_1288_[2]),
    .O(_0812_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1878_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]),
    .I2(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_1288_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1879_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(_1337_[1]),
    .I2(_1288_[2]),
    .O(_0813_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1880_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]),
    .I2(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_1337_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1881_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(_1377_[1]),
    .I2(_1288_[2]),
    .O(_0814_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1882_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]),
    .I2(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_1377_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1883_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]),
    .I2(_1288_[2]),
    .I3(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .O(_0815_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _1884_ (
    .I0(_1062_[1]),
    .I1(_1062_[0]),
    .I2(\clkgen.o_rst_core ),
    .O(_0342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1885_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1886_ (
    .I0(_1344_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _1887_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant [4]),
    .I2(_1063_[3]),
    .I3(_1343_[3]),
    .O(_1344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1888_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hacc5)
  ) _1889_ (
    .I0(_1040_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.lt_r ),
    .I2(_0931_),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .O(\corescorecore.core_4.serving.cpu.alu.result_lt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _1890_ (
    .I0(_1039_[0]),
    .I1(_1039_[1]),
    .I2(_1039_[2]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_0931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1891_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.imm11_7 [0]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .I3(_1038_[3]),
    .O(_1039_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1892_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1038_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1893_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_4.serving.cpu.decode.signbit ),
    .O(_1039_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1894_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata1 [0]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .O(_1039_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1895_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .O(_1040_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1896_ (
    .I0(\corescorecore.core_0.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1897_ (
    .I0(_1263_[0]),
    .I1(_1263_[1]),
    .I2(\corescorecore.core_4.serving.cpu.bufreg.c_r ),
    .O(\corescorecore.core_4.serving.cpu.bufreg.q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _1898_ (
    .I0(_1039_[0]),
    .I1(_1039_[1]),
    .I2(_1262_[2]),
    .I3(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1263_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _1899_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(_1204_[1]),
    .I3(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .O(_1262_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1900_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [0]),
    .I2(_1203_[2]),
    .O(_1204_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1901_ (
    .I0(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .O(_1203_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _1902_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .O(_1263_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _1903_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_buf ),
    .I1(\corescorecore.core_4.serving.cpu.bufreg.q ),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I3(_1195_[0]),
    .O(_0782_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _1904_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .I3(_1201_[3]),
    .O(\corescorecore.core_4.serving.ram.wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1905_ (
    .I0(_1200_[0]),
    .I1(_1082_[0]),
    .I2(\corescorecore.core_4.serving.arbiter.i_wb_mem_ack ),
    .O(_1201_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1906_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I1(_1199_[1]),
    .I2(_1058_[2]),
    .O(_1200_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1907_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.wcnt [2]),
    .O(\corescorecore.core_4.serving.rf_ram_if.wtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaff)
  ) _1908_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.raddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff4)
  ) _1909_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_ack ),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.en_pc_r ),
    .I2(_1002_[0]),
    .I3(\clkgen.o_rst_core ),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1910_ (
    .I0(\corescorecore.core_0.serving.cpu.ctrl.pc ),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1911_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h41be)
  ) _1912_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(_1204_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0931_),
    .O(\corescorecore.core_4.serving.cpu.alu.shamt_ser )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1913_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [1]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1914_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rcnt [1]),
    .I1(\corescorecore.core_4.serving.rf_ram_if.rcnt [2]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rcnt [0]),
    .O(\corescorecore.core_4.serving.rf_ram_if.rtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1915_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1916_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [3]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1917_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [4]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1918_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [5]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1919_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [6]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1920_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rdata0 [7]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_0442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1921_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [0]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [33]),
    .O(_0816_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1922_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [1]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [34]),
    .O(_0827_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1923_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [35]),
    .O(_0838_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1924_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [36]),
    .O(_0841_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1925_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [37]),
    .O(_0842_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1926_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [38]),
    .O(_0843_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1927_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]),
    .I2(_1255_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [39]),
    .O(_0844_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1928_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.o_tlast ),
    .O(_0845_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1929_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .O(_0846_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1930_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .O(_0847_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1931_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .O(_0817_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1932_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .O(_0818_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1933_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .O(_0819_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1934_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .O(_0820_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1935_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .O(_0821_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1936_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .O(_0822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1937_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .O(_0823_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1938_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .O(_0824_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1939_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .O(_0825_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1940_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .O(_0826_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1941_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .O(_0828_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1942_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .O(_0829_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1943_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .O(_0830_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1944_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .O(_0831_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1945_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .O(_0832_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1946_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .O(_0833_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1947_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .O(_0834_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1948_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .O(_0835_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1949_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .O(_0836_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1950_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .O(_0837_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _1951_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1254_[2]),
    .I2(_1255_[1]),
    .I3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .O(_0839_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _1952_ (
    .I0(_1254_[2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .I2(_1039_[2]),
    .I3(_1255_[1]),
    .O(_0840_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0b)
  ) _1953_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_4.serving.cpu.mem_if.dat_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _1954_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .I3(_1331_[3]),
    .O(\corescorecore.core_4.serving.ram.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1955_ (
    .I0(_1082_[0]),
    .I1(_1201_[3]),
    .I2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .I3(_1000_),
    .O(_1331_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _1956_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.o_waddr [0]),
    .I1(\corescorecore.core_4.serving.ram.bsel [0]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.waddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _1957_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.o_waddr [1]),
    .I1(\corescorecore.core_4.serving.ram.bsel [1]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.waddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _1958_ (
    .I0(\corescorecore.core_4.serving.ram.wb_en ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]),
    .I3(_1327_[0]),
    .O(\corescorecore.core_4.serving.ram.waddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _1959_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_1327_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _1960_ (
    .I0(\corescorecore.core_4.serving.ram.wb_en ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]),
    .I3(_1319_[0]),
    .O(\corescorecore.core_4.serving.ram.waddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _1961_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_1319_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _1962_ (
    .I0(\corescorecore.core_4.serving.ram.wb_en ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]),
    .I3(_1293_[3]),
    .O(\corescorecore.core_4.serving.ram.waddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _1963_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_1293_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _1964_ (
    .I0(\corescorecore.core_4.serving.ram.wb_en ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(_1336_[3]),
    .O(\corescorecore.core_4.serving.ram.waddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _1965_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_1336_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _1966_ (
    .I0(\corescorecore.core_4.serving.ram.wb_en ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]),
    .I3(_1290_[0]),
    .O(\corescorecore.core_4.serving.ram.waddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _1967_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(_1082_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_1290_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1968_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [0]),
    .I2(_1001_[0]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1969_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]),
    .I2(_1001_[1]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1970_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]),
    .I2(_1001_[2]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1971_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]),
    .I2(_1001_[3]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1972_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]),
    .I2(_1001_[4]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1973_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]),
    .I2(_1001_[5]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1974_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]),
    .I2(_1001_[6]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _1975_ (
    .I0(_1302_[0]),
    .I1(_1302_[1]),
    .I2(_1195_[0]),
    .I3(_1302_[3]),
    .O(\corescorecore.core_4.serving.cpu.o_wdata0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6900)
  ) _1976_ (
    .I0(_1205_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_4.serving.cpu.alu.add_cy_r ),
    .I3(_1297_[3]),
    .O(_1302_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d82)
  ) _1977_ (
    .I0(_1204_[0]),
    .I1(_1204_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0931_),
    .O(_1205_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1978_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_sh_signed ),
    .O(_1204_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1979_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .O(_1297_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _1980_ (
    .I0(_1253_[1]),
    .I1(_1296_[1]),
    .I2(_1296_[2]),
    .I3(_1296_[3]),
    .O(_1302_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _1981_ (
    .I0(_1294_[0]),
    .I1(_1210_[0]),
    .I2(_1208_[0]),
    .I3(\corescorecore.core_4.serving.cpu.ctrl.en_pc_r ),
    .O(_1296_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _1982_ (
    .I0(_1210_[1]),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .O(_1294_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1983_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .I2(_1207_[2]),
    .I3(\corescorecore.core_4.serving.cpu.ctrl.pc ),
    .O(_1210_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3e)
  ) _1984_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .O(_1207_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _1985_ (
    .I0(_1039_[1]),
    .I1(_1039_[0]),
    .I2(_1209_[2]),
    .I3(_1209_[3]),
    .O(_1210_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1986_ (
    .I0(_1208_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_buf ),
    .O(_1209_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1987_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .O(_1208_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _1988_ (
    .I0(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .I2(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .I3(_1208_[0]),
    .O(_1209_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _1989_ (
    .I0(_1295_[0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .O(_1296_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1990_ (
    .I0(_1206_[0]),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .O(_1295_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1991_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [2]),
    .I2(_1203_[2]),
    .O(_1206_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _1992_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.mem_if.signbit ),
    .I2(\corescorecore.core_4.serving.cpu.mem_if.dat_cur ),
    .I3(\corescorecore.core_4.serving.cpu.mem_if.dat_valid ),
    .O(_1296_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _1993_ (
    .I0(_1195_[1]),
    .I1(_1301_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I3(_1301_[3]),
    .O(_1302_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _1994_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.result_lt_r ),
    .I1(_1204_[1]),
    .I2(_1239_[1]),
    .I3(_1299_[3]),
    .O(_1301_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1995_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.shift.signbit ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_buf ),
    .I2(_1298_[2]),
    .I3(_1195_[1]),
    .O(_1299_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _1996_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.alu.shift.wrapped ),
    .O(_1298_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1997_ (
    .I0(_1300_[0]),
    .I1(_1300_[1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(_1301_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _1998_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_4.serving.cpu.o_wdata0 ),
    .I2(_1001_[7]),
    .I3(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _1999_ (
    .I0(\corescorecore.core_4.serving.raddr [0]),
    .I1(\corescorecore.core_4.serving.ram.bsel [0]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.raddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2000_ (
    .I0(\corescorecore.core_4.serving.raddr [1]),
    .I1(\corescorecore.core_4.serving.ram.bsel [1]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .O(\corescorecore.core_4.serving.ram.raddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2001_ (
    .I0(_1327_[0]),
    .I1(_1327_[1]),
    .O(\corescorecore.core_4.serving.ram.raddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2002_ (
    .I0(\corescorecore.core_4.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [0]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_1327_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2003_ (
    .I0(_1319_[0]),
    .I1(_1319_[1]),
    .O(\corescorecore.core_4.serving.ram.raddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2004_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [1]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_1319_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2005_ (
    .I0(_1293_[3]),
    .I1(_1342_[1]),
    .O(\corescorecore.core_4.serving.ram.raddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2006_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [2]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_1342_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2007_ (
    .I0(_1336_[3]),
    .I1(_1341_[1]),
    .O(\corescorecore.core_4.serving.ram.raddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2008_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [3]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_1341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2009_ (
    .I0(_1290_[0]),
    .I1(_1290_[1]),
    .O(\corescorecore.core_4.serving.ram.raddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2010_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [4]),
    .I2(\corescorecore.core_4.serving.ram.wb_en ),
    .I3(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .O(_1290_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2011_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2012_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2013_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _2014_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .I3(_1193_[3]),
    .O(\corescorecore.core_3.serving.ram.wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2015_ (
    .I0(_1192_[0]),
    .I1(_1090_[1]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_mem_ack ),
    .O(_1193_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2016_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wcnt [2]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.wcnt [1]),
    .O(\corescorecore.core_3.serving.rf_ram_if.wtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaff)
  ) _2017_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.raddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2018_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2019_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2020_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2021_ (
    .I0(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]),
    .I1(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]),
    .O(_0861_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2022_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_index [1]),
    .I1(\corescorecore.axis_mux.arb_inst.masked_request_index [0]),
    .O(_0865_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2023_ (
    .I0(_1374_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2024_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant [3]),
    .I2(_1063_[3]),
    .I3(_1340_[3]),
    .O(_1374_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2025_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2026_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm11_7 [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2027_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm11_7 [2]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2028_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm11_7 [3]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2029_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm11_7 [4]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2030_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2031_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm24_20 [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2032_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm24_20 [2]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2033_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm24_20 [3]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2034_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm24_20 [4]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2035_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2036_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2037_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [2]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0728_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2038_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [3]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0729_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2039_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [4]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0730_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2040_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm30_25 [5]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0731_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2041_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_3.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0733_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2042_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2043_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [2]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2044_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [3]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2045_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [4]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2046_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [5]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2047_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [6]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2048_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [7]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2049_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [8]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2050_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1369_[1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2051_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .O(_1369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2052_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2053_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(_1339_[1]),
    .I2(_1303_[2]),
    .O(_0734_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2054_ (
    .I0(\corescorecore.core_3.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]),
    .I2(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_1339_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2055_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I3(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1303_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2056_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(_1332_[1]),
    .I2(_1303_[2]),
    .O(_0735_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2057_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]),
    .I2(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_1332_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2058_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(_1303_[1]),
    .I2(_1303_[2]),
    .O(_0736_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2059_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]),
    .I2(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_1303_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2060_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(_1376_[1]),
    .I2(_1303_[2]),
    .O(_0737_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2061_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]),
    .I2(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_1376_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2062_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]),
    .I2(_1303_[2]),
    .I3(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .O(_0738_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2063_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2064_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2065_ (
    .I0(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]),
    .I1(_1315_[0]),
    .O(_0860_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2066_ (
    .I0(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]),
    .I1(_1061_[3]),
    .O(_1315_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2067_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_index [0]),
    .I1(_1115_[2]),
    .O(_0864_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2068_ (
    .I0(_1333_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2069_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant [2]),
    .I2(_1063_[3]),
    .I3(_1328_[3]),
    .O(_1333_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2070_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2071_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2072_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2073_ (
    .I0(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2074_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2075_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2076_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [1]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2077_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [2]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2078_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2079_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [4]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2080_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [5]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2081_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [6]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_0422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2082_ (
    .I0(_1305_[0]),
    .I1(_1305_[1]),
    .I2(\corescorecore.core_3.serving.cpu.bufreg.c_r ),
    .O(\corescorecore.core_3.serving.cpu.bufreg.q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2083_ (
    .I0(_1122_[1]),
    .I1(_1122_[0]),
    .I2(_1304_[2]),
    .I3(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .O(_1305_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2084_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(_1190_[0]),
    .I3(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .O(_1304_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2085_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [0]),
    .I2(_1129_[2]),
    .O(_1190_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2086_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .O(_1305_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2087_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_buf ),
    .I1(\corescorecore.core_3.serving.cpu.bufreg.q ),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I3(_1086_[0]),
    .O(_0705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2088_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2089_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2090_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h41be)
  ) _2091_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(_1190_[0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0950_),
    .O(\corescorecore.core_3.serving.cpu.alu.shamt_ser )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2092_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [1]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2093_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2094_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [3]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2095_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [4]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2096_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [5]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2097_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata1 [6]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .O(_0435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2098_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [1]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2099_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2100_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [3]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2101_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [4]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2102_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [5]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2103_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [6]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2104_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.rdata0 [7]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_0429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2105_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2106_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [0]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [25]),
    .O(_0739_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2107_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [1]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [26]),
    .O(_0750_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2108_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [27]),
    .O(_0761_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2109_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [28]),
    .O(_0764_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2110_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [29]),
    .O(_0765_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2111_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [30]),
    .O(_0766_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2112_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [31]),
    .O(_0767_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2113_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.o_tlast ),
    .O(_0768_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2114_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .O(_0769_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2115_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .O(_0770_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2116_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .O(_0740_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2117_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .O(_0741_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2118_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .O(_0742_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2119_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .O(_0743_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2120_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .O(_0744_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2121_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .O(_0745_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2122_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .O(_0746_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2123_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .O(_0747_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2124_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .O(_0748_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2125_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .O(_0749_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2126_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .O(_0751_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2127_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .O(_0752_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2128_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .O(_0753_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2129_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .O(_0754_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2130_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .O(_0755_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2131_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .O(_0756_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2132_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .O(_0757_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2133_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .O(_0758_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2134_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .O(_0759_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2135_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .O(_0760_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2136_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1091_[2]),
    .I2(_1092_[1]),
    .I3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .O(_0762_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _2137_ (
    .I0(_1091_[2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .I2(_1197_[2]),
    .I3(_1092_[1]),
    .O(_0763_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2138_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0b)
  ) _2139_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_3.serving.cpu.mem_if.dat_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2140_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _2141_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .I3(_1364_[3]),
    .O(\corescorecore.core_3.serving.ram.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2142_ (
    .I0(_1090_[0]),
    .I1(_1193_[3]),
    .I2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .I3(_0998_),
    .O(_1364_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2143_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.o_waddr [0]),
    .I1(\corescorecore.core_3.serving.ram.bsel [0]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.waddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2144_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.o_waddr [1]),
    .I1(\corescorecore.core_3.serving.ram.bsel [1]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.waddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2145_ (
    .I0(\corescorecore.core_3.serving.ram.wb_en ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]),
    .I3(_1355_[0]),
    .O(\corescorecore.core_3.serving.ram.waddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2146_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_1355_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2147_ (
    .I0(\corescorecore.core_3.serving.ram.wb_en ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]),
    .I3(_1357_[0]),
    .O(\corescorecore.core_3.serving.ram.waddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2148_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_1357_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2149_ (
    .I0(\corescorecore.core_3.serving.ram.wb_en ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]),
    .I3(_1287_[0]),
    .O(\corescorecore.core_3.serving.ram.waddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2150_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_1287_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2151_ (
    .I0(\corescorecore.core_3.serving.ram.wb_en ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(_1362_[3]),
    .O(\corescorecore.core_3.serving.ram.waddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2152_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_1362_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2153_ (
    .I0(\corescorecore.core_3.serving.ram.wb_en ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]),
    .I3(_1363_[3]),
    .O(\corescorecore.core_3.serving.ram.waddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2154_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(_1090_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_1363_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2155_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [0]),
    .I2(_0999_[0]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2156_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]),
    .I2(_0999_[1]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2157_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]),
    .I2(_0999_[2]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2158_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]),
    .I2(_0999_[3]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2159_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]),
    .I2(_0999_[4]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2160_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]),
    .I2(_0999_[5]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2161_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]),
    .I2(_0999_[6]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _2162_ (
    .I0(_1361_[0]),
    .I1(_1361_[1]),
    .I2(_1086_[0]),
    .I3(_1361_[3]),
    .O(\corescorecore.core_3.serving.cpu.o_wdata0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6900)
  ) _2163_ (
    .I0(_1244_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_3.serving.cpu.alu.add_cy_r ),
    .I3(_1356_[3]),
    .O(_1361_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d82)
  ) _2164_ (
    .I0(_1243_[0]),
    .I1(_1190_[0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0950_),
    .O(_1244_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2165_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_sh_signed ),
    .O(_1243_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2166_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .O(_1356_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _2167_ (
    .I0(_1092_[0]),
    .I1(_1358_[1]),
    .I2(_1358_[2]),
    .I3(_1358_[3]),
    .O(_1361_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _2168_ (
    .I0(_1125_[0]),
    .I1(_1125_[1]),
    .I2(_1116_[3]),
    .I3(\corescorecore.core_3.serving.cpu.ctrl.en_pc_r ),
    .O(_1358_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2169_ (
    .I0(_1270_[0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .O(_1358_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _2170_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.mem_if.signbit ),
    .I2(\corescorecore.core_3.serving.cpu.mem_if.dat_cur ),
    .I3(\corescorecore.core_3.serving.cpu.mem_if.dat_valid ),
    .O(_1358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2171_ (
    .I0(_1086_[1]),
    .I1(_1360_[1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I3(_1360_[3]),
    .O(_1361_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _2172_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.result_lt_r ),
    .I1(_1190_[0]),
    .I2(_1084_[1]),
    .I3(_1307_[3]),
    .O(_1360_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2173_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.shift.signbit ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_buf ),
    .I2(_1306_[2]),
    .I3(_1086_[1]),
    .O(_1307_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2174_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.alu.shift.wrapped ),
    .O(_1306_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2175_ (
    .I0(_1359_[0]),
    .I1(_1359_[1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(_1360_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2176_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_3.serving.cpu.o_wdata0 ),
    .I2(_0999_[7]),
    .I3(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2177_ (
    .I0(\corescorecore.core_3.serving.raddr [0]),
    .I1(\corescorecore.core_3.serving.ram.bsel [0]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.raddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2178_ (
    .I0(\corescorecore.core_3.serving.raddr [1]),
    .I1(\corescorecore.core_3.serving.ram.bsel [1]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .O(\corescorecore.core_3.serving.ram.raddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2179_ (
    .I0(_1355_[0]),
    .I1(_1355_[1]),
    .O(\corescorecore.core_3.serving.ram.raddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2180_ (
    .I0(\corescorecore.core_3.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [0]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_1355_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2181_ (
    .I0(_1357_[0]),
    .I1(_1357_[1]),
    .O(\corescorecore.core_3.serving.ram.raddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2182_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [1]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_1357_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2183_ (
    .I0(_1287_[0]),
    .I1(_1287_[1]),
    .O(\corescorecore.core_3.serving.ram.raddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2184_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [2]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_1287_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2185_ (
    .I0(_1362_[3]),
    .I1(_1368_[1]),
    .O(\corescorecore.core_3.serving.ram.raddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2186_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [3]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_1368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2187_ (
    .I0(_1363_[3]),
    .I1(_1366_[1]),
    .O(\corescorecore.core_3.serving.ram.raddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2188_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [4]),
    .I2(\corescorecore.core_3.serving.ram.wb_en ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .O(_1366_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2189_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I1(_1324_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2190_ (
    .I0(_1295_[0]),
    .I1(_1308_[1]),
    .I2(\corescorecore.core_4.serving.cpu.ctrl.i_jump ),
    .O(_1324_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2191_ (
    .I0(_1294_[0]),
    .I1(_1210_[0]),
    .I2(\corescorecore.core_4.serving.cpu.ctrl.en_pc_r ),
    .O(_1308_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2192_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2193_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2194_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _2195_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .I3(_1027_[3]),
    .O(\corescorecore.core_1.serving.ram.wb_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2196_ (
    .I0(_1026_[0]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_ack ),
    .O(_1027_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2197_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .I2(_1025_[2]),
    .I3(_1007_[0]),
    .O(_1026_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2198_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .I1(_1024_[1]),
    .O(_1025_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2199_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wcnt [2]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.wcnt [1]),
    .O(\corescorecore.core_1.serving.rf_ram_if.wtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaff)
  ) _2200_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.raddr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2201_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2202_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[0]),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2203_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[1]),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2204_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[2]),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2205_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm11_7 [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2206_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm11_7 [2]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2207_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm11_7 [3]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2208_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm11_7 [4]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2209_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2210_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm24_20 [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2211_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm24_20 [2]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2212_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm24_20 [3]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2213_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm24_20 [4]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2214_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2215_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2216_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [2]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2217_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [3]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2218_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [4]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2219_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm30_25 [5]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2220_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_2.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2221_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2222_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [2]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2223_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [3]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2224_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [4]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2225_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [5]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2226_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [6]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2227_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [7]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2228_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [8]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2229_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1329_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2230_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_2.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .O(_1329_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2231_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(_1330_[1]),
    .I2(_1309_[2]),
    .O(_0657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2232_ (
    .I0(\corescorecore.core_2.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]),
    .I2(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_1330_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2233_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I3(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1309_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2234_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(_1334_[1]),
    .I2(_1309_[2]),
    .O(_0658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2235_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]),
    .I2(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_1334_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2236_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(_1335_[1]),
    .I2(_1309_[2]),
    .O(_0659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2237_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]),
    .I2(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_1335_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2238_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(_1309_[1]),
    .I2(_1309_[2]),
    .O(_0660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2239_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]),
    .I2(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_1309_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2240_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]),
    .I2(_1309_[2]),
    .I3(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .O(_0661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2241_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[3]),
    .O(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2242_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [1]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2243_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [2]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2244_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2245_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [4]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2246_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [5]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2247_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [6]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2248_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata0 [7]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_0416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2249_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [1]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2250_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [2]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2251_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2252_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [4]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2253_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [5]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2254_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [6]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_0409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hacc5)
  ) _2255_ (
    .I0(_1184_[0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.lt_r ),
    .I2(_0924_),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .O(\corescorecore.core_2.serving.cpu.alu.result_lt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _2256_ (
    .I0(_1177_[0]),
    .I1(_1177_[1]),
    .I2(_1177_[2]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_0924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2257_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.rdata1 [0]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .O(_1177_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _2258_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .O(_1184_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2259_ (
    .I0(_1225_[0]),
    .I1(_1225_[1]),
    .I2(\corescorecore.core_2.serving.cpu.bufreg.c_r ),
    .O(\corescorecore.core_2.serving.cpu.bufreg.q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2260_ (
    .I0(_1177_[0]),
    .I1(_1177_[1]),
    .I2(_1224_[2]),
    .I3(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .O(_1225_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2261_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(_1215_[1]),
    .I3(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .O(_1224_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2262_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [0]),
    .I2(_1214_[2]),
    .O(_1215_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2263_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .O(_1225_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2264_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_buf ),
    .I1(\corescorecore.core_2.serving.cpu.bufreg.q ),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I3(_1101_[0]),
    .O(_0628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2265_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .O(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2266_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rcnt [1]),
    .I1(\corescorecore.core_0.serving.rf_ram_if.rcnt [2]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rcnt [0]),
    .O(\corescorecore.core_0.serving.rf_ram_if.rtrig0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2267_ (
    .I0(\clkgen.o_rst_core ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.rreq_r ),
    .O(_0315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2268_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(_0899_[0]),
    .O(_0316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h41be)
  ) _2269_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(_1215_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0924_),
    .O(\corescorecore.core_2.serving.cpu.alu.shamt_ser )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2270_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [0]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [17]),
    .O(_0662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2271_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [1]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [18]),
    .O(_0673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2272_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [19]),
    .O(_0684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2273_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [20]),
    .O(_0687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2274_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [21]),
    .O(_0688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2275_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [22]),
    .O(_0689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2276_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [23]),
    .O(_0690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2277_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.o_tlast ),
    .O(_0691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2278_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .O(_0692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2279_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .O(_0693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2280_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .O(_0663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2281_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .O(_0664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2282_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .O(_0665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2283_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .O(_0666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2284_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .O(_0667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2285_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .O(_0668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2286_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .O(_0669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2287_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .O(_0670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2288_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .O(_0671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2289_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .O(_0672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2290_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .O(_0674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2291_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .O(_0675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2292_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .O(_0676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2293_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .O(_0677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2294_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .O(_0678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2295_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .O(_0679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2296_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .O(_0680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2297_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .O(_0681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2298_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .O(_0682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2299_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .O(_0683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2300_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1097_[3]),
    .I2(_1104_[1]),
    .I3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .O(_0685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _2301_ (
    .I0(_1097_[3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .I2(_1177_[2]),
    .I3(_1104_[1]),
    .O(_0686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0b)
  ) _2302_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_2.serving.cpu.mem_if.dat_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2303_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(_0899_[3]),
    .O(_0319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2304_ (
    .I0(_0902_[0]),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wcnt [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .O(_0321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2305_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(_0899_[2]),
    .O(_0318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2306_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wcnt [1]),
    .I1(_0902_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .O(_0322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2307_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wcnt [2]),
    .I1(_0902_[2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .O(_0323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _2308_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .I3(_1353_[3]),
    .O(\corescorecore.core_2.serving.ram.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2309_ (
    .I0(_1096_[0]),
    .I1(_1212_[3]),
    .I2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .I3(_0996_),
    .O(_1353_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2310_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.o_waddr [0]),
    .I1(\corescorecore.core_2.serving.ram.bsel [0]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.waddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2311_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.o_waddr [1]),
    .I1(\corescorecore.core_2.serving.ram.bsel [1]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.waddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2312_ (
    .I0(\corescorecore.core_2.serving.ram.wb_en ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]),
    .I3(_1354_[3]),
    .O(\corescorecore.core_2.serving.ram.waddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2313_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_1354_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2314_ (
    .I0(\corescorecore.core_2.serving.ram.wb_en ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]),
    .I3(_1338_[3]),
    .O(\corescorecore.core_2.serving.ram.waddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2315_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_1338_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2316_ (
    .I0(\corescorecore.core_2.serving.ram.wb_en ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]),
    .I3(_1310_[3]),
    .O(\corescorecore.core_2.serving.ram.waddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2317_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_1310_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2318_ (
    .I0(\corescorecore.core_2.serving.ram.wb_en ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(_1313_[0]),
    .O(\corescorecore.core_2.serving.ram.waddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2319_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_1313_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2320_ (
    .I0(\corescorecore.core_2.serving.ram.wb_en ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]),
    .I3(_1291_[3]),
    .O(\corescorecore.core_2.serving.ram.waddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2321_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(_1096_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_1291_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2322_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [0]),
    .I2(_0997_[0]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2323_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]),
    .I2(_0997_[1]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2324_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]),
    .I2(_0997_[2]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2325_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]),
    .I2(_0997_[3]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2326_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]),
    .I2(_0997_[4]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2327_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]),
    .I2(_0997_[5]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2328_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]),
    .I2(_0997_[6]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _2329_ (
    .I0(_1350_[0]),
    .I1(_1350_[1]),
    .I2(_1101_[0]),
    .I3(_1350_[3]),
    .O(\corescorecore.core_2.serving.cpu.o_wdata0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6900)
  ) _2330_ (
    .I0(_1227_[0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_2.serving.cpu.alu.add_cy_r ),
    .I3(_1292_[3]),
    .O(_1350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d82)
  ) _2331_ (
    .I0(_1226_[0]),
    .I1(_1215_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0924_),
    .O(_1227_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2332_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_sh_signed ),
    .O(_1226_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2333_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .O(_1292_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _2334_ (
    .I0(_1104_[0]),
    .I1(_1311_[1]),
    .I2(_1311_[2]),
    .I3(_1311_[3]),
    .O(_1350_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _2335_ (
    .I0(_1258_[0]),
    .I1(_1223_[0]),
    .I2(_1220_[3]),
    .I3(\corescorecore.core_2.serving.cpu.ctrl.en_pc_r ),
    .O(_1311_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2336_ (
    .I0(_1259_[0]),
    .I1(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .O(_1311_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _2337_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.mem_if.signbit ),
    .I2(\corescorecore.core_2.serving.cpu.mem_if.dat_cur ),
    .I3(\corescorecore.core_2.serving.cpu.mem_if.dat_valid ),
    .O(_1311_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2338_ (
    .I0(_1101_[1]),
    .I1(_1349_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I3(_1349_[3]),
    .O(_1350_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _2339_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.result_lt_r ),
    .I1(_1215_[1]),
    .I2(_1099_[1]),
    .I3(_1347_[3]),
    .O(_1349_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2340_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.shift.signbit ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_buf ),
    .I2(_1312_[2]),
    .I3(_1101_[1]),
    .O(_1347_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2341_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.alu.shift.wrapped ),
    .O(_1312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2342_ (
    .I0(_1348_[0]),
    .I1(_1348_[1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(_1349_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2343_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_2.serving.cpu.o_wdata0 ),
    .I2(_0997_[7]),
    .I3(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2344_ (
    .I0(\corescorecore.core_2.serving.raddr [0]),
    .I1(\corescorecore.core_2.serving.ram.bsel [0]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.raddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2345_ (
    .I0(\corescorecore.core_2.serving.raddr [1]),
    .I1(\corescorecore.core_2.serving.ram.bsel [1]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .O(\corescorecore.core_2.serving.ram.raddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2346_ (
    .I0(_1354_[3]),
    .I1(_1375_[1]),
    .O(\corescorecore.core_2.serving.ram.raddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2347_ (
    .I0(\corescorecore.core_2.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [0]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_1375_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2348_ (
    .I0(_1338_[3]),
    .I1(_1351_[1]),
    .O(\corescorecore.core_2.serving.ram.raddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2349_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [1]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_1351_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2350_ (
    .I0(_1310_[3]),
    .I1(_1346_[1]),
    .O(\corescorecore.core_2.serving.ram.raddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2351_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [2]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_1346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2352_ (
    .I0(_1313_[0]),
    .I1(_1313_[1]),
    .O(\corescorecore.core_2.serving.ram.raddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2353_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [3]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_1313_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2354_ (
    .I0(_1291_[3]),
    .I1(_1352_[1]),
    .O(\corescorecore.core_2.serving.ram.raddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2355_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [4]),
    .I2(\corescorecore.core_2.serving.ram.wb_en ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .O(_1352_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eee)
  ) _2356_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wreq_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .I2(_1378_[2]),
    .I3(\corescorecore.core_0.serving.rf_ram_if.o_waddr [1]),
    .O(_0326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2357_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wcnt [1]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.wcnt [2]),
    .I3(\corescorecore.core_0.serving.rf_ram_if.o_waddr [0]),
    .O(_1378_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2358_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0894_[0]),
    .O(_0327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2359_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0894_[1]),
    .O(_0328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2360_ (
    .I0(_1064_[3]),
    .I1(_1064_[2]),
    .O(_0859_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2361_ (
    .I0(_1049_[1]),
    .I1(_1049_[2]),
    .O(_0863_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2362_ (
    .I0(_1371_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2363_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant [1]),
    .I2(_1063_[3]),
    .I3(_1370_[3]),
    .O(_1371_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2364_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_0894_[2]),
    .O(_0329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2365_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_1059_[1]),
    .I2(_1345_[2]),
    .O(_0330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2366_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I1(_1058_[1]),
    .I2(_1058_[2]),
    .O(_1345_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf444)
  ) _2367_ (
    .I0(\corescorecore.axis_mux.m_axis_tvalid ),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(_1217_[0]),
    .I3(\emitter.cnt [9]),
    .O(_0331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2368_ (
    .I0(\emitter.data [2]),
    .I1(\emitter.data [3]),
    .I2(_1216_[2]),
    .I3(_1216_[3]),
    .O(_1217_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2369_ (
    .I0(\emitter.data [8]),
    .I1(\emitter.data [9]),
    .I2(\emitter.data [1]),
    .I3(\emitter.data [0]),
    .O(_1216_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2370_ (
    .I0(\emitter.data [4]),
    .I1(\emitter.data [5]),
    .I2(\emitter.data [6]),
    .I3(\emitter.data [7]),
    .O(_1216_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2371_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [1]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2372_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [2]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2373_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2374_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [4]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2375_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [5]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2376_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [6]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2377_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata0 [7]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_0403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2378_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm11_7 [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2379_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm11_7 [2]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2380_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm11_7 [3]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2381_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm11_7 [4]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2382_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2383_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm24_20 [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2384_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm24_20 [2]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2385_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm24_20 [3]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2386_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm24_20 [4]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2387_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2388_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2389_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [2]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2390_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [3]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2391_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [4]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2392_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm30_25 [5]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2393_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_1.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2394_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2395_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [2]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2396_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [3]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2397_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [4]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2398_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [5]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2399_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [6]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2400_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [7]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2401_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [8]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2402_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1367_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2403_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_1.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .O(_1367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2404_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(_1322_[1]),
    .I2(_1322_[2]),
    .O(_0580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2405_ (
    .I0(\corescorecore.core_1.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]),
    .I2(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_1322_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2406_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I3(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1322_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2407_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(_1365_[1]),
    .I2(_1322_[2]),
    .O(_0581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2408_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]),
    .I2(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_1365_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2409_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(_1323_[1]),
    .I2(_1322_[2]),
    .O(_0582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2410_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]),
    .I2(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_1323_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2411_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(_1325_[1]),
    .I2(_1322_[2]),
    .O(_0583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2412_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]),
    .I2(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_1325_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2413_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]),
    .I2(_1322_[2]),
    .I3(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .O(_0584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2414_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hacc5)
  ) _2415_ (
    .I0(_1179_[0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.lt_r ),
    .I2(_0905_),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .O(\corescorecore.core_1.serving.cpu.alu.result_lt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf011)
  ) _2416_ (
    .I0(_1033_[0]),
    .I1(_1033_[1]),
    .I2(_1033_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_0905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2417_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_1.serving.cpu.decode.imm11_7 [0]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .I3(_1032_[3]),
    .O(_1033_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2418_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .O(_1032_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2419_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_1.serving.cpu.decode.signbit ),
    .O(_1033_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2420_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.rdata1 [0]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .O(_1033_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _2421_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .O(_1179_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2422_ (
    .I0(_1119_[0]),
    .I1(_1119_[1]),
    .I2(\corescorecore.core_1.serving.cpu.bufreg.c_r ),
    .O(\corescorecore.core_1.serving.cpu.bufreg.q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2423_ (
    .I0(_1033_[0]),
    .I1(_1033_[1]),
    .I2(_1118_[2]),
    .I3(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1119_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2424_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(_1034_[1]),
    .I3(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .O(_1118_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2425_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [0]),
    .I2(_1031_[2]),
    .O(_1034_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2426_ (
    .I0(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .I1(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .O(_1031_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2427_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .O(_1119_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2428_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_buf ),
    .I1(\corescorecore.core_1.serving.cpu.bufreg.q ),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I3(_1120_[3]),
    .O(_0551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h41be)
  ) _2429_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(_1034_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0905_),
    .O(\corescorecore.core_1.serving.cpu.alu.shamt_ser )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2430_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [0]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [9]),
    .O(_0585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2431_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [1]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [10]),
    .O(_0596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2432_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [11]),
    .O(_0607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2433_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [12]),
    .O(_0610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2434_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [13]),
    .O(_0611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2435_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [14]),
    .O(_0612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2436_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [15]),
    .O(_0613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2437_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.o_tlast ),
    .O(_0614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2438_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .O(_0615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2439_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .O(_0616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2440_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .O(_0586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2441_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .O(_0587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2442_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .O(_0588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2443_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .O(_0589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2444_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .O(_0590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2445_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .O(_0591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2446_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .O(_0592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2447_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .O(_0593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2448_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .O(_0594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2449_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .O(_0595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2450_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .O(_0597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2451_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .O(_0598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2452_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .O(_0599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2453_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .O(_0600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2454_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .O(_0601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2455_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .O(_0602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2456_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .O(_0603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2457_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .O(_0604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2458_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .O(_0605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2459_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .O(_0606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2460_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1008_[3]),
    .I2(_1009_[2]),
    .I3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .O(_0608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _2461_ (
    .I0(_1008_[3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .I2(_1033_[2]),
    .I3(_1009_[2]),
    .O(_0609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0b)
  ) _2462_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_1.serving.cpu.mem_if.dat_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2463_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.i_jump ),
    .I2(_1043_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heb00)
  ) _2464_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I1(_1042_[1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .I3(_1042_[3]),
    .O(_1043_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3335)
  ) _2465_ (
    .I0(_1041_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.result_lt ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .O(_1042_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2466_ (
    .I0(_0931_),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_4.serving.cpu.alu.eq_r ),
    .O(_1041_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2467_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I2(_1036_[2]),
    .O(_1042_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2468_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .O(_1036_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _2469_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .I3(_1130_[3]),
    .O(\corescorecore.core_1.serving.ram.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2470_ (
    .I0(_1007_[0]),
    .I1(_1027_[3]),
    .I2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .I3(_0994_),
    .O(_1130_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2471_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.o_waddr [0]),
    .I1(\corescorecore.core_1.serving.ram.bsel [0]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.waddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2472_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.o_waddr [1]),
    .I1(\corescorecore.core_1.serving.ram.bsel [1]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.waddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2473_ (
    .I0(\corescorecore.core_1.serving.ram.wb_en ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]),
    .I3(_1044_[3]),
    .O(\corescorecore.core_1.serving.ram.waddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2474_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_1044_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2475_ (
    .I0(\corescorecore.core_1.serving.ram.wb_en ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]),
    .I3(_1140_[3]),
    .O(\corescorecore.core_1.serving.ram.waddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2476_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_1140_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2477_ (
    .I0(\corescorecore.core_1.serving.ram.wb_en ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]),
    .I3(_1136_[3]),
    .O(\corescorecore.core_1.serving.ram.waddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2478_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_1136_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2479_ (
    .I0(\corescorecore.core_1.serving.ram.wb_en ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(_1037_[3]),
    .O(\corescorecore.core_1.serving.ram.waddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2480_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_1037_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2481_ (
    .I0(\corescorecore.core_1.serving.ram.wb_en ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]),
    .I3(_1035_[3]),
    .O(\corescorecore.core_1.serving.ram.waddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2482_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(_1007_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_1035_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2483_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [0]),
    .I2(_0995_[0]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2484_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]),
    .I2(_0995_[1]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2485_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]),
    .I2(_0995_[2]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2486_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]),
    .I2(_0995_[3]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2487_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]),
    .I2(_0995_[4]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2488_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]),
    .I2(_0995_[5]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2489_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]),
    .I2(_0995_[6]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _2490_ (
    .I0(_1280_[0]),
    .I1(_1280_[1]),
    .I2(_1120_[3]),
    .I3(_1280_[3]),
    .O(\corescorecore.core_1.serving.cpu.o_wdata0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6900)
  ) _2491_ (
    .I0(_1139_[0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_1.serving.cpu.alu.add_cy_r ),
    .I3(_1139_[3]),
    .O(_1280_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d82)
  ) _2492_ (
    .I0(_1034_[0]),
    .I1(_1034_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0905_),
    .O(_1139_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2493_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_sh_signed ),
    .O(_1034_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2494_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .O(_1139_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _2495_ (
    .I0(_1135_[0]),
    .I1(_1135_[1]),
    .I2(_1135_[2]),
    .I3(_1135_[3]),
    .O(_1280_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _2496_ (
    .I0(_1134_[0]),
    .I1(_1051_[0]),
    .I2(_1028_[3]),
    .I3(\corescorecore.core_1.serving.cpu.ctrl.en_pc_r ),
    .O(_1135_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2497_ (
    .I0(_1030_[0]),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .O(_1134_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _2498_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .I2(_1029_[2]),
    .I3(\corescorecore.core_1.serving.cpu.ctrl.pc ),
    .O(_1030_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3e)
  ) _2499_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .O(_1029_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2500_ (
    .I0(_1033_[1]),
    .I1(_1033_[0]),
    .I2(_1050_[2]),
    .I3(_1050_[3]),
    .O(_1051_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2501_ (
    .I0(_1028_[3]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_buf ),
    .O(_1050_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2502_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .O(_1028_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _2503_ (
    .I0(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .I2(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .I3(_1028_[3]),
    .O(_1050_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2504_ (
    .I0(_1132_[0]),
    .I1(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .O(_1135_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2505_ (
    .I0(_1131_[0]),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .O(_1132_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2506_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [2]),
    .I2(_1031_[2]),
    .O(_1131_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _2507_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.mem_if.signbit ),
    .I2(\corescorecore.core_1.serving.cpu.mem_if.dat_cur ),
    .I3(\corescorecore.core_1.serving.cpu.mem_if.dat_valid ),
    .O(_1135_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2508_ (
    .I0(_1137_[3]),
    .I1(_1279_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I3(_1279_[3]),
    .O(_1280_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _2509_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.result_lt_r ),
    .I1(_1034_[1]),
    .I2(_1127_[1]),
    .I3(_1138_[3]),
    .O(_1279_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2510_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.shift.signbit ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_buf ),
    .I2(_1137_[2]),
    .I3(_1137_[3]),
    .O(_1138_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2511_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.alu.shift.wrapped ),
    .O(_1137_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2512_ (
    .I0(_1278_[0]),
    .I1(_1278_[1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(_1279_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2513_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_1.serving.cpu.o_wdata0 ),
    .I2(_0995_[7]),
    .I3(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2514_ (
    .I0(\corescorecore.core_1.serving.raddr [0]),
    .I1(\corescorecore.core_1.serving.ram.bsel [0]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.raddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2515_ (
    .I0(\corescorecore.core_1.serving.raddr [1]),
    .I1(\corescorecore.core_1.serving.ram.bsel [1]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .O(\corescorecore.core_1.serving.ram.raddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2516_ (
    .I0(_1044_[3]),
    .I1(_1282_[1]),
    .O(\corescorecore.core_1.serving.ram.raddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2517_ (
    .I0(\corescorecore.core_1.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [0]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_1282_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2518_ (
    .I0(_1140_[3]),
    .I1(_1276_[1]),
    .O(\corescorecore.core_1.serving.ram.raddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2519_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [1]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_1276_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2520_ (
    .I0(_1136_[3]),
    .I1(_1314_[1]),
    .O(\corescorecore.core_1.serving.ram.raddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2521_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [2]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_1314_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2522_ (
    .I0(_1037_[3]),
    .I1(_1281_[1]),
    .O(\corescorecore.core_1.serving.ram.raddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2523_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [3]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_1281_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2524_ (
    .I0(_1035_[3]),
    .I1(_1274_[1]),
    .O(\corescorecore.core_1.serving.ram.raddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2525_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [4]),
    .I2(\corescorecore.core_1.serving.ram.wb_en ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .O(_1274_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2526_ (
    .I0(_1315_[0]),
    .I1(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]),
    .O(_0858_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2527_ (
    .I0(\clkgen.i_rstn ),
    .I1(\clkgen.usr_pll_lock_1 ),
    .O(_1277_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2528_ (
    .I0(_1277_[0]),
    .I1(\clkgen.rst_reg1 ),
    .O(_0333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2529_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm11_7 [1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2530_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm11_7 [2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2531_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm11_7 [3]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2532_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm11_7 [4]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2533_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2534_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm24_20 [1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2535_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm24_20 [2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2536_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm24_20 [3]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2537_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm24_20 [4]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2538_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [0]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2539_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2540_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2541_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [3]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2542_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [4]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2543_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm30_25 [5]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2544_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(\corescorecore.core_0.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2545_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2546_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2547_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [3]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2548_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [4]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2549_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [5]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2550_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [6]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2551_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [7]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2552_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [8]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2553_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1141_[1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2554_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.imm24_20 [0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.signbit ),
    .I2(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .O(_1141_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2555_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(_1074_[1]),
    .I2(_1074_[2]),
    .O(_0503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2556_ (
    .I0(\corescorecore.core_0.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]),
    .I2(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_1074_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2557_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I3(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1074_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2558_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(_1275_[1]),
    .I2(_1074_[2]),
    .O(_0504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2559_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]),
    .I2(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_1275_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2560_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(_1142_[1]),
    .I2(_1074_[2]),
    .O(_0505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2561_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]),
    .I2(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_1142_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2562_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(_1316_[1]),
    .I2(_1074_[2]),
    .O(_0506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2563_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]),
    .I2(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_1316_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2564_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]),
    .I2(_1074_[2]),
    .I3(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .O(_0507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2565_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2566_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tvalid_reg ),
    .I1(_1162_[0]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1283_[3]),
    .O(_0336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2567_ (
    .I0(_1161_[0]),
    .I1(_1059_[0]),
    .I2(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .I3(_1161_[3]),
    .O(_1162_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2568_ (
    .I0(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .I1(\corescorecore.axis_mux.arb_inst.grant_valid ),
    .O(_1161_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h2c)
  ) _2569_ (
    .I0(\corescorecore.axis_mux.m_axis_tvalid ),
    .I1(\corescorecore.axis_mux.m_axis_tready ),
    .I2(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .O(_1283_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2570_ (
    .I0(_1073_[0]),
    .I1(_1073_[1]),
    .I2(\corescorecore.core_0.serving.cpu.bufreg.c_r ),
    .O(\corescorecore.core_0.serving.cpu.bufreg.q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2571_ (
    .I0(_1017_[0]),
    .I1(_1017_[1]),
    .I2(_1072_[2]),
    .I3(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1073_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2572_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(_1071_[2]),
    .I3(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .O(_1072_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2573_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [0]),
    .I2(_1070_[2]),
    .O(_1071_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2574_ (
    .I0(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .I1(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .O(_1070_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2575_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .O(_1073_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2576_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_buf ),
    .I1(\corescorecore.core_0.serving.cpu.bufreg.q ),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I3(_1011_[0]),
    .O(_0474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h41be)
  ) _2577_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(_1071_[2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0878_),
    .O(\corescorecore.core_0.serving.cpu.alu.shamt_ser )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2578_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [0]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [1]),
    .O(_0508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2579_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [1]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [2]),
    .O(_0519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2580_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [3]),
    .O(_0530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2581_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [4]),
    .O(_0533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2582_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [5]),
    .O(_0534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2583_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [6]),
    .O(_0535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2584_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.axis_mux.s_axis_tdata [7]),
    .O(_0536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2585_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.o_tlast ),
    .O(_0537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2586_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .O(_0538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2587_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .O(_0539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2588_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .O(_0509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2589_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .O(_0510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2590_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .O(_0511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2591_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .O(_0512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2592_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .O(_0513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2593_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .O(_0514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2594_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .O(_0515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2595_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .O(_0516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2596_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .O(_0517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2597_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .O(_0518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2598_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .O(_0520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2599_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .O(_0521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2600_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .O(_0522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2601_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .O(_0523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2602_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .O(_0524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2603_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .O(_0525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2604_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .O(_0526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2605_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .O(_0527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2606_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .O(_0528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2607_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .O(_0529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf888)
  ) _2608_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1004_[3]),
    .I2(_1005_[2]),
    .I3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .O(_0531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _2609_ (
    .I0(_1004_[3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .I2(_1017_[2]),
    .I3(_1005_[2]),
    .O(_0532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0b)
  ) _2610_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_0.serving.cpu.mem_if.dat_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff80)
  ) _2611_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.wen0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wtrig0 ),
    .I2(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .I3(_1250_[3]),
    .O(\corescorecore.core_0.serving.ram.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2612_ (
    .I0(_1003_[0]),
    .I1(_1067_[3]),
    .I2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .I3(_0992_),
    .O(_1250_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2613_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.o_waddr [0]),
    .I1(\corescorecore.core_0.serving.ram.bsel [0]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.waddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2614_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.o_waddr [1]),
    .I1(\corescorecore.core_0.serving.ram.bsel [1]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.waddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2615_ (
    .I0(\corescorecore.core_0.serving.ram.wb_en ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]),
    .I3(_1166_[3]),
    .O(\corescorecore.core_0.serving.ram.waddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2616_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_1166_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2617_ (
    .I0(\corescorecore.core_0.serving.ram.wb_en ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]),
    .I3(_1248_[3]),
    .O(\corescorecore.core_0.serving.ram.waddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2618_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_1248_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2619_ (
    .I0(\corescorecore.core_0.serving.ram.wb_en ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]),
    .I3(_1165_[0]),
    .O(\corescorecore.core_0.serving.ram.waddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2620_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_1165_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2621_ (
    .I0(\corescorecore.core_0.serving.ram.wb_en ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(_1164_[3]),
    .O(\corescorecore.core_0.serving.ram.waddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2622_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_1164_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2623_ (
    .I0(\corescorecore.core_0.serving.ram.wb_en ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]),
    .I3(_1167_[0]),
    .O(\corescorecore.core_0.serving.ram.waddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _2624_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(_1003_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_1167_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2625_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [0]),
    .I2(_0993_[0]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2626_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]),
    .I2(_0993_[1]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2627_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]),
    .I2(_0993_[2]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2628_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]),
    .I2(_0993_[3]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2629_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]),
    .I2(_0993_[4]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2630_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]),
    .I2(_0993_[5]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2631_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]),
    .I2(_0993_[6]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _2632_ (
    .I0(_1158_[0]),
    .I1(_1158_[1]),
    .I2(_1011_[0]),
    .I3(_1158_[3]),
    .O(\corescorecore.core_0.serving.cpu.o_wdata0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6900)
  ) _2633_ (
    .I0(_1157_[0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_0.serving.cpu.alu.add_cy_r ),
    .I3(_1157_[3]),
    .O(_1158_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h7d82)
  ) _2634_ (
    .I0(_1156_[0]),
    .I1(_1071_[2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .I3(_0878_),
    .O(_1157_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2635_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_sh_signed ),
    .O(_1156_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2636_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .O(_1157_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h000d)
  ) _2637_ (
    .I0(_1015_[0]),
    .I1(_1155_[1]),
    .I2(_1155_[2]),
    .I3(_1155_[3]),
    .O(_1158_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h6000)
  ) _2638_ (
    .I0(_1153_[0]),
    .I1(_1153_[1]),
    .I2(_1149_[3]),
    .I3(\corescorecore.core_0.serving.cpu.ctrl.en_pc_r ),
    .O(_1155_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2639_ (
    .I0(_1152_[0]),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .O(_1153_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _2640_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .I2(_1151_[2]),
    .I3(\corescorecore.core_0.serving.cpu.ctrl.pc ),
    .O(_1152_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h3e)
  ) _2641_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .O(_1151_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2642_ (
    .I0(_1017_[1]),
    .I1(_1017_[0]),
    .I2(_1150_[2]),
    .I3(_1150_[3]),
    .O(_1153_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2643_ (
    .I0(_1149_[3]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_buf ),
    .O(_1150_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2644_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .O(_1149_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _2645_ (
    .I0(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .I2(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .I3(_1149_[3]),
    .O(_1150_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2646_ (
    .I0(_1154_[0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .O(_1155_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2647_ (
    .I0(_1143_[0]),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .O(_1154_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2648_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [2]),
    .I2(_1070_[2]),
    .O(_1143_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0fbb)
  ) _2649_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.mem_if.signbit ),
    .I2(\corescorecore.core_0.serving.cpu.mem_if.dat_cur ),
    .I3(\corescorecore.core_0.serving.cpu.mem_if.dat_valid ),
    .O(_1155_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hbf00)
  ) _2650_ (
    .I0(_1011_[1]),
    .I1(_1147_[1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I3(_1147_[3]),
    .O(_1158_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _2651_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.result_lt_r ),
    .I1(_1071_[2]),
    .I2(_1010_[1]),
    .I3(_1145_[3]),
    .O(_1147_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2652_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.shift.signbit ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_buf ),
    .I2(_1144_[2]),
    .I3(_1011_[1]),
    .O(_1145_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2653_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.alu.shift.wrapped ),
    .O(_1144_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2654_ (
    .I0(_1146_[0]),
    .I1(_1146_[1]),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(_1147_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf044)
  ) _2655_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .I1(\corescorecore.core_0.serving.cpu.o_wdata0 ),
    .I2(_0993_[7]),
    .I3(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2656_ (
    .I0(\corescorecore.core_0.serving.raddr [0]),
    .I1(\corescorecore.core_0.serving.ram.bsel [0]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.raddr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2657_ (
    .I0(\corescorecore.core_0.serving.raddr [1]),
    .I1(\corescorecore.core_0.serving.ram.bsel [1]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .O(\corescorecore.core_0.serving.ram.raddr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2658_ (
    .I0(_1166_[3]),
    .I1(_1317_[1]),
    .O(\corescorecore.core_0.serving.ram.raddr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2659_ (
    .I0(\corescorecore.core_0.serving.cpu.csr_imm ),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [0]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_1317_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2660_ (
    .I0(_1248_[3]),
    .I1(_1249_[1]),
    .O(\corescorecore.core_0.serving.ram.raddr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2661_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [1]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_1249_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2662_ (
    .I0(_1165_[0]),
    .I1(_1165_[1]),
    .O(\corescorecore.core_0.serving.ram.raddr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2663_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [2]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_1165_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2664_ (
    .I0(_1164_[3]),
    .I1(_1318_[1]),
    .O(\corescorecore.core_0.serving.ram.raddr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2665_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [3]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_1318_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2666_ (
    .I0(_1167_[0]),
    .I1(_1167_[1]),
    .O(\corescorecore.core_0.serving.ram.raddr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2667_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [4]),
    .I2(\corescorecore.core_0.serving.ram.wb_en ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_1167_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2668_ (
    .I0(_1160_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2669_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant [0]),
    .I2(_1063_[3]),
    .I3(_1159_[3]),
    .O(_1160_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2670_ (
    .I0(\corescorecore.core_1.serving.cpu.ctrl.pc ),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2671_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2672_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2673_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2674_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\corescorecore.axis_mux.m_axis_tvalid ),
    .I2(_1247_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcec0)
  ) _2675_ (
    .I0(\corescorecore.axis_mux.temp_m_axis_tvalid_reg ),
    .I1(_1162_[0]),
    .I2(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .I3(\corescorecore.axis_mux.m_axis_tready ),
    .O(_1247_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2676_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2677_ (
    .I0(_1163_[0]),
    .I1(\clkgen.o_rst_core ),
    .O(_0334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2678_ (
    .I0(_1162_[0]),
    .I1(\corescorecore.axis_mux.m_axis_tvalid ),
    .I2(\corescorecore.axis_mux.temp_m_axis_tvalid_reg ),
    .I3(\corescorecore.axis_mux.m_axis_tready ),
    .O(_1163_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2679_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.o_waddr [1]),
    .I1(_0902_[4]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .O(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2680_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.o_waddr [0]),
    .I1(_0902_[3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .O(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2681_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(_0899_[1]),
    .O(_0317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2682_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(_0899_[4]),
    .O(_0320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2683_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .I1(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2684_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[5]),
    .O(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2685_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I1(_0881_[4]),
    .O(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2686_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2687_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I1(_1189_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2688_ (
    .I0(_1154_[0]),
    .I1(_1188_[1]),
    .I2(\corescorecore.core_0.serving.cpu.ctrl.i_jump ),
    .O(_1189_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2689_ (
    .I0(_1153_[0]),
    .I1(_1153_[1]),
    .I2(\corescorecore.core_0.serving.cpu.ctrl.en_pc_r ),
    .O(_1188_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2690_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2691_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2692_ (
    .I0(_1062_[1]),
    .I1(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .I2(_1186_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2693_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .I1(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]),
    .I2(_1117_[0]),
    .I3(_1063_[3]),
    .O(_1186_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2694_ (
    .I0(\corescorecore.axis_mux.arb_inst.masked_request_index [1]),
    .I1(_1117_[0]),
    .O(_0862_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2695_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2696_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2697_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2698_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1002_[0]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2699_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt_r [1]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _2700_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt_r [0]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2701_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2702_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2703_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wcnt [2]),
    .I1(_0923_[2]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2704_ (
    .I0(\corescorecore.core_1.serving.rf_ram_if.wcnt [1]),
    .I1(_0923_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2705_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2706_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2707_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2708_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(_0920_[4]),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2709_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2710_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .I1(_1175_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2711_ (
    .I0(_1132_[0]),
    .I1(_1172_[1]),
    .I2(\corescorecore.core_1.serving.cpu.ctrl.i_jump ),
    .O(_1175_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2712_ (
    .I0(_1134_[0]),
    .I1(_1051_[0]),
    .I2(\corescorecore.core_1.serving.cpu.ctrl.en_pc_r ),
    .O(_1172_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2713_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2714_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfff4)
  ) _2715_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_ack ),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.en_pc_r ),
    .I2(_1006_[0]),
    .I3(\clkgen.o_rst_core ),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2716_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2717_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1081_[0]),
    .O(_0365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2718_ (
    .I0(\corescorecore.core_1.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2719_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.i_jump ),
    .I2(_1183_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heb00)
  ) _2720_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I1(_1181_[1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .I3(_1181_[3]),
    .O(_1183_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3335)
  ) _2721_ (
    .I0(_1180_[0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.result_lt ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .O(_1181_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2722_ (
    .I0(_0905_),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_1.serving.cpu.alu.eq_r ),
    .O(_1180_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2723_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I2(_1178_[2]),
    .O(_1181_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2724_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .O(_1178_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2725_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I1(_1174_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .I3(_1174_[3]),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2726_ (
    .I0(\corescorecore.core_1.serving.cpu.state.stage_two_pending ),
    .I1(\corescorecore.core_1.serving.cpu.i_rf_ready ),
    .O(_1174_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2727_ (
    .I0(_1169_[2]),
    .I1(_1135_[0]),
    .I2(_1170_[0]),
    .O(_1174_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2728_ (
    .I0(\emitter.cnt [9]),
    .I1(\emitter.data [1]),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2729_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\corescorecore.axis_mux.m_axis_tvalid ),
    .I2(\emitter.data [9]),
    .I3(\emitter.cnt [9]),
    .O(_0332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2730_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2731_ (
    .I0(\corescorecore.core_2.serving.rf_ram_if.o_waddr [1]),
    .I1(_0946_[4]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2732_ (
    .I0(\clkgen.o_rst_core ),
    .I1(_1057_[1]),
    .I2(_1045_[1]),
    .I3(_1025_[2]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2733_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2734_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2735_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2736_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [1]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2737_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [2]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2738_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2739_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [4]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2740_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [5]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2741_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata1 [6]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .O(_0396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2742_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2743_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2744_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2745_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1095_[0]),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2746_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2747_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt_r [3]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [0]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2748_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.i_jump ),
    .I2(_1320_[2]),
    .I3(\clkgen.o_rst_core ),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'heb00)
  ) _2749_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I1(_1187_[1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .I3(_1187_[3]),
    .O(_1320_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h3335)
  ) _2750_ (
    .I0(_1185_[0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.result_lt ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .O(_1187_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h60)
  ) _2751_ (
    .I0(_0924_),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_2.serving.cpu.alu.eq_r ),
    .O(_1185_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2752_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I2(_1173_[2]),
    .O(_1187_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2753_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .O(_1173_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2754_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2755_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2756_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2757_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2758_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I1(\corescorecore.core_2.serving.cpu.i_rf_ready ),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2759_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2760_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[9]),
    .O(_0128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0eee)
  ) _2761_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wreq_r ),
    .I2(_1182_[2]),
    .I3(\corescorecore.core_3.serving.rf_ram_if.o_waddr [1]),
    .O(_0118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2762_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wcnt [0]),
    .I1(\corescorecore.core_3.serving.rf_ram_if.wcnt [2]),
    .I2(\corescorecore.core_3.serving.rf_ram_if.o_waddr [0]),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wcnt [1]),
    .O(_1182_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hfe)
  ) _2763_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\emitter.cnt [9]),
    .I2(_0874_[2]),
    .O(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2764_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.o_waddr [0]),
    .I1(_0956_[3]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2765_ (
    .I0(\corescorecore.core_3.serving.rf_ram_if.wcnt [1]),
    .I1(_0956_[1]),
    .I2(\clkgen.o_rst_core ),
    .I3(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2766_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [1]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2767_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [2]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2768_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [3]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2769_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [4]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2770_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [5]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2771_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [6]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2772_ (
    .I0(\corescorecore.core_0.serving.rf_ram_if.rdata0 [7]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .I2(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .O(_0390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2773_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2774_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1089_[0]),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2775_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .I2(\clkgen.o_rst_core ),
    .I3(_1006_[0]),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2776_ (
    .I0(\corescorecore.axis_mux.m_axis_tvalid ),
    .I1(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .I2(\corescorecore.axis_mux.m_axis_tready ),
    .O(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2777_ (
    .I0(\corescorecore.core_0.serving.cpu.mem_if.tmp [2]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .I2(_1005_[2]),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2778_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2779_ (
    .I0(\corescorecore.core_1.serving.cpu.mem_if.tmp [2]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .I2(_1009_[2]),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2780_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2781_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2782_ (
    .I0(\corescorecore.core_2.serving.cpu.mem_if.tmp [2]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .I2(_1104_[1]),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2783_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2784_ (
    .I0(\corescorecore.core_4.serving.cpu.mem_if.tmp [2]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .I2(_1255_[1]),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2785_ (
    .I0(\corescorecore.core_3.serving.cpu.mem_if.tmp [2]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .I2(_1092_[1]),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2786_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2787_ (
    .I0(\corescorecore.core_4.serving.ram.bsel [1]),
    .I1(\corescorecore.core_4.serving.ram.bsel [0]),
    .O(_0374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2788_ (
    .I0(\corescorecore.core_4.serving.ram.bsel [0]),
    .I1(\corescorecore.core_4.serving.ram.bsel [1]),
    .O(_0375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2789_ (
    .I0(\corescorecore.core_4.serving.ram.bsel [0]),
    .I1(\corescorecore.core_4.serving.ram.bsel [1]),
    .O(_1202_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2790_ (
    .I0(\corescorecore.core_3.serving.ram.bsel [1]),
    .I1(\corescorecore.core_3.serving.ram.bsel [0]),
    .O(_0376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2791_ (
    .I0(\corescorecore.core_3.serving.ram.bsel [0]),
    .I1(\corescorecore.core_3.serving.ram.bsel [1]),
    .O(_0377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2792_ (
    .I0(\corescorecore.core_3.serving.ram.bsel [0]),
    .I1(\corescorecore.core_3.serving.ram.bsel [1]),
    .O(_1194_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2793_ (
    .I0(\corescorecore.core_2.serving.ram.bsel [1]),
    .I1(\corescorecore.core_2.serving.ram.bsel [0]),
    .O(_0378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2794_ (
    .I0(\corescorecore.core_2.serving.ram.bsel [0]),
    .I1(\corescorecore.core_2.serving.ram.bsel [1]),
    .O(_0379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2795_ (
    .I0(\corescorecore.core_2.serving.ram.bsel [0]),
    .I1(\corescorecore.core_2.serving.ram.bsel [1]),
    .O(_1213_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2796_ (
    .I0(\corescorecore.axis_mux.m_axis_tready ),
    .I1(\corescorecore.axis_mux.m_axis_tvalid ),
    .I2(\emitter.cnt [9]),
    .O(_0001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2797_ (
    .I0(\corescorecore.core_1.serving.ram.bsel [1]),
    .I1(\corescorecore.core_1.serving.ram.bsel [0]),
    .O(_0380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2798_ (
    .I0(\corescorecore.core_1.serving.ram.bsel [0]),
    .I1(\corescorecore.core_1.serving.ram.bsel [1]),
    .O(_0381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2799_ (
    .I0(\corescorecore.core_1.serving.ram.bsel [0]),
    .I1(\corescorecore.core_1.serving.ram.bsel [1]),
    .O(_1246_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2800_ (
    .I0(\corescorecore.core_0.serving.ram.bsel [1]),
    .I1(\corescorecore.core_0.serving.ram.bsel [0]),
    .O(_0382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2801_ (
    .I0(\corescorecore.core_0.serving.ram.bsel [0]),
    .I1(\corescorecore.core_0.serving.ram.bsel [1]),
    .O(_0383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h7)
  ) _2802_ (
    .I0(\corescorecore.core_0.serving.ram.bsel [0]),
    .I1(\corescorecore.core_0.serving.ram.bsel [1]),
    .O(_1219_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2803_ (
    .I0(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I1(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .O(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2804_ (
    .I0(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I1(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .O(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2805_ (
    .I0(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I1(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .O(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2806_ (
    .I0(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I1(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .O(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2807_ (
    .I0(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I1(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .O(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2808_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .O(_0848_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2809_ (
    .I0(\corescorecore.core_4.serving.cpu.state.stage_two_req ),
    .I1(_1196_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(\corescorecore.core_4.serving.cpu.bufreg_hold )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _2810_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]),
    .I1(_1191_[1]),
    .I2(_1191_[2]),
    .I3(_1081_[0]),
    .O(\corescorecore.core_4.serving.cpu.o_wen0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2811_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]),
    .O(_1191_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2812_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .O(_1191_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _2813_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_4.serving.cpu.state.o_cnt_r [0]),
    .I2(_1203_[2]),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .O(\corescorecore.core_4.serving.cpu.alu.i_shamt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2814_ (
    .I0(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .I2(\corescorecore.core_4.serving.cpu.state.o_cnt_r [1]),
    .I3(_1203_[2]),
    .O(_0781_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2815_ (
    .I0(_1204_[1]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .O(_0780_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2816_ (
    .I0(_1263_[0]),
    .I1(_1263_[1]),
    .I2(\corescorecore.core_4.serving.cpu.bufreg.c_r ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .O(_0779_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2817_ (
    .I0(_1210_[0]),
    .I1(_1210_[1]),
    .I2(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .I3(_1081_[0]),
    .O(_0784_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2818_ (
    .I0(_1206_[0]),
    .I1(\corescorecore.core_4.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .I3(_1081_[0]),
    .O(_0783_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2819_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_sh_signed ),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .O(_0778_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2820_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_4.serving.cpu.alu.shamt_msb ),
    .I2(\corescorecore.core_4.serving.cpu.alu.shift.cnt [5]),
    .O(_0777_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2821_ (
    .I0(_1041_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0775_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2822_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.result_lt ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0776_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _2823_ (
    .I0(_0931_),
    .I1(_1204_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .O(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2824_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy ),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd400)
  ) _2825_ (
    .I0(_1205_[0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_4.serving.cpu.alu.add_cy_r ),
    .I3(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0773_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _2826_ (
    .I0(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2827_ (
    .I0(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I2(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2828_ (
    .I0(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2829_ (
    .I0(_1202_[0]),
    .I1(\corescorecore.core_4.serving.ram.wb_en ),
    .O(_0849_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2830_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .I3(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .O(_0771_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2831_ (
    .I0(\corescorecore.core_3.serving.cpu.state.stage_two_req ),
    .I1(_1087_[2]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(\corescorecore.core_3.serving.cpu.bufreg_hold )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _2832_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]),
    .I1(_1321_[1]),
    .I2(_1321_[2]),
    .I3(_1089_[0]),
    .O(\corescorecore.core_3.serving.cpu.o_wen0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2833_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]),
    .O(_1321_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2834_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .O(_1321_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _2835_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [0]),
    .I2(_1129_[2]),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .O(\corescorecore.core_3.serving.cpu.alu.i_shamt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2836_ (
    .I0(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_3.serving.cpu.state.o_cnt_r [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .I3(_1129_[2]),
    .O(_0704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2837_ (
    .I0(_1190_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .O(_0703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2838_ (
    .I0(_1305_[0]),
    .I1(_1305_[1]),
    .I2(\corescorecore.core_3.serving.cpu.bufreg.c_r ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .O(_0702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2839_ (
    .I0(_1125_[1]),
    .I1(_1124_[0]),
    .I2(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .I3(_1089_[0]),
    .O(_0707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2840_ (
    .I0(_1198_[0]),
    .I1(\corescorecore.core_3.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .I3(_1089_[0]),
    .O(_0706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2841_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_sh_signed ),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .O(_0701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2842_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_3.serving.cpu.alu.shamt_msb ),
    .I2(\corescorecore.core_3.serving.cpu.alu.shift.cnt [5]),
    .O(_0700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2843_ (
    .I0(_1245_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2844_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.result_lt ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _2845_ (
    .I0(_0950_),
    .I1(_1190_[0]),
    .I2(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .O(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2846_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy ),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd400)
  ) _2847_ (
    .I0(_1244_[0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_3.serving.cpu.alu.add_cy_r ),
    .I3(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _2848_ (
    .I0(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2849_ (
    .I0(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I2(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2850_ (
    .I0(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .I2(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2851_ (
    .I0(_1194_[0]),
    .I1(\corescorecore.core_3.serving.ram.wb_en ),
    .O(_0772_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2852_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .I2(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I3(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .O(_0694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2853_ (
    .I0(\corescorecore.core_2.serving.cpu.state.stage_two_req ),
    .I1(_1103_[2]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(\corescorecore.core_2.serving.cpu.bufreg_hold )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _2854_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]),
    .I1(_1228_[1]),
    .I2(_1228_[2]),
    .I3(_1095_[0]),
    .O(\corescorecore.core_2.serving.cpu.o_wen0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2855_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]),
    .I1(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]),
    .O(_1228_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2856_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .O(_1228_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _2857_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [0]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I3(_1214_[2]),
    .O(\corescorecore.core_2.serving.cpu.alu.i_shamt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2858_ (
    .I0(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_2.serving.cpu.state.o_cnt_r [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .I3(_1214_[2]),
    .O(_0627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2859_ (
    .I0(_1215_[1]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .O(_0626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2860_ (
    .I0(_1225_[0]),
    .I1(_1225_[1]),
    .I2(\corescorecore.core_2.serving.cpu.bufreg.c_r ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .O(_0625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2861_ (
    .I0(_1223_[0]),
    .I1(_1223_[1]),
    .I2(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .I3(_1095_[0]),
    .O(_0630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2862_ (
    .I0(_1257_[0]),
    .I1(\corescorecore.core_2.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .I3(_1095_[0]),
    .O(_0629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2863_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_sh_signed ),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .O(_0624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2864_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_2.serving.cpu.alu.shamt_msb ),
    .I2(\corescorecore.core_2.serving.cpu.alu.shift.cnt [5]),
    .O(_0623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2865_ (
    .I0(_1185_[0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2866_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.result_lt ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _2867_ (
    .I0(_0924_),
    .I1(_1215_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .O(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2868_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy ),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd400)
  ) _2869_ (
    .I0(_1227_[0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_2.serving.cpu.alu.add_cy_r ),
    .I3(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _2870_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2871_ (
    .I0(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I2(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2872_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2873_ (
    .I0(_1213_[0]),
    .I1(\corescorecore.core_2.serving.ram.wb_en ),
    .O(_0695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2874_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .I2(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .I3(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .O(_0617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2875_ (
    .I0(\corescorecore.core_1.serving.cpu.state.stage_two_req ),
    .I1(_1169_[2]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(\corescorecore.core_1.serving.cpu.bufreg_hold )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _2876_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]),
    .I1(_1218_[1]),
    .I2(_1218_[2]),
    .I3(_1006_[0]),
    .O(\corescorecore.core_1.serving.cpu.o_wen0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2877_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]),
    .I1(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]),
    .O(_1218_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2878_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .O(_1218_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _2879_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [0]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I3(_1031_[2]),
    .O(\corescorecore.core_1.serving.cpu.alu.i_shamt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2880_ (
    .I0(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_1.serving.cpu.state.o_cnt_r [1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .I3(_1031_[2]),
    .O(_0550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2881_ (
    .I0(_1034_[1]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .O(_0549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2882_ (
    .I0(_1119_[0]),
    .I1(_1119_[1]),
    .I2(\corescorecore.core_1.serving.cpu.bufreg.c_r ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .O(_0548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2883_ (
    .I0(_1051_[0]),
    .I1(_1030_[0]),
    .I2(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .I3(_1006_[0]),
    .O(_0553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2884_ (
    .I0(_1131_[0]),
    .I1(\corescorecore.core_1.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .I3(_1006_[0]),
    .O(_0552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2885_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_sh_signed ),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .O(_0547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2886_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_1.serving.cpu.alu.shamt_msb ),
    .I2(\corescorecore.core_1.serving.cpu.alu.shift.cnt [5]),
    .O(_0546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2887_ (
    .I0(_1180_[0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2888_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.result_lt ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _2889_ (
    .I0(_0905_),
    .I1(_1034_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .O(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2890_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy ),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd400)
  ) _2891_ (
    .I0(_1139_[0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_1.serving.cpu.alu.add_cy_r ),
    .I3(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _2892_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2893_ (
    .I0(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I2(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2894_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2895_ (
    .I0(_1246_[0]),
    .I1(\corescorecore.core_1.serving.ram.wb_en ),
    .O(_0618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2896_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt_r [2]),
    .I1(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .I2(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .I3(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .O(_0540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2897_ (
    .I0(\corescorecore.core_0.serving.cpu.state.stage_two_req ),
    .I1(_1013_[2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(\corescorecore.core_0.serving.cpu.bufreg_hold )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0b00)
  ) _2898_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]),
    .I1(_1326_[1]),
    .I2(_1326_[2]),
    .I3(_1002_[0]),
    .O(\corescorecore.core_0.serving.cpu.o_wen0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2899_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]),
    .I3(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]),
    .O(_1326_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2900_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .I1(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I3(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .O(_1326_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd000)
  ) _2901_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_0.serving.cpu.state.o_cnt_r [0]),
    .I2(_1070_[2]),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .O(\corescorecore.core_0.serving.cpu.alu.i_shamt_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2902_ (
    .I0(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .I2(\corescorecore.core_0.serving.cpu.state.o_cnt_r [1]),
    .I3(_1070_[2]),
    .O(_0473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2903_ (
    .I0(_1071_[2]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .O(_0472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2904_ (
    .I0(_1073_[0]),
    .I1(_1073_[1]),
    .I2(\corescorecore.core_0.serving.cpu.bufreg.c_r ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .O(_0471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2905_ (
    .I0(_1153_[1]),
    .I1(_1152_[0]),
    .I2(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .I3(_1002_[0]),
    .O(_0476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'he800)
  ) _2906_ (
    .I0(_1143_[0]),
    .I1(\corescorecore.core_0.serving.cpu.ctrl.pc ),
    .I2(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .I3(_1002_[0]),
    .O(_0475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2907_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_sh_signed ),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .O(_0470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2908_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .I1(\corescorecore.core_0.serving.cpu.alu.shamt_msb ),
    .I2(\corescorecore.core_0.serving.cpu.alu.shift.cnt [5]),
    .O(_0469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2909_ (
    .I0(_1020_[0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2910_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.result_lt ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'he8)
  ) _2911_ (
    .I0(_0878_),
    .I1(_1071_[2]),
    .I2(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .O(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2912_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy ),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hd400)
  ) _2913_ (
    .I0(_1157_[0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .I2(\corescorecore.core_0.serving.cpu.alu.add_cy_r ),
    .I3(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hff0e)
  ) _2914_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2915_ (
    .I0(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .I1(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I2(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hffe0)
  ) _2916_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .I1(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .I2(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .O(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2917_ (
    .I0(_1219_[0]),
    .I1(\corescorecore.core_0.serving.ram.wb_en ),
    .O(_0541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'he)
  ) _2918_ (
    .I0(_1217_[0]),
    .I1(\emitter.data [0]),
    .O(\emitter.o_uart_tx )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2919_ (
    .I0(\corescorecore.core_0.serving.ram.bsel [0]),
    .I1(\corescorecore.core_0.serving.ram.bsel [1]),
    .O(_0896_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2920_ (
    .I0(\corescorecore.core_3.serving.ram.bsel [0]),
    .I1(\corescorecore.core_3.serving.ram.bsel [1]),
    .O(_0910_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2921_ (
    .I0(\corescorecore.core_1.serving.ram.bsel [0]),
    .I1(\corescorecore.core_1.serving.ram.bsel [1]),
    .O(_0917_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2922_ (
    .I0(\corescorecore.core_4.serving.ram.bsel [0]),
    .I1(\corescorecore.core_4.serving.ram.bsel [1]),
    .O(_0886_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:33.26-33.73" *)
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2923_ (
    .I0(\corescorecore.core_2.serving.ram.bsel [0]),
    .I1(\corescorecore.core_2.serving.ram.bsel [1]),
    .O(_0940_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2924_ (
    .I0(_0931_),
    .O(\corescorecore.core_4.serving.cpu.alu.op_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2925_ (
    .I0(_0950_),
    .O(\corescorecore.core_3.serving.cpu.alu.op_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2926_ (
    .I0(_0924_),
    .O(\corescorecore.core_2.serving.cpu.alu.op_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2927_ (
    .I0(_0905_),
    .O(\corescorecore.core_1.serving.cpu.alu.op_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2928_ (
    .I0(_0878_),
    .O(\corescorecore.core_0.serving.cpu.alu.op_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2929_ (
    .I0(\corescorecore.core_0.serving.ram.bsel [0]),
    .O(_0895_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2930_ (
    .I0(\corescorecore.core_3.serving.ram.bsel [0]),
    .O(_0909_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2931_ (
    .I0(\corescorecore.core_1.serving.ram.bsel [0]),
    .O(_0916_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2932_ (
    .I0(\corescorecore.core_4.serving.ram.bsel [0]),
    .O(_0885_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2933_ (
    .I0(\corescorecore.core_2.serving.ram.bsel [0]),
    .O(_0939_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2934_ (
    .I0(_0868_[2]),
    .O(_0852_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:30.26-30.62" *)
  CC_LUT1 #(
    .INIT(2'h1)
  ) _2935_ (
    .I0(_0871_[2]),
    .O(_0856_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2936_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.shift.cnt [0]),
    .I1(\corescorecore.core_4.serving.cpu.alu.shamt [0]),
    .I2(\corescorecore.core_4.serving.cpu.alu.shift.cnt [1]),
    .I3(\corescorecore.core_4.serving.cpu.alu.shamt [1]),
    .O(_1238_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hb00b)
  ) _2937_ (
    .I0(\corescorecore.core_4.serving.cpu.alu.shamt [3]),
    .I1(\corescorecore.core_4.serving.cpu.alu.shift.cnt [3]),
    .I2(\corescorecore.core_4.serving.cpu.alu.shift.cnt [4]),
    .I3(\corescorecore.core_4.serving.cpu.alu.shamt [4]),
    .O(_1238_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2938_ (
    .I0(\corescorecore.core_4.serving.cpu.state.stage_two_pending ),
    .I1(_1238_[1]),
    .I2(_1238_[2]),
    .I3(_1238_[3]),
    .O(_1240_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2939_ (
    .I0(_1240_[0]),
    .I1(\corescorecore.core_4.serving.cpu.state.stage_two_req ),
    .I2(_1240_[2]),
    .I3(_1196_[1]),
    .O(_1255_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2940_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.shift.cnt [3]),
    .I1(\corescorecore.core_1.serving.cpu.alu.shamt [3]),
    .I2(\corescorecore.core_1.serving.cpu.alu.shift.cnt [4]),
    .I3(\corescorecore.core_1.serving.cpu.alu.shamt [4]),
    .O(_1168_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2941_ (
    .I0(\corescorecore.core_1.serving.cpu.alu.shift.cnt [0]),
    .I1(\corescorecore.core_1.serving.cpu.alu.shamt [0]),
    .I2(_1168_[2]),
    .I3(_1168_[3]),
    .O(_1169_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h7f)
  ) _2942_ (
    .I0(\corescorecore.core_1.serving.cpu.state.stage_two_pending ),
    .I1(_1169_[1]),
    .I2(_1169_[2]),
    .O(_1170_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _2943_ (
    .I0(_1170_[0]),
    .I1(\corescorecore.core_1.serving.cpu.state.stage_two_req ),
    .I2(_1170_[2]),
    .O(_1171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2944_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.shift.cnt [3]),
    .I1(\corescorecore.core_2.serving.cpu.alu.shamt [3]),
    .I2(\corescorecore.core_2.serving.cpu.alu.shift.cnt [4]),
    .I3(\corescorecore.core_2.serving.cpu.alu.shamt [4]),
    .O(_1102_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h2fff)
  ) _2945_ (
    .I0(_1104_[0]),
    .I1(_1104_[1]),
    .I2(_1104_[2]),
    .I3(_1104_[3]),
    .O(\corescorecore.core_2.serving.cpu.i_rf_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2946_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.shift.cnt [1]),
    .I1(\corescorecore.core_3.serving.cpu.alu.shamt [1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.shift.cnt [2]),
    .I3(\corescorecore.core_3.serving.cpu.alu.shamt [2]),
    .O(_1085_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2947_ (
    .I0(\corescorecore.core_3.serving.cpu.alu.shift.cnt [0]),
    .I1(\corescorecore.core_3.serving.cpu.alu.shamt [0]),
    .I2(_1085_[2]),
    .I3(_1085_[3]),
    .O(_1087_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h7f)
  ) _2948_ (
    .I0(\corescorecore.core_3.serving.cpu.state.stage_two_pending ),
    .I1(_1087_[1]),
    .I2(_1087_[2]),
    .O(_1088_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _2949_ (
    .I0(_1088_[0]),
    .I1(\corescorecore.core_3.serving.cpu.state.stage_two_req ),
    .I2(_1088_[2]),
    .O(_1092_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2950_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.shift.cnt [1]),
    .I1(\corescorecore.core_0.serving.cpu.alu.shamt [1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.shift.cnt [2]),
    .I3(\corescorecore.core_0.serving.cpu.alu.shamt [2]),
    .O(_1012_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2951_ (
    .I0(\corescorecore.core_0.serving.cpu.alu.shift.cnt [0]),
    .I1(\corescorecore.core_0.serving.cpu.alu.shamt [0]),
    .I2(_1012_[2]),
    .I3(_1012_[3]),
    .O(_1013_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h7f)
  ) _2952_ (
    .I0(\corescorecore.core_0.serving.cpu.state.stage_two_pending ),
    .I1(_1013_[1]),
    .I2(_1013_[2]),
    .O(_1014_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _2953_ (
    .I0(_1014_[0]),
    .I1(\corescorecore.core_0.serving.cpu.state.stage_two_req ),
    .I2(_1014_[2]),
    .O(_1015_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1c)
  ) _2954_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .O(_1232_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaac)
  ) _2955_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [0]),
    .I1(\corescorecore.core_4.serving.cpu.decode.signbit ),
    .I2(_1232_[2]),
    .I3(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .O(_1233_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2956_ (
    .I0(\corescorecore.core_4.serving.cpu.decode.imm7 ),
    .I1(_1233_[1]),
    .I2(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .I3(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .O(_1234_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2957_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1234_[1]),
    .I2(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .O(_0809_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2958_ (
    .I0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .I1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .I2(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .O(_1237_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _2959_ (
    .I0(\corescorecore.axis_mux.s_axis_tdata [32]),
    .I1(\corescorecore.core_4.o_tlast ),
    .I2(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .I3(_1237_[3]),
    .O(\corescorecore.core_4.serving.cpu.mem_if.dat_cur )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1c)
  ) _2960_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .O(_1229_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaac)
  ) _2961_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [0]),
    .I1(\corescorecore.core_3.serving.cpu.decode.signbit ),
    .I2(_1229_[2]),
    .I3(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .O(_1230_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2962_ (
    .I0(\corescorecore.core_3.serving.cpu.decode.imm7 ),
    .I1(_1230_[1]),
    .I2(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .I3(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .O(_1231_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2963_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1231_[1]),
    .I2(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .O(_0732_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2964_ (
    .I0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .I1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .I2(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .O(_1236_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _2965_ (
    .I0(\corescorecore.axis_mux.s_axis_tdata [24]),
    .I1(\corescorecore.core_3.o_tlast ),
    .I2(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .I3(_1236_[3]),
    .O(\corescorecore.core_3.serving.cpu.mem_if.dat_cur )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1c)
  ) _2966_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .O(_1109_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaac)
  ) _2967_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [0]),
    .I1(\corescorecore.core_2.serving.cpu.decode.signbit ),
    .I2(_1109_[2]),
    .I3(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .O(_1110_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2968_ (
    .I0(\corescorecore.core_2.serving.cpu.decode.imm7 ),
    .I1(_1110_[1]),
    .I2(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .I3(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .O(_1111_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2969_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1111_[1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .O(_0655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2970_ (
    .I0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .I1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .I2(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .O(_1235_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _2971_ (
    .I0(\corescorecore.axis_mux.s_axis_tdata [16]),
    .I1(\corescorecore.core_2.o_tlast ),
    .I2(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .I3(_1235_[3]),
    .O(\corescorecore.core_2.serving.cpu.mem_if.dat_cur )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1c)
  ) _2972_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .O(_1106_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaac)
  ) _2973_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [0]),
    .I1(\corescorecore.core_1.serving.cpu.decode.signbit ),
    .I2(_1106_[2]),
    .I3(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .O(_1107_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2974_ (
    .I0(\corescorecore.core_1.serving.cpu.decode.imm7 ),
    .I1(_1107_[1]),
    .I2(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .I3(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .O(_1108_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2975_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1108_[1]),
    .I2(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .O(_0578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2976_ (
    .I0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .I1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .I2(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .O(_1133_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _2977_ (
    .I0(\corescorecore.axis_mux.s_axis_tdata [8]),
    .I1(\corescorecore.core_1.o_tlast ),
    .I2(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .I3(_1133_[3]),
    .O(\corescorecore.core_1.serving.cpu.mem_if.dat_cur )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h1c)
  ) _2978_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .I1(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .O(_1098_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcaac)
  ) _2979_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [0]),
    .I1(\corescorecore.core_0.serving.cpu.decode.signbit ),
    .I2(_1098_[2]),
    .I3(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .O(_1241_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2980_ (
    .I0(\corescorecore.core_0.serving.cpu.decode.imm7 ),
    .I1(_1241_[1]),
    .I2(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .I3(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .O(_1242_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2981_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .I1(_1242_[1]),
    .I2(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .O(_0501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2982_ (
    .I0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .I1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .I2(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I3(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .O(_1148_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'hfc0a)
  ) _2983_ (
    .I0(\corescorecore.axis_mux.s_axis_tdata [0]),
    .I1(\corescorecore.core_0.o_tlast ),
    .I2(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .I3(_1148_[3]),
    .O(\corescorecore.core_0.serving.cpu.mem_if.dat_cur )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2984_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.shift.cnt [1]),
    .I1(\corescorecore.core_2.serving.cpu.alu.shamt [1]),
    .I2(\corescorecore.core_2.serving.cpu.alu.shift.cnt [2]),
    .I3(\corescorecore.core_2.serving.cpu.alu.shamt [2]),
    .O(_1102_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:39.26-39.95" *)
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _2985_ (
    .I0(\corescorecore.core_2.serving.cpu.alu.shift.cnt [0]),
    .I1(\corescorecore.core_2.serving.cpu.alu.shamt [0]),
    .I2(_1102_[2]),
    .I3(_1102_[3]),
    .O(_1103_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/lut_map.v:36.26-36.84" *)
  CC_LUT3 #(
    .INIT(8'h7f)
  ) _2986_ (
    .I0(\corescorecore.core_2.serving.cpu.state.stage_two_pending ),
    .I1(_1103_[1]),
    .I2(_1103_[2]),
    .O(_1104_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2987_ (
    .A(1'h1),
    .B(\corescorecore.axis_mux.arb_inst.masked_request_index [0]),
    .CI(1'h0),
    .CO(_0866_[1]),
    .S(_0868_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2988_ (
    .A(1'h0),
    .B(\corescorecore.axis_mux.arb_inst.masked_request_index [1]),
    .CI(_0866_[1]),
    .CO(_0866_[2]),
    .S(_0868_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2989_ (
    .A(1'h0),
    .B(\corescorecore.axis_mux.arb_inst.masked_request_index [2]),
    .CI(_0866_[2]),
    .CO(_0866_[3]),
    .S(_0868_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:123.51-123.75|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2990_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0866_[3]),
    .CO(_0867_[3]),
    .S(_0868_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2991_ (
    .A(1'h1),
    .B(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0]),
    .CI(1'h0),
    .CO(_0869_[1]),
    .S(_0871_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2992_ (
    .A(1'h0),
    .B(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1]),
    .CI(_0869_[1]),
    .CO(_0869_[2]),
    .S(_0871_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2993_ (
    .A(1'h0),
    .B(\corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2]),
    .CI(_0869_[2]),
    .CO(_0869_[3]),
    .S(_0871_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:132.51-132.68|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2994_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0869_[3]),
    .CO(_0870_[3]),
    .S(_0871_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2995_ (
    .A(\emitter.cnt [0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0872_[1]),
    .S(_0874_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2996_ (
    .A(\emitter.cnt [1]),
    .B(1'h1),
    .CI(_0872_[1]),
    .CO(_0872_[2]),
    .S(_0874_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2997_ (
    .A(\emitter.cnt [2]),
    .B(1'h1),
    .CI(_0872_[2]),
    .CO(_0872_[3]),
    .S(_0874_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2998_ (
    .A(\emitter.cnt [3]),
    .B(1'h1),
    .CI(_0872_[3]),
    .CO(_0872_[4]),
    .S(_0874_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _2999_ (
    .A(\emitter.cnt [4]),
    .B(1'h1),
    .CI(_0872_[4]),
    .CO(_0872_[5]),
    .S(_0874_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3000_ (
    .A(\emitter.cnt [5]),
    .B(1'h1),
    .CI(_0872_[5]),
    .CO(_0872_[6]),
    .S(_0874_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3001_ (
    .A(\emitter.cnt [6]),
    .B(1'h1),
    .CI(_0872_[6]),
    .CO(_0872_[7]),
    .S(_0874_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3002_ (
    .A(\emitter.cnt [7]),
    .B(1'h1),
    .CI(_0872_[7]),
    .CO(_0872_[8]),
    .S(_0874_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3003_ (
    .A(\emitter.cnt [8]),
    .B(1'h1),
    .CI(_0872_[8]),
    .CO(_0872_[9]),
    .S(_0874_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:37.16-37.21|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3004_ (
    .A(\emitter.cnt [9]),
    .B(1'h1),
    .CI(_0872_[9]),
    .CO(_0873_[9]),
    .S(_0874_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3005_ (
    .A(1'h1),
    .B(\corescorecore.core_4.serving.rf_ram_if.wcnt [0]),
    .CI(1'h0),
    .CO(_0875_[1]),
    .S(_0877_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3006_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.wcnt [1]),
    .CI(_0875_[1]),
    .CO(_0875_[2]),
    .S(_0877_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3007_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.wcnt [2]),
    .CI(_0875_[2]),
    .CO(_0875_[3]),
    .S(_0877_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3008_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.o_waddr [0]),
    .CI(_0875_[3]),
    .CO(_0875_[4]),
    .S(_0877_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3009_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.o_waddr [1]),
    .CI(_0875_[4]),
    .CO(_0876_[4]),
    .S(_0877_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3010_ (
    .A(1'h1),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [0]),
    .CI(1'h0),
    .CO(_0879_[1]),
    .S(_0881_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3011_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [1]),
    .CI(_0879_[1]),
    .CO(_0879_[2]),
    .S(_0881_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3012_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [2]),
    .CI(_0879_[2]),
    .CO(_0879_[3]),
    .S(_0881_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3013_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [3]),
    .CI(_0879_[3]),
    .CO(_0879_[4]),
    .S(_0881_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3014_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [4]),
    .CI(_0879_[4]),
    .CO(_0879_[5]),
    .S(_0881_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3015_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.alu.shift.cnt [5]),
    .CI(_0879_[5]),
    .CO(_0880_[5]),
    .S(_0881_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3016_ (
    .A(1'h1),
    .B(\corescorecore.core_4.serving.rf_ram_if.rcnt [0]),
    .CI(1'h0),
    .CO(_0882_[1]),
    .S(_0884_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3017_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.rcnt [1]),
    .CI(_0882_[1]),
    .CO(_0882_[2]),
    .S(_0884_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3018_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.rf_ram_if.rcnt [2]),
    .CI(_0882_[2]),
    .CO(_0882_[3]),
    .S(_0884_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3019_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.raddr [0]),
    .CI(_0882_[3]),
    .CO(_0882_[4]),
    .S(_0884_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3020_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.raddr [1]),
    .CI(_0882_[4]),
    .CO(_0883_[4]),
    .S(_0884_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3021_ (
    .A(\corescorecore.core_4.serving.cpu.state.o_cnt_r [3]),
    .B(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .CI(1'h0),
    .CO(_0887_[1]),
    .S(_0889_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3022_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .CI(_0887_[1]),
    .CO(_0887_[2]),
    .S(_0889_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3023_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .CI(_0887_[2]),
    .CO(_0888_[2]),
    .S(_0889_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3024_ (
    .A(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .B(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .CI(1'h0),
    .CO(_0890_[1]),
    .S(\corescorecore.core_0.serving.cpu.mem_if.tmp [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3025_ (
    .A(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .B(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .CI(_0890_[1]),
    .CO(_0890_[2]),
    .S(\corescorecore.core_0.serving.cpu.mem_if.tmp [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3026_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0890_[2]),
    .CO(_0891_[2]),
    .S(\corescorecore.core_0.serving.cpu.mem_if.tmp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3027_ (
    .A(\corescorecore.core_0.serving.cpu.state.o_cnt_r [3]),
    .B(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .CI(1'h0),
    .CO(_0892_[1]),
    .S(_0894_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3028_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .CI(_0892_[1]),
    .CO(_0892_[2]),
    .S(_0894_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3029_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .CI(_0892_[2]),
    .CO(_0893_[2]),
    .S(_0894_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3030_ (
    .A(1'h1),
    .B(\corescorecore.core_0.serving.rf_ram_if.rcnt [0]),
    .CI(1'h0),
    .CO(_0897_[1]),
    .S(_0899_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3031_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.rcnt [1]),
    .CI(_0897_[1]),
    .CO(_0897_[2]),
    .S(_0899_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3032_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.rcnt [2]),
    .CI(_0897_[2]),
    .CO(_0897_[3]),
    .S(_0899_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3033_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.raddr [0]),
    .CI(_0897_[3]),
    .CO(_0897_[4]),
    .S(_0899_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3034_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.raddr [1]),
    .CI(_0897_[4]),
    .CO(_0898_[4]),
    .S(_0899_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3035_ (
    .A(1'h1),
    .B(\corescorecore.core_0.serving.rf_ram_if.wcnt [0]),
    .CI(1'h0),
    .CO(_0900_[1]),
    .S(_0902_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3036_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.wcnt [1]),
    .CI(_0900_[1]),
    .CO(_0900_[2]),
    .S(_0902_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3037_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.wcnt [2]),
    .CI(_0900_[2]),
    .CO(_0900_[3]),
    .S(_0902_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3038_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.o_waddr [0]),
    .CI(_0900_[3]),
    .CO(_0900_[4]),
    .S(_0902_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3039_ (
    .A(1'h0),
    .B(\corescorecore.core_0.serving.rf_ram_if.o_waddr [1]),
    .CI(_0900_[4]),
    .CO(_0901_[4]),
    .S(_0902_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3040_ (
    .A(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .B(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .CI(1'h0),
    .CO(_0903_[1]),
    .S(\corescorecore.core_4.serving.cpu.mem_if.tmp [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3041_ (
    .A(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .B(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .CI(_0903_[1]),
    .CO(_0903_[2]),
    .S(\corescorecore.core_4.serving.cpu.mem_if.tmp [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3042_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0903_[2]),
    .CO(_0904_[2]),
    .S(\corescorecore.core_4.serving.cpu.mem_if.tmp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3043_ (
    .A(1'h1),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [0]),
    .CI(1'h0),
    .CO(_0906_[1]),
    .S(_0908_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3044_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [1]),
    .CI(_0906_[1]),
    .CO(_0906_[2]),
    .S(_0908_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3045_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [2]),
    .CI(_0906_[2]),
    .CO(_0906_[3]),
    .S(_0908_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3046_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [3]),
    .CI(_0906_[3]),
    .CO(_0906_[4]),
    .S(_0908_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3047_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [4]),
    .CI(_0906_[4]),
    .CO(_0906_[5]),
    .S(_0908_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3048_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.alu.shift.cnt [5]),
    .CI(_0906_[5]),
    .CO(_0907_[5]),
    .S(_0908_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3049_ (
    .A(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .B(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .CI(1'h0),
    .CO(_0911_[1]),
    .S(\corescorecore.core_1.serving.cpu.mem_if.tmp [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3050_ (
    .A(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .B(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .CI(_0911_[1]),
    .CO(_0911_[2]),
    .S(\corescorecore.core_1.serving.cpu.mem_if.tmp [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3051_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0911_[2]),
    .CO(_0912_[2]),
    .S(\corescorecore.core_1.serving.cpu.mem_if.tmp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3052_ (
    .A(\corescorecore.core_1.serving.cpu.state.o_cnt_r [3]),
    .B(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .CI(1'h0),
    .CO(_0913_[1]),
    .S(_0915_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3053_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .CI(_0913_[1]),
    .CO(_0913_[2]),
    .S(_0915_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3054_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .CI(_0913_[2]),
    .CO(_0914_[2]),
    .S(_0915_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3055_ (
    .A(1'h1),
    .B(\corescorecore.core_1.serving.rf_ram_if.rcnt [0]),
    .CI(1'h0),
    .CO(_0918_[1]),
    .S(_0920_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3056_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.rcnt [1]),
    .CI(_0918_[1]),
    .CO(_0918_[2]),
    .S(_0920_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3057_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.rcnt [2]),
    .CI(_0918_[2]),
    .CO(_0918_[3]),
    .S(_0920_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3058_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.raddr [0]),
    .CI(_0918_[3]),
    .CO(_0918_[4]),
    .S(_0920_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3059_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.raddr [1]),
    .CI(_0918_[4]),
    .CO(_0919_[4]),
    .S(_0920_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3060_ (
    .A(1'h1),
    .B(\corescorecore.core_1.serving.rf_ram_if.wcnt [0]),
    .CI(1'h0),
    .CO(_0921_[1]),
    .S(_0923_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3061_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.wcnt [1]),
    .CI(_0921_[1]),
    .CO(_0921_[2]),
    .S(_0923_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3062_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.wcnt [2]),
    .CI(_0921_[2]),
    .CO(_0921_[3]),
    .S(_0923_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3063_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.o_waddr [0]),
    .CI(_0921_[3]),
    .CO(_0921_[4]),
    .S(_0923_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3064_ (
    .A(1'h0),
    .B(\corescorecore.core_1.serving.rf_ram_if.o_waddr [1]),
    .CI(_0921_[4]),
    .CO(_0922_[4]),
    .S(_0923_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3065_ (
    .A(1'h1),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [0]),
    .CI(1'h0),
    .CO(_0925_[1]),
    .S(_0927_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3066_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [1]),
    .CI(_0925_[1]),
    .CO(_0925_[2]),
    .S(_0927_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3067_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [2]),
    .CI(_0925_[2]),
    .CO(_0925_[3]),
    .S(_0927_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3068_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [3]),
    .CI(_0925_[3]),
    .CO(_0925_[4]),
    .S(_0927_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3069_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [4]),
    .CI(_0925_[4]),
    .CO(_0925_[5]),
    .S(_0927_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3070_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.alu.shift.cnt [5]),
    .CI(_0925_[5]),
    .CO(_0926_[5]),
    .S(_0927_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3071_ (
    .A(1'h1),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [0]),
    .CI(1'h0),
    .CO(_0928_[1]),
    .S(_0930_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3072_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [1]),
    .CI(_0928_[1]),
    .CO(_0928_[2]),
    .S(_0930_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3073_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [2]),
    .CI(_0928_[2]),
    .CO(_0928_[3]),
    .S(_0930_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3074_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [3]),
    .CI(_0928_[3]),
    .CO(_0928_[4]),
    .S(_0930_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3075_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [4]),
    .CI(_0928_[4]),
    .CO(_0928_[5]),
    .S(_0930_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3076_ (
    .A(1'h0),
    .B(\corescorecore.core_4.serving.cpu.alu.shift.cnt [5]),
    .CI(_0928_[5]),
    .CO(_0929_[5]),
    .S(_0930_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3077_ (
    .A(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .B(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .CI(1'h0),
    .CO(_0932_[1]),
    .S(\corescorecore.core_3.serving.cpu.mem_if.tmp [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3078_ (
    .A(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .B(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .CI(_0932_[1]),
    .CO(_0932_[2]),
    .S(\corescorecore.core_3.serving.cpu.mem_if.tmp [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3079_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0932_[2]),
    .CO(_0933_[2]),
    .S(\corescorecore.core_3.serving.cpu.mem_if.tmp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3080_ (
    .A(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .B(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .CI(1'h0),
    .CO(_0934_[1]),
    .S(\corescorecore.core_2.serving.cpu.mem_if.tmp [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3081_ (
    .A(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .B(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .CI(_0934_[1]),
    .CO(_0934_[2]),
    .S(\corescorecore.core_2.serving.cpu.mem_if.tmp [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:24.23-24.52|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3082_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0934_[2]),
    .CO(_0935_[2]),
    .S(\corescorecore.core_2.serving.cpu.mem_if.tmp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3083_ (
    .A(\corescorecore.core_2.serving.cpu.state.o_cnt_r [3]),
    .B(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .CI(1'h0),
    .CO(_0936_[1]),
    .S(_0938_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3084_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .CI(_0936_[1]),
    .CO(_0936_[2]),
    .S(_0938_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3085_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .CI(_0936_[2]),
    .CO(_0937_[2]),
    .S(_0938_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3086_ (
    .A(1'h1),
    .B(\corescorecore.core_2.serving.rf_ram_if.rcnt [0]),
    .CI(1'h0),
    .CO(_0941_[1]),
    .S(_0943_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3087_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.rcnt [1]),
    .CI(_0941_[1]),
    .CO(_0941_[2]),
    .S(_0943_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3088_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.rcnt [2]),
    .CI(_0941_[2]),
    .CO(_0941_[3]),
    .S(_0943_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3089_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.raddr [0]),
    .CI(_0941_[3]),
    .CO(_0941_[4]),
    .S(_0943_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3090_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.raddr [1]),
    .CI(_0941_[4]),
    .CO(_0942_[4]),
    .S(_0943_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3091_ (
    .A(1'h1),
    .B(\corescorecore.core_2.serving.rf_ram_if.wcnt [0]),
    .CI(1'h0),
    .CO(_0944_[1]),
    .S(_0946_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3092_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.wcnt [1]),
    .CI(_0944_[1]),
    .CO(_0944_[2]),
    .S(_0946_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3093_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.wcnt [2]),
    .CI(_0944_[2]),
    .CO(_0944_[3]),
    .S(_0946_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3094_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.o_waddr [0]),
    .CI(_0944_[3]),
    .CO(_0944_[4]),
    .S(_0946_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3095_ (
    .A(1'h0),
    .B(\corescorecore.core_2.serving.rf_ram_if.o_waddr [1]),
    .CI(_0944_[4]),
    .CO(_0945_[4]),
    .S(_0946_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3096_ (
    .A(\corescorecore.core_3.serving.cpu.state.o_cnt_r [3]),
    .B(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .CI(1'h0),
    .CO(_0947_[1]),
    .S(_0949_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3097_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .CI(_0947_[1]),
    .CO(_0947_[2]),
    .S(_0949_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:114.16-114.41|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3098_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .CI(_0947_[2]),
    .CO(_0948_[2]),
    .S(_0949_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3099_ (
    .A(1'h1),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [0]),
    .CI(1'h0),
    .CO(_0951_[1]),
    .S(_0953_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3100_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [1]),
    .CI(_0951_[1]),
    .CO(_0951_[2]),
    .S(_0953_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3101_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [2]),
    .CI(_0951_[2]),
    .CO(_0951_[3]),
    .S(_0953_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3102_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [3]),
    .CI(_0951_[3]),
    .CO(_0951_[4]),
    .S(_0953_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3103_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [4]),
    .CI(_0951_[4]),
    .CO(_0951_[5]),
    .S(_0953_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:19.14-19.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3104_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.cpu.alu.shift.cnt [5]),
    .CI(_0951_[5]),
    .CO(_0952_[5]),
    .S(_0953_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3105_ (
    .A(1'h1),
    .B(\corescorecore.core_3.serving.rf_ram_if.wcnt [0]),
    .CI(1'h0),
    .CO(_0954_[1]),
    .S(_0956_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3106_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.wcnt [1]),
    .CI(_0954_[1]),
    .CO(_0954_[2]),
    .S(_0956_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3107_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.wcnt [2]),
    .CI(_0954_[2]),
    .CO(_0954_[3]),
    .S(_0956_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3108_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.o_waddr [0]),
    .CI(_0954_[3]),
    .CO(_0954_[4]),
    .S(_0956_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:90.10-90.19|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3109_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.o_waddr [1]),
    .CI(_0954_[4]),
    .CO(_0955_[4]),
    .S(_0956_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3110_ (
    .A(1'h1),
    .B(\corescorecore.core_3.serving.rf_ram_if.rcnt [0]),
    .CI(1'h0),
    .CO(_0957_[1]),
    .S(_0959_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3111_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.rcnt [1]),
    .CI(_0957_[1]),
    .CO(_0957_[2]),
    .S(_0959_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3112_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.rf_ram_if.rcnt [2]),
    .CI(_0957_[2]),
    .CO(_0957_[3]),
    .S(_0959_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3113_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.raddr [0]),
    .CI(_0957_[3]),
    .CO(_0957_[4]),
    .S(_0959_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:142.15-142.24|/usr/local/bin/../share/yosys/gatemate/arith_map.v:57.12-63.5" *)
  CC_ADDF _3114_ (
    .A(1'h0),
    .B(\corescorecore.core_3.serving.raddr [1]),
    .CI(_0957_[4]),
    .CO(_0958_[4]),
    .S(_0959_[4])
  );
  CC_BUFG _3115_ (
    .I(_0960_),
    .O(\clkgen.i_clk )
  );
  CC_BUFG _3116_ (
    .I(_0961_),
    .O(clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:34.1-42.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3117_ (
    .CLK(\clkgen.i_clk ),
    .D(_1277_[0]),
    .EN(1'h1),
    .Q(\clkgen.rst_reg1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3118_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3119_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3120_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3121_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3122_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3123_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3124_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3125_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0377_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3126_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.bufreg.q ),
    .EN(_0549_),
    .Q(\corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3127_ (
    .CLK(clk),
    .D(_0384_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3128_ (
    .CLK(clk),
    .D(_0385_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3129_ (
    .CLK(clk),
    .D(_0386_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3130_ (
    .CLK(clk),
    .D(_0387_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3131_ (
    .CLK(clk),
    .D(_0388_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3132_ (
    .CLK(clk),
    .D(_0389_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3133_ (
    .CLK(clk),
    .D(_0390_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3134_ (
    .CLK(clk),
    .D(_0391_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3135_ (
    .CLK(clk),
    .D(_0392_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3136_ (
    .CLK(clk),
    .D(_0393_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3137_ (
    .CLK(clk),
    .D(_0394_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3138_ (
    .CLK(clk),
    .D(_0395_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3139_ (
    .CLK(clk),
    .D(_0396_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3140_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3141_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3142_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3143_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3144_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3145_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3146_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3147_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0383_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3148_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3149_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3150_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3151_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3152_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3153_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3154_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3155_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_1219_[0]),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3156_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.bufreg.q ),
    .EN(_0472_),
    .Q(\corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3157_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3158_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3159_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3160_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3161_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3162_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3163_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3164_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0381_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3165_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3166_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3167_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3168_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3169_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3170_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3171_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3172_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_1246_[0]),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3173_ (
    .CLK(clk),
    .D(_0397_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3174_ (
    .CLK(clk),
    .D(_0398_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3175_ (
    .CLK(clk),
    .D(_0399_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3176_ (
    .CLK(clk),
    .D(_0400_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3177_ (
    .CLK(clk),
    .D(_0401_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3178_ (
    .CLK(clk),
    .D(_0402_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3179_ (
    .CLK(clk),
    .D(_0403_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3180_ (
    .CLK(clk),
    .D(_0404_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3181_ (
    .CLK(clk),
    .D(_0405_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3182_ (
    .CLK(clk),
    .D(_0406_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3183_ (
    .CLK(clk),
    .D(_0407_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3184_ (
    .CLK(clk),
    .D(_0408_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3185_ (
    .CLK(clk),
    .D(_0409_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3186_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.bufreg.q ),
    .EN(_0626_),
    .Q(\corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3187_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.we ),
    .EN(1'h1),
    .Q(_0979_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3188_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3189_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3190_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3191_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3192_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3193_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3194_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3195_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_1213_[0]),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3196_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3197_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3198_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3199_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3200_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3201_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3202_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3203_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0379_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3204_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [0]),
    .EN(1'h1),
    .Q(_0968_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3205_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [1]),
    .EN(1'h1),
    .Q(_0968_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3206_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [2]),
    .EN(1'h1),
    .Q(_0968_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3207_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [3]),
    .EN(1'h1),
    .Q(_0968_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3208_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [4]),
    .EN(1'h1),
    .Q(_0968_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3209_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [5]),
    .EN(1'h1),
    .Q(_0968_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3210_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [6]),
    .EN(1'h1),
    .Q(_0968_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3211_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.wdata [7]),
    .EN(1'h1),
    .Q(_0968_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3212_ (
    .CLK(clk),
    .D(_0410_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3213_ (
    .CLK(clk),
    .D(_0411_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3214_ (
    .CLK(clk),
    .D(_0412_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3215_ (
    .CLK(clk),
    .D(_0413_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3216_ (
    .CLK(clk),
    .D(_0414_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3217_ (
    .CLK(clk),
    .D(_0415_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3218_ (
    .CLK(clk),
    .D(_0416_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3219_ (
    .CLK(clk),
    .D(_0417_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3220_ (
    .CLK(clk),
    .D(_0418_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3221_ (
    .CLK(clk),
    .D(_0419_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3222_ (
    .CLK(clk),
    .D(_0420_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3223_ (
    .CLK(clk),
    .D(_0421_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3224_ (
    .CLK(clk),
    .D(_0422_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3225_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.bufreg.q ),
    .EN(_0703_),
    .Q(\corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3226_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.raddr [7]),
    .EN(1'h1),
    .Q(_0973_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3227_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.we ),
    .EN(1'h1),
    .Q(_0981_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3228_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.raddr [7]),
    .EN(1'h1),
    .Q(_0975_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3229_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [0]),
    .EN(1'h1),
    .Q(_0971_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3230_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [1]),
    .EN(1'h1),
    .Q(_0971_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3231_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [2]),
    .EN(1'h1),
    .Q(_0971_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3232_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [3]),
    .EN(1'h1),
    .Q(_0971_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3233_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [4]),
    .EN(1'h1),
    .Q(_0971_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3234_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [5]),
    .EN(1'h1),
    .Q(_0971_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3235_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [6]),
    .EN(1'h1),
    .Q(_0971_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3236_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.wdata [7]),
    .EN(1'h1),
    .Q(_0971_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3237_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.raddr [7]),
    .EN(1'h1),
    .Q(_0972_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3238_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.we ),
    .EN(1'h1),
    .Q(_0978_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3239_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3240_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3241_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3242_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3243_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3244_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3245_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3246_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_1202_[0]),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3247_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [0]),
    .EN(1'h1),
    .Q(_0969_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3248_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [1]),
    .EN(1'h1),
    .Q(_0969_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3249_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [2]),
    .EN(1'h1),
    .Q(_0969_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3250_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [3]),
    .EN(1'h1),
    .Q(_0969_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3251_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [4]),
    .EN(1'h1),
    .Q(_0969_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3252_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [5]),
    .EN(1'h1),
    .Q(_0969_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3253_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [6]),
    .EN(1'h1),
    .Q(_0969_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3254_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.wdata [7]),
    .EN(1'h1),
    .Q(_0969_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3255_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3256_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3257_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3258_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3259_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3260_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3261_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3262_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_1194_[0]),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3263_ (
    .CLK(clk),
    .D(_0332_),
    .EN(1'h1),
    .Q(\emitter.data [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3264_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3265_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3266_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3267_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3268_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3269_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3270_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3271_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0375_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:34.1-42.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3272_ (
    .CLK(\clkgen.i_clk ),
    .D(_0333_),
    .EN(1'h1),
    .Q(\clkgen.o_rst_core ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3273_ (
    .CLK(clk),
    .D(_0334_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.m_axis_tready_int_reg ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3274_ (
    .CLK(clk),
    .D(_0335_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.m_axis_tvalid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3275_ (
    .CLK(clk),
    .D(_0457_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3276_ (
    .CLK(clk),
    .D(_0458_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3277_ (
    .CLK(clk),
    .D(_0459_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3278_ (
    .CLK(clk),
    .D(_0460_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3279_ (
    .CLK(clk),
    .D(_0461_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3280_ (
    .CLK(clk),
    .D(_0462_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3281_ (
    .CLK(clk),
    .D(_0463_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3282_ (
    .CLK(clk),
    .D(_0464_),
    .EN(_0012_),
    .Q(\corescorecore.axis_mux.m_axis_tdata [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3283_ (
    .CLK(clk),
    .D(_0336_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.temp_m_axis_tvalid_reg ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3284_ (
    .CLK(clk),
    .D(_0337_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3285_ (
    .CLK(clk),
    .D(_0338_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3286_ (
    .CLK(clk),
    .D(_0339_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3287_ (
    .CLK(clk),
    .D(_0340_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3288_ (
    .CLK(clk),
    .D(_0341_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3289_ (
    .CLK(clk),
    .D(_0342_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant_valid ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3290_ (
    .CLK(clk),
    .D(_0343_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3291_ (
    .CLK(clk),
    .D(_0344_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3292_ (
    .CLK(clk),
    .D(_0345_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.grant_encoded [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3293_ (
    .CLK(clk),
    .D(_0346_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.mask_reg [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3294_ (
    .CLK(clk),
    .D(_0347_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.mask_reg [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3295_ (
    .CLK(clk),
    .D(_0348_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.mask_reg [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3296_ (
    .CLK(clk),
    .D(_0349_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.mask_reg [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/arbiter.v:139.1-151.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3297_ (
    .CLK(clk),
    .D(_0350_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.arb_inst.mask_reg [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3298_ (
    .CLK(clk),
    .D(_0351_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3299_ (
    .CLK(clk),
    .D(_0352_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3300_ (
    .CLK(clk),
    .D(_0353_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3301_ (
    .CLK(clk),
    .D(_0848_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_cnt_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3302_ (
    .CLK(clk),
    .D(_0354_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.ctrl.i_jump ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3303_ (
    .CLK(clk),
    .D(_1036_[2]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.stage_two_req ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3304_ (
    .CLK(clk),
    .D(_0816_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [32]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3305_ (
    .CLK(clk),
    .D(_0827_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [33]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3306_ (
    .CLK(clk),
    .D(_0838_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [34]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3307_ (
    .CLK(clk),
    .D(_0841_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [35]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3308_ (
    .CLK(clk),
    .D(_0842_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [36]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3309_ (
    .CLK(clk),
    .D(_0843_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [37]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3310_ (
    .CLK(clk),
    .D(_0844_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [38]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3311_ (
    .CLK(clk),
    .D(_0845_),
    .EN(_0002_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [39]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3312_ (
    .CLK(clk),
    .D(_0846_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.o_tlast ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3313_ (
    .CLK(clk),
    .D(_0847_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3314_ (
    .CLK(clk),
    .D(_0817_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3315_ (
    .CLK(clk),
    .D(_0818_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3316_ (
    .CLK(clk),
    .D(_0819_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3317_ (
    .CLK(clk),
    .D(_0820_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3318_ (
    .CLK(clk),
    .D(_0821_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3319_ (
    .CLK(clk),
    .D(_0822_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3320_ (
    .CLK(clk),
    .D(_0823_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3321_ (
    .CLK(clk),
    .D(_0824_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3322_ (
    .CLK(clk),
    .D(_0825_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3323_ (
    .CLK(clk),
    .D(_0826_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3324_ (
    .CLK(clk),
    .D(_0828_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3325_ (
    .CLK(clk),
    .D(_0829_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3326_ (
    .CLK(clk),
    .D(_0830_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3327_ (
    .CLK(clk),
    .D(_0831_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3328_ (
    .CLK(clk),
    .D(_0832_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3329_ (
    .CLK(clk),
    .D(_0833_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3330_ (
    .CLK(clk),
    .D(_0834_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3331_ (
    .CLK(clk),
    .D(_0835_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3332_ (
    .CLK(clk),
    .D(_0836_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3333_ (
    .CLK(clk),
    .D(_0837_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3334_ (
    .CLK(clk),
    .D(_0839_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3335_ (
    .CLK(clk),
    .D(_0840_),
    .EN(_0002_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3336_ (
    .CLK(clk),
    .D(_0355_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.o_cnt_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3337_ (
    .CLK(clk),
    .D(_0356_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.o_cnt_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3338_ (
    .CLK(clk),
    .D(_0357_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.o_cnt_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3339_ (
    .CLK(clk),
    .D(_0358_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.o_cnt_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3340_ (
    .CLK(clk),
    .D(_0359_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.stage_two_pending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3341_ (
    .CLK(clk),
    .D(_0799_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm24_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3342_ (
    .CLK(clk),
    .D(_0800_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm24_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3343_ (
    .CLK(clk),
    .D(_0801_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm24_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3344_ (
    .CLK(clk),
    .D(_0802_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm24_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3345_ (
    .CLK(clk),
    .D(_0803_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm24_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3346_ (
    .CLK(clk),
    .D(_0804_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3347_ (
    .CLK(clk),
    .D(_0805_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3348_ (
    .CLK(clk),
    .D(_0806_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3349_ (
    .CLK(clk),
    .D(_0807_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3350_ (
    .CLK(clk),
    .D(_0808_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3351_ (
    .CLK(clk),
    .D(_0809_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm30_25 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3352_ (
    .CLK(clk),
    .D(_0810_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm7 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3353_ (
    .CLK(clk),
    .D(_0790_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3354_ (
    .CLK(clk),
    .D(_0791_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3355_ (
    .CLK(clk),
    .D(_0792_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3356_ (
    .CLK(clk),
    .D(_0793_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3357_ (
    .CLK(clk),
    .D(_0794_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3358_ (
    .CLK(clk),
    .D(_0795_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3359_ (
    .CLK(clk),
    .D(_0796_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3360_ (
    .CLK(clk),
    .D(_0797_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3361_ (
    .CLK(clk),
    .D(_0798_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm19_12_20 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3362_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_sh_signed ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3363_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [12]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3364_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [13]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_mem_word ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3365_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [14]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_sh_right ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3366_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.opcode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3367_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.opcode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3368_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.opcode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3369_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3370_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.m3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3371_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3372_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [20]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3373_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [21]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3374_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [22]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3375_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [23]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3376_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3377_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3378_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [8]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3379_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [9]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3380_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [10]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3381_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [11]),
    .EN(\corescorecore.core_4.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3382_ (
    .CLK(clk),
    .D(_0811_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.csr_imm ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3383_ (
    .CLK(clk),
    .D(_0812_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3384_ (
    .CLK(clk),
    .D(_0813_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3385_ (
    .CLK(clk),
    .D(_0814_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3386_ (
    .CLK(clk),
    .D(_0815_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3387_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.bufreg.q ),
    .EN(_0781_),
    .Q(\corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3388_ (
    .CLK(clk),
    .D(_0779_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.bufreg.c_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3389_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.bufreg.data [1]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_buf ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3390_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.cpu.bufreg.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3391_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3392_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3393_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3394_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3395_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3396_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3397_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3398_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3399_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3400_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3401_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3402_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3403_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3404_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3405_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3406_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3407_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3408_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3409_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3410_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3411_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3412_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3413_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3414_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3415_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3416_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3417_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3418_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3419_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3420_ (
    .CLK(clk),
    .D(_0782_),
    .EN(\corescorecore.core_4.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3421_ (
    .CLK(clk),
    .D(_0778_),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_init ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3422_ (
    .CLK(clk),
    .D(_0784_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3423_ (
    .CLK(clk),
    .D(_0783_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3424_ (
    .CLK(clk),
    .D(_0360_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.ctrl.en_pc_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3425_ (
    .CLK(clk),
    .D(_0361_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.ctrl.pc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3426_ (
    .CLK(clk),
    .D(_0362_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3427_ (
    .CLK(clk),
    .D(_0363_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3428_ (
    .CLK(clk),
    .D(_0364_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3429_ (
    .CLK(clk),
    .D(_0365_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3430_ (
    .CLK(clk),
    .D(_0366_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3431_ (
    .CLK(clk),
    .D(_0367_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3432_ (
    .CLK(clk),
    .D(_0368_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3433_ (
    .CLK(clk),
    .D(_0369_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3434_ (
    .CLK(clk),
    .D(_0370_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3435_ (
    .CLK(clk),
    .D(_0371_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3436_ (
    .CLK(clk),
    .D(_0372_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3437_ (
    .CLK(clk),
    .D(_0373_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3438_ (
    .CLK(clk),
    .D(_0013_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3439_ (
    .CLK(clk),
    .D(_0014_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3440_ (
    .CLK(clk),
    .D(_0015_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3441_ (
    .CLK(clk),
    .D(_0016_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3442_ (
    .CLK(clk),
    .D(_0017_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3443_ (
    .CLK(clk),
    .D(_0018_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3444_ (
    .CLK(clk),
    .D(_0019_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3445_ (
    .CLK(clk),
    .D(_0020_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3446_ (
    .CLK(clk),
    .D(_0021_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3447_ (
    .CLK(clk),
    .D(_0022_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3448_ (
    .CLK(clk),
    .D(_0023_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3449_ (
    .CLK(clk),
    .D(_0024_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3450_ (
    .CLK(clk),
    .D(_0025_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3451_ (
    .CLK(clk),
    .D(_0026_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3452_ (
    .CLK(clk),
    .D(_0027_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3453_ (
    .CLK(clk),
    .D(_0028_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3454_ (
    .CLK(clk),
    .D(_0029_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3455_ (
    .CLK(clk),
    .D(_0030_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3456_ (
    .CLK(clk),
    .D(_0031_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3457_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy ),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt_msb ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3458_ (
    .CLK(clk),
    .D(_0777_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.wrapped ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3459_ (
    .CLK(clk),
    .D(_0032_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3460_ (
    .CLK(clk),
    .D(_0033_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3461_ (
    .CLK(clk),
    .D(_0034_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3462_ (
    .CLK(clk),
    .D(_0035_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3463_ (
    .CLK(clk),
    .D(_0036_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3464_ (
    .CLK(clk),
    .D(_0037_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.shift.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3465_ (
    .CLK(clk),
    .D(_0775_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.eq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3466_ (
    .CLK(clk),
    .D(_0776_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3467_ (
    .CLK(clk),
    .D(_0774_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3468_ (
    .CLK(clk),
    .D(_0773_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.add_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3469_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.shamt [1]),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3470_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.shamt [2]),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3471_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.shamt [3]),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3472_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.shamt [4]),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3473_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.shamt_ser ),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.shamt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3474_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.alu.result_lt ),
    .EN(\corescorecore.core_4.serving.cpu.alu.i_en ),
    .Q(\corescorecore.core_4.serving.cpu.alu.result_lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/wb2axis.v:15.4-19.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3475_ (
    .CLK(clk),
    .D(_0038_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.i_wb_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3476_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.mem_if.dat_cur ),
    .EN(\corescorecore.core_4.serving.cpu.mem_if.dat_valid ),
    .Q(\corescorecore.core_4.serving.cpu.mem_if.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3477_ (
    .CLK(clk),
    .D(_0785_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm11_7 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3478_ (
    .CLK(clk),
    .D(_0786_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm11_7 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3479_ (
    .CLK(clk),
    .D(_0787_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm11_7 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3480_ (
    .CLK(clk),
    .D(_0788_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm11_7 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3481_ (
    .CLK(clk),
    .D(_0789_),
    .EN(_0003_),
    .Q(\corescorecore.core_4.serving.cpu.decode.imm11_7 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3482_ (
    .CLK(clk),
    .D(_0430_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3483_ (
    .CLK(clk),
    .D(_0431_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3484_ (
    .CLK(clk),
    .D(_0432_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3485_ (
    .CLK(clk),
    .D(_0433_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3486_ (
    .CLK(clk),
    .D(_0434_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3487_ (
    .CLK(clk),
    .D(_0435_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3488_ (
    .CLK(clk),
    .D(_0423_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3489_ (
    .CLK(clk),
    .D(_0424_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3490_ (
    .CLK(clk),
    .D(_0425_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3491_ (
    .CLK(clk),
    .D(_0426_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3492_ (
    .CLK(clk),
    .D(_0427_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3493_ (
    .CLK(clk),
    .D(_0428_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3494_ (
    .CLK(clk),
    .D(_0429_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3495_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3496_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3497_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3498_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3499_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3500_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3501_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3502_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0374_),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3503_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3504_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3505_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3506_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3507_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3508_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3509_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.o_wdata0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wdata0_r [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:55.7-55.50|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3510_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.wtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3511_ (
    .CLK(clk),
    .D(_0039_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3512_ (
    .CLK(clk),
    .D(_0040_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3513_ (
    .CLK(clk),
    .D(_0041_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rgnt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3514_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.rf_ram_if.rtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rtrig1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3515_ (
    .CLK(clk),
    .D(_0042_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3516_ (
    .CLK(clk),
    .D(_0043_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3517_ (
    .CLK(clk),
    .D(_0044_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3518_ (
    .CLK(clk),
    .D(_0045_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.raddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3519_ (
    .CLK(clk),
    .D(_0046_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.raddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3520_ (
    .CLK(clk),
    .D(_0047_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3521_ (
    .CLK(clk),
    .D(_0048_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3522_ (
    .CLK(clk),
    .D(_0049_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3523_ (
    .CLK(clk),
    .D(_0050_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.o_waddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3524_ (
    .CLK(clk),
    .D(_0051_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.o_waddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3525_ (
    .CLK(clk),
    .D(_0052_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wgo ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3526_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.o_wen0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wen0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3527_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.i_rf_ready ),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.wreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3528_ (
    .CLK(clk),
    .D(_0849_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.arbiter.i_wb_mem_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3529_ (
    .CLK(clk),
    .D(_0053_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.state.o_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3530_ (
    .CLK(clk),
    .D(_0054_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.mem_bytecnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3531_ (
    .CLK(clk),
    .D(_0055_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.mem_bytecnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3532_ (
    .CLK(clk),
    .D(_0885_[0]),
    .EN(\corescorecore.core_4.serving.ram.wb_en ),
    .Q(\corescorecore.core_4.serving.ram.bsel [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3533_ (
    .CLK(clk),
    .D(_0886_[1]),
    .EN(\corescorecore.core_4.serving.ram.wb_en ),
    .Q(\corescorecore.core_4.serving.ram.bsel [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3534_ (
    .CLK(clk),
    .D(_0056_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3535_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.we ),
    .EN(1'h1),
    .Q(_0980_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3536_ (
    .CLK(clk),
    .D(_0057_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3537_ (
    .CLK(clk),
    .D(_0058_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3538_ (
    .CLK(clk),
    .D(_0771_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_cnt_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3539_ (
    .CLK(clk),
    .D(_0059_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.ctrl.i_jump ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3540_ (
    .CLK(clk),
    .D(_1093_[2]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.stage_two_req ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3541_ (
    .CLK(clk),
    .D(_0739_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3542_ (
    .CLK(clk),
    .D(_0750_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3543_ (
    .CLK(clk),
    .D(_0761_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3544_ (
    .CLK(clk),
    .D(_0764_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3545_ (
    .CLK(clk),
    .D(_0765_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3546_ (
    .CLK(clk),
    .D(_0766_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3547_ (
    .CLK(clk),
    .D(_0767_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3548_ (
    .CLK(clk),
    .D(_0768_),
    .EN(_0004_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3549_ (
    .CLK(clk),
    .D(_0769_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.o_tlast ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3550_ (
    .CLK(clk),
    .D(_0770_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3551_ (
    .CLK(clk),
    .D(_0740_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3552_ (
    .CLK(clk),
    .D(_0741_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3553_ (
    .CLK(clk),
    .D(_0742_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3554_ (
    .CLK(clk),
    .D(_0743_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3555_ (
    .CLK(clk),
    .D(_0744_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3556_ (
    .CLK(clk),
    .D(_0745_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3557_ (
    .CLK(clk),
    .D(_0746_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3558_ (
    .CLK(clk),
    .D(_0747_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3559_ (
    .CLK(clk),
    .D(_0748_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3560_ (
    .CLK(clk),
    .D(_0749_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3561_ (
    .CLK(clk),
    .D(_0751_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3562_ (
    .CLK(clk),
    .D(_0752_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3563_ (
    .CLK(clk),
    .D(_0753_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3564_ (
    .CLK(clk),
    .D(_0754_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3565_ (
    .CLK(clk),
    .D(_0755_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3566_ (
    .CLK(clk),
    .D(_0756_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3567_ (
    .CLK(clk),
    .D(_0757_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3568_ (
    .CLK(clk),
    .D(_0758_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3569_ (
    .CLK(clk),
    .D(_0759_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3570_ (
    .CLK(clk),
    .D(_0760_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3571_ (
    .CLK(clk),
    .D(_0762_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3572_ (
    .CLK(clk),
    .D(_0763_),
    .EN(_0004_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3573_ (
    .CLK(clk),
    .D(_0060_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.o_cnt_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3574_ (
    .CLK(clk),
    .D(_0061_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.o_cnt_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3575_ (
    .CLK(clk),
    .D(_0062_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.o_cnt_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3576_ (
    .CLK(clk),
    .D(_0063_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.o_cnt_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3577_ (
    .CLK(clk),
    .D(_0064_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.stage_two_pending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3578_ (
    .CLK(clk),
    .D(_0722_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm24_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3579_ (
    .CLK(clk),
    .D(_0723_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm24_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3580_ (
    .CLK(clk),
    .D(_0724_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm24_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3581_ (
    .CLK(clk),
    .D(_0725_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm24_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3582_ (
    .CLK(clk),
    .D(_0726_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm24_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3583_ (
    .CLK(clk),
    .D(_0727_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3584_ (
    .CLK(clk),
    .D(_0728_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3585_ (
    .CLK(clk),
    .D(_0729_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3586_ (
    .CLK(clk),
    .D(_0730_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3587_ (
    .CLK(clk),
    .D(_0731_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3588_ (
    .CLK(clk),
    .D(_0732_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm30_25 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3589_ (
    .CLK(clk),
    .D(_0733_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm7 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3590_ (
    .CLK(clk),
    .D(_0713_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3591_ (
    .CLK(clk),
    .D(_0714_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3592_ (
    .CLK(clk),
    .D(_0715_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3593_ (
    .CLK(clk),
    .D(_0716_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3594_ (
    .CLK(clk),
    .D(_0717_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3595_ (
    .CLK(clk),
    .D(_0718_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3596_ (
    .CLK(clk),
    .D(_0719_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3597_ (
    .CLK(clk),
    .D(_0720_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3598_ (
    .CLK(clk),
    .D(_0721_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm19_12_20 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3599_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_sh_signed ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3600_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [12]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3601_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [13]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_mem_word ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3602_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [14]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_sh_right ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3603_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.opcode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3604_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.opcode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3605_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.opcode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3606_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3607_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.m3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3608_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3609_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [20]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3610_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [21]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3611_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [22]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3612_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [23]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3613_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3614_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3615_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [8]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3616_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [9]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3617_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [10]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3618_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [11]),
    .EN(\corescorecore.core_3.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3619_ (
    .CLK(clk),
    .D(_0734_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.csr_imm ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3620_ (
    .CLK(clk),
    .D(_0735_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3621_ (
    .CLK(clk),
    .D(_0736_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3622_ (
    .CLK(clk),
    .D(_0737_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3623_ (
    .CLK(clk),
    .D(_0738_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3624_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.bufreg.q ),
    .EN(_0704_),
    .Q(\corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3625_ (
    .CLK(clk),
    .D(_0702_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.bufreg.c_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3626_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.bufreg.data [1]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.cpu.alu.i_buf ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3627_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.cpu.bufreg.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3628_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3629_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3630_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3631_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3632_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3633_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3634_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3635_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3636_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3637_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3638_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3639_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3640_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3641_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3642_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3643_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3644_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3645_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3646_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3647_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3648_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3649_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3650_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3651_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3652_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3653_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3654_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3655_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3656_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3657_ (
    .CLK(clk),
    .D(_0705_),
    .EN(\corescorecore.core_3.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3658_ (
    .CLK(clk),
    .D(_0701_),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_init ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3659_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.raddr [7]),
    .EN(1'h1),
    .Q(_0974_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3660_ (
    .CLK(clk),
    .D(_0707_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3661_ (
    .CLK(clk),
    .D(_0706_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3662_ (
    .CLK(clk),
    .D(_0065_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.ctrl.en_pc_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3663_ (
    .CLK(clk),
    .D(_0066_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.ctrl.pc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3664_ (
    .CLK(clk),
    .D(_0067_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3665_ (
    .CLK(clk),
    .D(_0068_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3666_ (
    .CLK(clk),
    .D(_0069_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3667_ (
    .CLK(clk),
    .D(_0070_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3668_ (
    .CLK(clk),
    .D(_0071_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3669_ (
    .CLK(clk),
    .D(_0072_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3670_ (
    .CLK(clk),
    .D(_0073_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3671_ (
    .CLK(clk),
    .D(_0074_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3672_ (
    .CLK(clk),
    .D(_0075_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3673_ (
    .CLK(clk),
    .D(_0076_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3674_ (
    .CLK(clk),
    .D(_0077_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3675_ (
    .CLK(clk),
    .D(_0078_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3676_ (
    .CLK(clk),
    .D(_0079_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3677_ (
    .CLK(clk),
    .D(_0080_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3678_ (
    .CLK(clk),
    .D(_0081_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3679_ (
    .CLK(clk),
    .D(_0082_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3680_ (
    .CLK(clk),
    .D(_0083_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3681_ (
    .CLK(clk),
    .D(_0084_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3682_ (
    .CLK(clk),
    .D(_0085_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3683_ (
    .CLK(clk),
    .D(_0086_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3684_ (
    .CLK(clk),
    .D(_0087_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3685_ (
    .CLK(clk),
    .D(_0088_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3686_ (
    .CLK(clk),
    .D(_0089_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3687_ (
    .CLK(clk),
    .D(_0090_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3688_ (
    .CLK(clk),
    .D(_0091_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3689_ (
    .CLK(clk),
    .D(_0092_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3690_ (
    .CLK(clk),
    .D(_0093_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3691_ (
    .CLK(clk),
    .D(_0094_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3692_ (
    .CLK(clk),
    .D(_0095_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3693_ (
    .CLK(clk),
    .D(_0096_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3694_ (
    .CLK(clk),
    .D(_0097_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3695_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [0]),
    .EN(1'h1),
    .Q(_0970_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3696_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [1]),
    .EN(1'h1),
    .Q(_0970_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3697_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [2]),
    .EN(1'h1),
    .Q(_0970_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3698_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [3]),
    .EN(1'h1),
    .Q(_0970_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3699_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [4]),
    .EN(1'h1),
    .Q(_0970_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3700_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [5]),
    .EN(1'h1),
    .Q(_0970_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3701_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [6]),
    .EN(1'h1),
    .Q(_0970_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3702_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.wdata [7]),
    .EN(1'h1),
    .Q(_0970_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3703_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy ),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt_msb ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3704_ (
    .CLK(clk),
    .D(_0700_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.wrapped ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3705_ (
    .CLK(clk),
    .D(_0098_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3706_ (
    .CLK(clk),
    .D(_0099_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3707_ (
    .CLK(clk),
    .D(_0100_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3708_ (
    .CLK(clk),
    .D(_0101_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3709_ (
    .CLK(clk),
    .D(_0102_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3710_ (
    .CLK(clk),
    .D(_0103_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.shift.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3711_ (
    .CLK(clk),
    .D(_0698_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.eq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3712_ (
    .CLK(clk),
    .D(_0699_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3713_ (
    .CLK(clk),
    .D(_0697_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3714_ (
    .CLK(clk),
    .D(_0696_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.alu.add_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3715_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.shamt [1]),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3716_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.shamt [2]),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3717_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.shamt [3]),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3718_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.shamt [4]),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3719_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.shamt_ser ),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.shamt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3720_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.alu.result_lt ),
    .EN(\corescorecore.core_3.serving.cpu.alu.i_en ),
    .Q(\corescorecore.core_3.serving.cpu.alu.result_lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/wb2axis.v:15.4-19.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3721_ (
    .CLK(clk),
    .D(_0104_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.i_wb_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3722_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.mem_if.dat_cur ),
    .EN(\corescorecore.core_3.serving.cpu.mem_if.dat_valid ),
    .Q(\corescorecore.core_3.serving.cpu.mem_if.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3723_ (
    .CLK(clk),
    .D(_0708_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm11_7 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3724_ (
    .CLK(clk),
    .D(_0709_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm11_7 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3725_ (
    .CLK(clk),
    .D(_0710_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm11_7 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3726_ (
    .CLK(clk),
    .D(_0711_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm11_7 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3727_ (
    .CLK(clk),
    .D(_0712_),
    .EN(_0005_),
    .Q(\corescorecore.core_3.serving.cpu.decode.imm11_7 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3728_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.cpu.bufreg.q ),
    .EN(_0780_),
    .Q(\corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3729_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3730_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3731_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3732_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3733_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3734_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3735_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3736_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0376_),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3737_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3738_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3739_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3740_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3741_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3742_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3743_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.o_wdata0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wdata0_r [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:55.7-55.50|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3744_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.wtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3745_ (
    .CLK(clk),
    .D(_0105_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3746_ (
    .CLK(clk),
    .D(_0106_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rdata0 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3747_ (
    .CLK(clk),
    .D(_0107_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rgnt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3748_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.rf_ram_if.rtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rtrig1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3749_ (
    .CLK(clk),
    .D(_0108_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3750_ (
    .CLK(clk),
    .D(_0109_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3751_ (
    .CLK(clk),
    .D(_0110_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.rcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3752_ (
    .CLK(clk),
    .D(_0111_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.raddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3753_ (
    .CLK(clk),
    .D(_0112_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.raddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3754_ (
    .CLK(clk),
    .D(_0113_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3755_ (
    .CLK(clk),
    .D(_0114_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3756_ (
    .CLK(clk),
    .D(_0115_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3757_ (
    .CLK(clk),
    .D(_0116_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.o_waddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3758_ (
    .CLK(clk),
    .D(_0117_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.o_waddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3759_ (
    .CLK(clk),
    .D(_0118_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wgo ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3760_ (
    .CLK(clk),
    .D(_0119_),
    .EN(1'h1),
    .Q(\emitter.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3761_ (
    .CLK(clk),
    .D(_0120_),
    .EN(1'h1),
    .Q(\emitter.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3762_ (
    .CLK(clk),
    .D(_0121_),
    .EN(1'h1),
    .Q(\emitter.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3763_ (
    .CLK(clk),
    .D(_0122_),
    .EN(1'h1),
    .Q(\emitter.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3764_ (
    .CLK(clk),
    .D(_0123_),
    .EN(1'h1),
    .Q(\emitter.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3765_ (
    .CLK(clk),
    .D(_0124_),
    .EN(1'h1),
    .Q(\emitter.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3766_ (
    .CLK(clk),
    .D(_0125_),
    .EN(1'h1),
    .Q(\emitter.cnt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3767_ (
    .CLK(clk),
    .D(_0126_),
    .EN(1'h1),
    .Q(\emitter.cnt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3768_ (
    .CLK(clk),
    .D(_0127_),
    .EN(1'h1),
    .Q(\emitter.cnt [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3769_ (
    .CLK(clk),
    .D(_0128_),
    .EN(1'h1),
    .Q(\emitter.cnt [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3770_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.o_wen0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wen0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3771_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.cpu.i_rf_ready ),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.rf_ram_if.wreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3772_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [0]),
    .EN(1'h1),
    .Q(_0967_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3773_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [1]),
    .EN(1'h1),
    .Q(_0967_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3774_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [2]),
    .EN(1'h1),
    .Q(_0967_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3775_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [3]),
    .EN(1'h1),
    .Q(_0967_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3776_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [4]),
    .EN(1'h1),
    .Q(_0967_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3777_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [5]),
    .EN(1'h1),
    .Q(_0967_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3778_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [6]),
    .EN(1'h1),
    .Q(_0967_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3779_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.wdata [7]),
    .EN(1'h1),
    .Q(_0967_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3780_ (
    .CLK(clk),
    .D(_0772_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.arbiter.i_wb_mem_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3781_ (
    .CLK(clk),
    .D(_0129_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.state.o_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3782_ (
    .CLK(clk),
    .D(_0130_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.mem_bytecnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3783_ (
    .CLK(clk),
    .D(_0131_),
    .EN(1'h1),
    .Q(\corescorecore.core_3.serving.cpu.mem_bytecnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3784_ (
    .CLK(clk),
    .D(_0909_[0]),
    .EN(\corescorecore.core_3.serving.ram.wb_en ),
    .Q(\corescorecore.core_3.serving.ram.bsel [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3785_ (
    .CLK(clk),
    .D(_0910_[1]),
    .EN(\corescorecore.core_3.serving.ram.wb_en ),
    .Q(\corescorecore.core_3.serving.ram.bsel [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3786_ (
    .CLK(clk),
    .D(_0132_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3787_ (
    .CLK(clk),
    .D(_0133_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3788_ (
    .CLK(clk),
    .D(_0134_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3789_ (
    .CLK(clk),
    .D(_0694_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_cnt_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3790_ (
    .CLK(clk),
    .D(_0135_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.ctrl.i_jump ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3791_ (
    .CLK(clk),
    .D(_1173_[2]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.stage_two_req ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3792_ (
    .CLK(clk),
    .D(_0662_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3793_ (
    .CLK(clk),
    .D(_0673_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3794_ (
    .CLK(clk),
    .D(_0684_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3795_ (
    .CLK(clk),
    .D(_0687_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3796_ (
    .CLK(clk),
    .D(_0688_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3797_ (
    .CLK(clk),
    .D(_0689_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3798_ (
    .CLK(clk),
    .D(_0690_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3799_ (
    .CLK(clk),
    .D(_0691_),
    .EN(_0006_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3800_ (
    .CLK(clk),
    .D(_0692_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.o_tlast ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3801_ (
    .CLK(clk),
    .D(_0693_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3802_ (
    .CLK(clk),
    .D(_0663_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3803_ (
    .CLK(clk),
    .D(_0664_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3804_ (
    .CLK(clk),
    .D(_0665_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3805_ (
    .CLK(clk),
    .D(_0666_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3806_ (
    .CLK(clk),
    .D(_0667_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3807_ (
    .CLK(clk),
    .D(_0668_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3808_ (
    .CLK(clk),
    .D(_0669_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3809_ (
    .CLK(clk),
    .D(_0670_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3810_ (
    .CLK(clk),
    .D(_0671_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3811_ (
    .CLK(clk),
    .D(_0672_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3812_ (
    .CLK(clk),
    .D(_0674_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3813_ (
    .CLK(clk),
    .D(_0675_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3814_ (
    .CLK(clk),
    .D(_0676_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3815_ (
    .CLK(clk),
    .D(_0677_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3816_ (
    .CLK(clk),
    .D(_0678_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3817_ (
    .CLK(clk),
    .D(_0679_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3818_ (
    .CLK(clk),
    .D(_0680_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3819_ (
    .CLK(clk),
    .D(_0681_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3820_ (
    .CLK(clk),
    .D(_0682_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3821_ (
    .CLK(clk),
    .D(_0683_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3822_ (
    .CLK(clk),
    .D(_0685_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3823_ (
    .CLK(clk),
    .D(_0686_),
    .EN(_0006_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3824_ (
    .CLK(clk),
    .D(_0136_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.o_cnt_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3825_ (
    .CLK(clk),
    .D(_0137_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.o_cnt_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3826_ (
    .CLK(clk),
    .D(_0138_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.o_cnt_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3827_ (
    .CLK(clk),
    .D(_0139_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.o_cnt_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3828_ (
    .CLK(clk),
    .D(_0140_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.stage_two_pending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3829_ (
    .CLK(clk),
    .D(_0645_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm24_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3830_ (
    .CLK(clk),
    .D(_0646_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm24_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3831_ (
    .CLK(clk),
    .D(_0647_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm24_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3832_ (
    .CLK(clk),
    .D(_0648_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm24_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3833_ (
    .CLK(clk),
    .D(_0649_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm24_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3834_ (
    .CLK(clk),
    .D(_0650_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3835_ (
    .CLK(clk),
    .D(_0651_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3836_ (
    .CLK(clk),
    .D(_0652_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3837_ (
    .CLK(clk),
    .D(_0653_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3838_ (
    .CLK(clk),
    .D(_0654_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3839_ (
    .CLK(clk),
    .D(_0655_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm30_25 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3840_ (
    .CLK(clk),
    .D(_0656_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm7 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3841_ (
    .CLK(clk),
    .D(_0636_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3842_ (
    .CLK(clk),
    .D(_0637_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3843_ (
    .CLK(clk),
    .D(_0638_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3844_ (
    .CLK(clk),
    .D(_0639_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3845_ (
    .CLK(clk),
    .D(_0640_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3846_ (
    .CLK(clk),
    .D(_0641_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3847_ (
    .CLK(clk),
    .D(_0642_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3848_ (
    .CLK(clk),
    .D(_0643_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3849_ (
    .CLK(clk),
    .D(_0644_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm19_12_20 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3850_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_sh_signed ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3851_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [12]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3852_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [13]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_mem_word ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3853_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [14]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_sh_right ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3854_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.opcode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3855_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.opcode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3856_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.opcode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3857_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3858_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.m3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3859_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3860_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [20]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3861_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [21]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3862_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [22]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3863_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [23]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3864_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3865_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3866_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [8]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3867_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [9]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3868_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [10]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3869_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [11]),
    .EN(\corescorecore.core_2.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3870_ (
    .CLK(clk),
    .D(_0657_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.csr_imm ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3871_ (
    .CLK(clk),
    .D(_0658_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3872_ (
    .CLK(clk),
    .D(_0659_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3873_ (
    .CLK(clk),
    .D(_0660_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3874_ (
    .CLK(clk),
    .D(_0661_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3875_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.bufreg.q ),
    .EN(_0627_),
    .Q(\corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3876_ (
    .CLK(clk),
    .D(_0625_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.bufreg.c_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3877_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.bufreg.data [1]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.cpu.alu.i_buf ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3878_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.cpu.bufreg.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3879_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3880_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3881_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3882_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3883_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3884_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3885_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3886_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3887_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3888_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3889_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3890_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3891_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3892_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3893_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3894_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3895_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3896_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3897_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3898_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3899_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3900_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3901_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3902_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3903_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3904_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3905_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3906_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3907_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3908_ (
    .CLK(clk),
    .D(_0628_),
    .EN(\corescorecore.core_2.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3909_ (
    .CLK(clk),
    .D(_0624_),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_init ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3910_ (
    .CLK(clk),
    .D(_0630_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3911_ (
    .CLK(clk),
    .D(_0629_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3912_ (
    .CLK(clk),
    .D(_0141_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.ctrl.en_pc_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3913_ (
    .CLK(clk),
    .D(_0142_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.ctrl.pc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3914_ (
    .CLK(clk),
    .D(_0143_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3915_ (
    .CLK(clk),
    .D(_0144_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3916_ (
    .CLK(clk),
    .D(_0145_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3917_ (
    .CLK(clk),
    .D(_0146_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3918_ (
    .CLK(clk),
    .D(_0147_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3919_ (
    .CLK(clk),
    .D(_0148_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3920_ (
    .CLK(clk),
    .D(_0149_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3921_ (
    .CLK(clk),
    .D(_0150_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3922_ (
    .CLK(clk),
    .D(_0151_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3923_ (
    .CLK(clk),
    .D(_0152_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3924_ (
    .CLK(clk),
    .D(_0153_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3925_ (
    .CLK(clk),
    .D(_0154_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3926_ (
    .CLK(clk),
    .D(_0155_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3927_ (
    .CLK(clk),
    .D(_0156_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3928_ (
    .CLK(clk),
    .D(_0157_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3929_ (
    .CLK(clk),
    .D(_0158_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3930_ (
    .CLK(clk),
    .D(_0159_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3931_ (
    .CLK(clk),
    .D(_0160_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3932_ (
    .CLK(clk),
    .D(_0161_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3933_ (
    .CLK(clk),
    .D(_0162_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3934_ (
    .CLK(clk),
    .D(_0163_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3935_ (
    .CLK(clk),
    .D(_0164_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3936_ (
    .CLK(clk),
    .D(_0165_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3937_ (
    .CLK(clk),
    .D(_0166_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3938_ (
    .CLK(clk),
    .D(_0167_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3939_ (
    .CLK(clk),
    .D(_0168_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3940_ (
    .CLK(clk),
    .D(_0169_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3941_ (
    .CLK(clk),
    .D(_0170_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3942_ (
    .CLK(clk),
    .D(_0171_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3943_ (
    .CLK(clk),
    .D(_0172_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3944_ (
    .CLK(clk),
    .D(_0173_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3945_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy ),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt_msb ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3946_ (
    .CLK(clk),
    .D(_0623_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.wrapped ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3947_ (
    .CLK(clk),
    .D(_0174_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3948_ (
    .CLK(clk),
    .D(_0175_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3949_ (
    .CLK(clk),
    .D(_0176_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3950_ (
    .CLK(clk),
    .D(_0177_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3951_ (
    .CLK(clk),
    .D(_0178_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3952_ (
    .CLK(clk),
    .D(_0179_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.shift.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3953_ (
    .CLK(clk),
    .D(_0621_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.eq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3954_ (
    .CLK(clk),
    .D(_0622_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3955_ (
    .CLK(clk),
    .D(_0620_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3956_ (
    .CLK(clk),
    .D(_0619_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.alu.add_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3957_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.shamt [1]),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3958_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.shamt [2]),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3959_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.shamt [3]),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3960_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.shamt [4]),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3961_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.shamt_ser ),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.shamt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3962_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.alu.result_lt ),
    .EN(\corescorecore.core_2.serving.cpu.alu.i_en ),
    .Q(\corescorecore.core_2.serving.cpu.alu.result_lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/wb2axis.v:15.4-19.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3963_ (
    .CLK(clk),
    .D(_0180_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.i_wb_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3964_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.mem_if.dat_cur ),
    .EN(\corescorecore.core_2.serving.cpu.mem_if.dat_valid ),
    .Q(\corescorecore.core_2.serving.cpu.mem_if.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3965_ (
    .CLK(clk),
    .D(_0631_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm11_7 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3966_ (
    .CLK(clk),
    .D(_0632_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm11_7 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3967_ (
    .CLK(clk),
    .D(_0633_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm11_7 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3968_ (
    .CLK(clk),
    .D(_0634_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm11_7 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3969_ (
    .CLK(clk),
    .D(_0635_),
    .EN(_0007_),
    .Q(\corescorecore.core_2.serving.cpu.decode.imm11_7 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3970_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3971_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3972_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3973_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3974_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3975_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3976_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3977_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0378_),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3978_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3979_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3980_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3981_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3982_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3983_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3984_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.o_wdata0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wdata0_r [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:55.7-55.50|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3985_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.wtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3986_ (
    .CLK(clk),
    .D(_0181_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3987_ (
    .CLK(clk),
    .D(_0182_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rdata0 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3988_ (
    .CLK(clk),
    .D(_0183_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rgnt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3989_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.rf_ram_if.rtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rtrig1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3990_ (
    .CLK(clk),
    .D(_0184_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3991_ (
    .CLK(clk),
    .D(_0185_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3992_ (
    .CLK(clk),
    .D(_0186_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.rcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3993_ (
    .CLK(clk),
    .D(_0187_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.raddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3994_ (
    .CLK(clk),
    .D(_0188_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.raddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3995_ (
    .CLK(clk),
    .D(_0189_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3996_ (
    .CLK(clk),
    .D(_0190_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3997_ (
    .CLK(clk),
    .D(_0191_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3998_ (
    .CLK(clk),
    .D(_0192_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.o_waddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _3999_ (
    .CLK(clk),
    .D(_0193_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.o_waddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4000_ (
    .CLK(clk),
    .D(_0194_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wgo ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4001_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.o_wen0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wen0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4002_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.cpu.i_rf_ready ),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.rf_ram_if.wreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4003_ (
    .CLK(clk),
    .D(_0195_),
    .EN(_0001_),
    .Q(\emitter.data [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4004_ (
    .CLK(clk),
    .D(_0449_),
    .EN(_0001_),
    .Q(\emitter.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4005_ (
    .CLK(clk),
    .D(_0450_),
    .EN(_0001_),
    .Q(\emitter.data [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4006_ (
    .CLK(clk),
    .D(_0451_),
    .EN(_0001_),
    .Q(\emitter.data [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4007_ (
    .CLK(clk),
    .D(_0452_),
    .EN(_0001_),
    .Q(\emitter.data [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4008_ (
    .CLK(clk),
    .D(_0453_),
    .EN(_0001_),
    .Q(\emitter.data [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4009_ (
    .CLK(clk),
    .D(_0454_),
    .EN(_0001_),
    .Q(\emitter.data [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4010_ (
    .CLK(clk),
    .D(_0455_),
    .EN(_0001_),
    .Q(\emitter.data [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4011_ (
    .CLK(clk),
    .D(_0456_),
    .EN(_0001_),
    .Q(\emitter.data [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4012_ (
    .CLK(clk),
    .D(_0695_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.arbiter.i_wb_mem_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4013_ (
    .CLK(clk),
    .D(_0196_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.state.o_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4014_ (
    .CLK(clk),
    .D(_0197_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.mem_bytecnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4015_ (
    .CLK(clk),
    .D(_0198_),
    .EN(1'h1),
    .Q(\corescorecore.core_2.serving.cpu.mem_bytecnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4016_ (
    .CLK(clk),
    .D(_0939_[0]),
    .EN(\corescorecore.core_2.serving.ram.wb_en ),
    .Q(\corescorecore.core_2.serving.ram.bsel [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4017_ (
    .CLK(clk),
    .D(_0940_[1]),
    .EN(\corescorecore.core_2.serving.ram.wb_en ),
    .Q(\corescorecore.core_2.serving.ram.bsel [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4018_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.we ),
    .EN(1'h1),
    .Q(_0977_),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4019_ (
    .CLK(clk),
    .D(_0199_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4020_ (
    .CLK(clk),
    .D(_0200_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4021_ (
    .CLK(clk),
    .D(_0201_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4022_ (
    .CLK(clk),
    .D(_0617_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_cnt_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4023_ (
    .CLK(clk),
    .D(_0202_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.ctrl.i_jump ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4024_ (
    .CLK(clk),
    .D(_1178_[2]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.stage_two_req ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4025_ (
    .CLK(clk),
    .D(_0585_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4026_ (
    .CLK(clk),
    .D(_0596_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4027_ (
    .CLK(clk),
    .D(_0607_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4028_ (
    .CLK(clk),
    .D(_0610_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4029_ (
    .CLK(clk),
    .D(_0611_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4030_ (
    .CLK(clk),
    .D(_0612_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4031_ (
    .CLK(clk),
    .D(_0613_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4032_ (
    .CLK(clk),
    .D(_0614_),
    .EN(_0008_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4033_ (
    .CLK(clk),
    .D(_0615_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.o_tlast ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4034_ (
    .CLK(clk),
    .D(_0616_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4035_ (
    .CLK(clk),
    .D(_0586_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4036_ (
    .CLK(clk),
    .D(_0587_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4037_ (
    .CLK(clk),
    .D(_0588_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4038_ (
    .CLK(clk),
    .D(_0589_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4039_ (
    .CLK(clk),
    .D(_0590_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4040_ (
    .CLK(clk),
    .D(_0591_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4041_ (
    .CLK(clk),
    .D(_0592_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4042_ (
    .CLK(clk),
    .D(_0593_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4043_ (
    .CLK(clk),
    .D(_0594_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4044_ (
    .CLK(clk),
    .D(_0595_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4045_ (
    .CLK(clk),
    .D(_0597_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4046_ (
    .CLK(clk),
    .D(_0598_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4047_ (
    .CLK(clk),
    .D(_0599_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4048_ (
    .CLK(clk),
    .D(_0600_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4049_ (
    .CLK(clk),
    .D(_0601_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4050_ (
    .CLK(clk),
    .D(_0602_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4051_ (
    .CLK(clk),
    .D(_0603_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4052_ (
    .CLK(clk),
    .D(_0604_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4053_ (
    .CLK(clk),
    .D(_0605_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4054_ (
    .CLK(clk),
    .D(_0606_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4055_ (
    .CLK(clk),
    .D(_0608_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4056_ (
    .CLK(clk),
    .D(_0609_),
    .EN(_0008_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4057_ (
    .CLK(clk),
    .D(_0203_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.o_cnt_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4058_ (
    .CLK(clk),
    .D(_0204_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.o_cnt_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4059_ (
    .CLK(clk),
    .D(_0205_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.o_cnt_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4060_ (
    .CLK(clk),
    .D(_0206_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.o_cnt_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4061_ (
    .CLK(clk),
    .D(_0207_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.stage_two_pending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4062_ (
    .CLK(clk),
    .D(_0568_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm24_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4063_ (
    .CLK(clk),
    .D(_0569_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm24_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4064_ (
    .CLK(clk),
    .D(_0570_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm24_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4065_ (
    .CLK(clk),
    .D(_0571_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm24_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4066_ (
    .CLK(clk),
    .D(_0572_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm24_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4067_ (
    .CLK(clk),
    .D(_0573_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4068_ (
    .CLK(clk),
    .D(_0574_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4069_ (
    .CLK(clk),
    .D(_0575_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4070_ (
    .CLK(clk),
    .D(_0576_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4071_ (
    .CLK(clk),
    .D(_0577_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4072_ (
    .CLK(clk),
    .D(_0578_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm30_25 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4073_ (
    .CLK(clk),
    .D(_0579_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm7 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4074_ (
    .CLK(clk),
    .D(_0559_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4075_ (
    .CLK(clk),
    .D(_0560_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4076_ (
    .CLK(clk),
    .D(_0561_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4077_ (
    .CLK(clk),
    .D(_0562_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4078_ (
    .CLK(clk),
    .D(_0563_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4079_ (
    .CLK(clk),
    .D(_0564_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4080_ (
    .CLK(clk),
    .D(_0565_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4081_ (
    .CLK(clk),
    .D(_0566_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4082_ (
    .CLK(clk),
    .D(_0567_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm19_12_20 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4083_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_sh_signed ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4084_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [12]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4085_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [13]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_mem_word ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4086_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [14]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_sh_right ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4087_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.opcode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4088_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.opcode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4089_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.opcode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4090_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4091_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.m3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4092_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4093_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [20]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4094_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [21]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4095_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [22]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4096_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [23]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4097_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4098_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4099_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [8]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4100_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [9]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4101_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [10]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4102_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [11]),
    .EN(\corescorecore.core_1.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4103_ (
    .CLK(clk),
    .D(_0580_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.csr_imm ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4104_ (
    .CLK(clk),
    .D(_0581_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4105_ (
    .CLK(clk),
    .D(_0582_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4106_ (
    .CLK(clk),
    .D(_0583_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4107_ (
    .CLK(clk),
    .D(_0584_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4108_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.bufreg.q ),
    .EN(_0550_),
    .Q(\corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4109_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [0]),
    .EN(1'h1),
    .Q(_0973_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4110_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [1]),
    .EN(1'h1),
    .Q(_0973_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4111_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [2]),
    .EN(1'h1),
    .Q(_0973_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4112_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [3]),
    .EN(1'h1),
    .Q(_0973_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4113_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [4]),
    .EN(1'h1),
    .Q(_0973_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4114_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [5]),
    .EN(1'h1),
    .Q(_0973_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4115_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.ram.waddr [6]),
    .EN(1'h1),
    .Q(_0973_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4116_ (
    .CLK(clk),
    .D(_0548_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.bufreg.c_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4117_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.bufreg.data [1]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.cpu.alu.i_buf ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4118_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.cpu.bufreg.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4119_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4120_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4121_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4122_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4123_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4124_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4125_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4126_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4127_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4128_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4129_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4130_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4131_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4132_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4133_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4134_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4135_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4136_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4137_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4138_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4139_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4140_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4141_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4142_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4143_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4144_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4145_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4146_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4147_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4148_ (
    .CLK(clk),
    .D(_0551_),
    .EN(\corescorecore.core_1.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4149_ (
    .CLK(clk),
    .D(_0547_),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_init ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4150_ (
    .CLK(clk),
    .D(_0553_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4151_ (
    .CLK(clk),
    .D(_0552_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4152_ (
    .CLK(clk),
    .D(_0208_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.ctrl.en_pc_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4153_ (
    .CLK(clk),
    .D(_0209_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.ctrl.pc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4154_ (
    .CLK(clk),
    .D(_0210_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4155_ (
    .CLK(clk),
    .D(_0211_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4156_ (
    .CLK(clk),
    .D(_0212_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4157_ (
    .CLK(clk),
    .D(_0213_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4158_ (
    .CLK(clk),
    .D(_0214_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4159_ (
    .CLK(clk),
    .D(_0215_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4160_ (
    .CLK(clk),
    .D(_0216_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4161_ (
    .CLK(clk),
    .D(_0217_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4162_ (
    .CLK(clk),
    .D(_0218_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4163_ (
    .CLK(clk),
    .D(_0219_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4164_ (
    .CLK(clk),
    .D(_0220_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4165_ (
    .CLK(clk),
    .D(_0221_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4166_ (
    .CLK(clk),
    .D(_0222_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4167_ (
    .CLK(clk),
    .D(_0223_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4168_ (
    .CLK(clk),
    .D(_0224_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4169_ (
    .CLK(clk),
    .D(_0225_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4170_ (
    .CLK(clk),
    .D(_0226_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4171_ (
    .CLK(clk),
    .D(_0227_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4172_ (
    .CLK(clk),
    .D(_0228_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4173_ (
    .CLK(clk),
    .D(_0229_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4174_ (
    .CLK(clk),
    .D(_0230_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4175_ (
    .CLK(clk),
    .D(_0231_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4176_ (
    .CLK(clk),
    .D(_0232_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4177_ (
    .CLK(clk),
    .D(_0233_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4178_ (
    .CLK(clk),
    .D(_0234_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4179_ (
    .CLK(clk),
    .D(_0235_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4180_ (
    .CLK(clk),
    .D(_0236_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4181_ (
    .CLK(clk),
    .D(_0237_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4182_ (
    .CLK(clk),
    .D(_0238_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4183_ (
    .CLK(clk),
    .D(_0239_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4184_ (
    .CLK(clk),
    .D(_0240_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4185_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy ),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt_msb ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4186_ (
    .CLK(clk),
    .D(_0546_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.wrapped ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4187_ (
    .CLK(clk),
    .D(_0241_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4188_ (
    .CLK(clk),
    .D(_0242_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4189_ (
    .CLK(clk),
    .D(_0243_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4190_ (
    .CLK(clk),
    .D(_0244_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4191_ (
    .CLK(clk),
    .D(_0245_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4192_ (
    .CLK(clk),
    .D(_0246_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.shift.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4193_ (
    .CLK(clk),
    .D(_0544_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.eq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4194_ (
    .CLK(clk),
    .D(_0545_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4195_ (
    .CLK(clk),
    .D(_0543_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4196_ (
    .CLK(clk),
    .D(_0542_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.alu.add_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4197_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.shamt [1]),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4198_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.shamt [2]),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4199_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.shamt [3]),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4200_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.shamt [4]),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4201_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.shamt_ser ),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.shamt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4202_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.alu.result_lt ),
    .EN(\corescorecore.core_1.serving.cpu.alu.i_en ),
    .Q(\corescorecore.core_1.serving.cpu.alu.result_lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/wb2axis.v:15.4-19.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4203_ (
    .CLK(clk),
    .D(_0247_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.i_wb_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4204_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.mem_if.dat_cur ),
    .EN(\corescorecore.core_1.serving.cpu.mem_if.dat_valid ),
    .Q(\corescorecore.core_1.serving.cpu.mem_if.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4205_ (
    .CLK(clk),
    .D(_0554_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm11_7 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4206_ (
    .CLK(clk),
    .D(_0555_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm11_7 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4207_ (
    .CLK(clk),
    .D(_0556_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm11_7 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4208_ (
    .CLK(clk),
    .D(_0557_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm11_7 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4209_ (
    .CLK(clk),
    .D(_0558_),
    .EN(_0009_),
    .Q(\corescorecore.core_1.serving.cpu.decode.imm11_7 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4210_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [0]),
    .EN(1'h1),
    .Q(_0972_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4211_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [1]),
    .EN(1'h1),
    .Q(_0972_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4212_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [2]),
    .EN(1'h1),
    .Q(_0972_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4213_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [3]),
    .EN(1'h1),
    .Q(_0972_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4214_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [4]),
    .EN(1'h1),
    .Q(_0972_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4215_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [5]),
    .EN(1'h1),
    .Q(_0972_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4216_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.ram.waddr [6]),
    .EN(1'h1),
    .Q(_0972_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4217_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4218_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4219_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4220_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4221_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4222_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4223_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4224_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0380_),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4225_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4226_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4227_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4228_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4229_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4230_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4231_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.o_wdata0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wdata0_r [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:55.7-55.50|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4232_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.wtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4233_ (
    .CLK(clk),
    .D(_0248_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4234_ (
    .CLK(clk),
    .D(_0249_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rdata0 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4235_ (
    .CLK(clk),
    .D(_0250_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rgnt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4236_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.rf_ram_if.rtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rtrig1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4237_ (
    .CLK(clk),
    .D(_0251_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4238_ (
    .CLK(clk),
    .D(_0252_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4239_ (
    .CLK(clk),
    .D(_0253_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.rcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4240_ (
    .CLK(clk),
    .D(_0254_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.raddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4241_ (
    .CLK(clk),
    .D(_0255_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.raddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4242_ (
    .CLK(clk),
    .D(_0256_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4243_ (
    .CLK(clk),
    .D(_0257_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4244_ (
    .CLK(clk),
    .D(_0258_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4245_ (
    .CLK(clk),
    .D(_0259_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.o_waddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4246_ (
    .CLK(clk),
    .D(_0260_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.o_waddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4247_ (
    .CLK(clk),
    .D(_0261_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wgo ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4248_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.o_wen0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wen0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4249_ (
    .CLK(clk),
    .D(\corescorecore.core_1.serving.cpu.i_rf_ready ),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.rf_ram_if.wreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4250_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [0]),
    .EN(1'h1),
    .Q(_0975_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4251_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [1]),
    .EN(1'h1),
    .Q(_0975_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4252_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [2]),
    .EN(1'h1),
    .Q(_0975_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4253_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [3]),
    .EN(1'h1),
    .Q(_0975_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4254_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [4]),
    .EN(1'h1),
    .Q(_0975_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4255_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [5]),
    .EN(1'h1),
    .Q(_0975_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4256_ (
    .CLK(clk),
    .D(\corescorecore.core_3.serving.ram.waddr [6]),
    .EN(1'h1),
    .Q(_0975_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4257_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [0]),
    .EN(1'h1),
    .Q(_0974_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4258_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [1]),
    .EN(1'h1),
    .Q(_0974_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4259_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [2]),
    .EN(1'h1),
    .Q(_0974_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4260_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [3]),
    .EN(1'h1),
    .Q(_0974_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4261_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [4]),
    .EN(1'h1),
    .Q(_0974_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4262_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [5]),
    .EN(1'h1),
    .Q(_0974_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4263_ (
    .CLK(clk),
    .D(\corescorecore.core_2.serving.ram.waddr [6]),
    .EN(1'h1),
    .Q(_0974_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4264_ (
    .CLK(clk),
    .D(_0618_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.arbiter.i_wb_mem_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4265_ (
    .CLK(clk),
    .D(_0262_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.state.o_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4266_ (
    .CLK(clk),
    .D(_0263_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.mem_bytecnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4267_ (
    .CLK(clk),
    .D(_0264_),
    .EN(1'h1),
    .Q(\corescorecore.core_1.serving.cpu.mem_bytecnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4268_ (
    .CLK(clk),
    .D(_0916_[0]),
    .EN(\corescorecore.core_1.serving.ram.wb_en ),
    .Q(\corescorecore.core_1.serving.ram.bsel [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4269_ (
    .CLK(clk),
    .D(_0917_[1]),
    .EN(\corescorecore.core_1.serving.ram.wb_en ),
    .Q(\corescorecore.core_1.serving.ram.bsel [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4270_ (
    .CLK(clk),
    .D(_0265_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4271_ (
    .CLK(clk),
    .D(_0266_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4272_ (
    .CLK(clk),
    .D(_0267_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4273_ (
    .CLK(clk),
    .D(_0540_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_cnt_done ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4274_ (
    .CLK(clk),
    .D(_0268_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.ctrl.i_jump ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4275_ (
    .CLK(clk),
    .D(_1021_[2]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.stage_two_req ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4276_ (
    .CLK(clk),
    .D(_0508_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4277_ (
    .CLK(clk),
    .D(_0519_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4278_ (
    .CLK(clk),
    .D(_0530_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4279_ (
    .CLK(clk),
    .D(_0533_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4280_ (
    .CLK(clk),
    .D(_0534_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4281_ (
    .CLK(clk),
    .D(_0535_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4282_ (
    .CLK(clk),
    .D(_0536_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4283_ (
    .CLK(clk),
    .D(_0537_),
    .EN(_0010_),
    .Q(\corescorecore.axis_mux.s_axis_tdata [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4284_ (
    .CLK(clk),
    .D(_0538_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.o_tlast ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4285_ (
    .CLK(clk),
    .D(_0539_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4286_ (
    .CLK(clk),
    .D(_0509_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4287_ (
    .CLK(clk),
    .D(_0510_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4288_ (
    .CLK(clk),
    .D(_0511_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4289_ (
    .CLK(clk),
    .D(_0512_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4290_ (
    .CLK(clk),
    .D(_0513_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4291_ (
    .CLK(clk),
    .D(_0514_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4292_ (
    .CLK(clk),
    .D(_0515_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4293_ (
    .CLK(clk),
    .D(_0516_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4294_ (
    .CLK(clk),
    .D(_0517_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4295_ (
    .CLK(clk),
    .D(_0518_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4296_ (
    .CLK(clk),
    .D(_0520_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4297_ (
    .CLK(clk),
    .D(_0521_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4298_ (
    .CLK(clk),
    .D(_0522_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4299_ (
    .CLK(clk),
    .D(_0523_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4300_ (
    .CLK(clk),
    .D(_0524_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4301_ (
    .CLK(clk),
    .D(_0525_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4302_ (
    .CLK(clk),
    .D(_0526_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4303_ (
    .CLK(clk),
    .D(_0527_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4304_ (
    .CLK(clk),
    .D(_0528_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4305_ (
    .CLK(clk),
    .D(_0529_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4306_ (
    .CLK(clk),
    .D(_0531_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4307_ (
    .CLK(clk),
    .D(_0532_),
    .EN(_0010_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4308_ (
    .CLK(clk),
    .D(_0269_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.o_cnt_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4309_ (
    .CLK(clk),
    .D(_0270_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.o_cnt_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4310_ (
    .CLK(clk),
    .D(_0271_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.o_cnt_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4311_ (
    .CLK(clk),
    .D(_0272_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.o_cnt_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4312_ (
    .CLK(clk),
    .D(_0273_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.stage_two_pending ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4313_ (
    .CLK(clk),
    .D(_0491_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm24_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4314_ (
    .CLK(clk),
    .D(_0492_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm24_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4315_ (
    .CLK(clk),
    .D(_0493_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm24_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4316_ (
    .CLK(clk),
    .D(_0494_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm24_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4317_ (
    .CLK(clk),
    .D(_0495_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm24_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4318_ (
    .CLK(clk),
    .D(_0496_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4319_ (
    .CLK(clk),
    .D(_0497_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4320_ (
    .CLK(clk),
    .D(_0498_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4321_ (
    .CLK(clk),
    .D(_0499_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4322_ (
    .CLK(clk),
    .D(_0500_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4323_ (
    .CLK(clk),
    .D(_0501_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm30_25 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4324_ (
    .CLK(clk),
    .D(_0502_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm7 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4325_ (
    .CLK(clk),
    .D(_0482_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4326_ (
    .CLK(clk),
    .D(_0483_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4327_ (
    .CLK(clk),
    .D(_0484_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4328_ (
    .CLK(clk),
    .D(_0485_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4329_ (
    .CLK(clk),
    .D(_0486_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4330_ (
    .CLK(clk),
    .D(_0487_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4331_ (
    .CLK(clk),
    .D(_0488_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4332_ (
    .CLK(clk),
    .D(_0489_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4333_ (
    .CLK(clk),
    .D(_0490_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm19_12_20 [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4334_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_sh_signed ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4335_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [12]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4336_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [13]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_mem_word ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4337_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [14]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_sh_right ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4338_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.opcode [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4339_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.opcode [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4340_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.opcode [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4341_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4342_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.m3 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4343_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4344_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [20]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4345_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [21]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4346_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4347_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [23]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4348_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4349_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4350_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [8]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4351_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [9]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4352_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [10]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4353_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [11]),
    .EN(\corescorecore.core_0.serving.cpu.decode.i_wb_en ),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4354_ (
    .CLK(clk),
    .D(_0503_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.csr_imm ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4355_ (
    .CLK(clk),
    .D(_0504_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4356_ (
    .CLK(clk),
    .D(_0505_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4357_ (
    .CLK(clk),
    .D(_0506_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4358_ (
    .CLK(clk),
    .D(_0507_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4359_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.bufreg.q ),
    .EN(_0473_),
    .Q(\corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4360_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.raddr [7]),
    .EN(1'h1),
    .Q(_0976_[7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4361_ (
    .CLK(clk),
    .D(_0471_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.bufreg.c_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4362_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.bufreg.data [1]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.cpu.alu.i_buf ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4363_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.cpu.bufreg.data [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4364_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4365_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4366_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4367_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4368_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4369_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4370_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4371_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4372_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4373_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4374_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4375_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4376_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4377_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4378_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4379_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4380_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4381_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4382_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4383_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4384_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4385_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4386_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4387_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4388_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4389_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4390_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4391_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4392_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_bufreg.v:26.4-37.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4393_ (
    .CLK(clk),
    .D(_0474_),
    .EN(\corescorecore.core_0.serving.cpu.bufreg_hold ),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4394_ (
    .CLK(clk),
    .D(_0470_),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_init ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4395_ (
    .CLK(clk),
    .D(_0476_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4396_ (
    .CLK(clk),
    .D(_0475_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4397_ (
    .CLK(clk),
    .D(_0274_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.ctrl.en_pc_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4398_ (
    .CLK(clk),
    .D(_0275_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.ctrl.pc ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4399_ (
    .CLK(clk),
    .D(_0276_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4400_ (
    .CLK(clk),
    .D(_0277_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4401_ (
    .CLK(clk),
    .D(_0278_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4402_ (
    .CLK(clk),
    .D(_0279_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4403_ (
    .CLK(clk),
    .D(_0280_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4404_ (
    .CLK(clk),
    .D(_0281_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4405_ (
    .CLK(clk),
    .D(_0282_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4406_ (
    .CLK(clk),
    .D(_0283_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [8]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4407_ (
    .CLK(clk),
    .D(_0284_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [9]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4408_ (
    .CLK(clk),
    .D(_0285_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [10]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4409_ (
    .CLK(clk),
    .D(_0286_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [11]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4410_ (
    .CLK(clk),
    .D(_0287_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [12]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4411_ (
    .CLK(clk),
    .D(_0288_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [13]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4412_ (
    .CLK(clk),
    .D(_0289_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [14]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4413_ (
    .CLK(clk),
    .D(_0290_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [15]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4414_ (
    .CLK(clk),
    .D(_0291_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [16]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4415_ (
    .CLK(clk),
    .D(_0292_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [17]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4416_ (
    .CLK(clk),
    .D(_0293_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [18]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4417_ (
    .CLK(clk),
    .D(_0294_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [19]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4418_ (
    .CLK(clk),
    .D(_0295_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [20]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4419_ (
    .CLK(clk),
    .D(_0296_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [21]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4420_ (
    .CLK(clk),
    .D(_0297_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [22]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4421_ (
    .CLK(clk),
    .D(_0298_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [23]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4422_ (
    .CLK(clk),
    .D(_0299_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [24]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4423_ (
    .CLK(clk),
    .D(_0300_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [25]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4424_ (
    .CLK(clk),
    .D(_0301_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [26]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4425_ (
    .CLK(clk),
    .D(_0302_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [27]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4426_ (
    .CLK(clk),
    .D(_0303_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [28]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4427_ (
    .CLK(clk),
    .D(_0304_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [29]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4428_ (
    .CLK(clk),
    .D(_0305_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [30]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_ctrl.v:71.4-85.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4429_ (
    .CLK(clk),
    .D(_0306_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4430_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy ),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt_msb ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4431_ (
    .CLK(clk),
    .D(_0469_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.wrapped ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4432_ (
    .CLK(clk),
    .D(_0307_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4433_ (
    .CLK(clk),
    .D(_0308_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4434_ (
    .CLK(clk),
    .D(_0309_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4435_ (
    .CLK(clk),
    .D(_0310_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4436_ (
    .CLK(clk),
    .D(_0311_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_shift.v:18.4-25.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4437_ (
    .CLK(clk),
    .D(_0312_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.shift.cnt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4438_ (
    .CLK(clk),
    .D(_0467_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.eq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4439_ (
    .CLK(clk),
    .D(_0468_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4440_ (
    .CLK(clk),
    .D(_0466_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4441_ (
    .CLK(clk),
    .D(_0465_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.alu.add_cy_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4442_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.shamt [1]),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4443_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.shamt [2]),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4444_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.shamt [3]),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4445_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.shamt [4]),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4446_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.shamt_ser ),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_shamt_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.shamt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_alu.v:89.4-104.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4447_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.alu.result_lt ),
    .EN(\corescorecore.core_0.serving.cpu.alu.i_en ),
    .Q(\corescorecore.core_0.serving.cpu.alu.result_lt_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4448_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [0]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4449_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [1]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4450_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [2]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4451_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [3]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4452_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [4]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4453_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [5]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4454_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [6]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211.1-247.4|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4455_ (
    .CLK(clk),
    .D(\corescorecore.axis_mux.current_s_tdata [7]),
    .EN(\corescorecore.axis_mux.store_axis_int_to_temp ),
    .Q(\corescorecore.axis_mux.temp_m_axis_tdata_reg [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_mem_if.v:47.4-56.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4456_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.mem_if.dat_cur ),
    .EN(\corescorecore.core_0.serving.cpu.mem_if.dat_valid ),
    .Q(\corescorecore.core_0.serving.cpu.mem_if.signbit ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4457_ (
    .CLK(clk),
    .D(_0477_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm11_7 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4458_ (
    .CLK(clk),
    .D(_0478_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm11_7 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4459_ (
    .CLK(clk),
    .D(_0479_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm11_7 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4460_ (
    .CLK(clk),
    .D(_0480_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm11_7 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_decode.v:194.4-224.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4461_ (
    .CLK(clk),
    .D(_0481_),
    .EN(_0011_),
    .Q(\corescorecore.core_0.serving.cpu.decode.imm11_7 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4462_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [0]),
    .EN(1'h1),
    .Q(_0976_[0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4463_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [1]),
    .EN(1'h1),
    .Q(_0976_[1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4464_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [2]),
    .EN(1'h1),
    .Q(_0976_[2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4465_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [3]),
    .EN(1'h1),
    .Q(_0976_[3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4466_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [4]),
    .EN(1'h1),
    .Q(_0976_[4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4467_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [5]),
    .EN(1'h1),
    .Q(_0976_[5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4468_ (
    .CLK(clk),
    .D(\corescorecore.core_4.serving.ram.waddr [6]),
    .EN(1'h1),
    .Q(_0976_[6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4469_ (
    .CLK(clk),
    .D(_0443_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4470_ (
    .CLK(clk),
    .D(_0444_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4471_ (
    .CLK(clk),
    .D(_0445_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4472_ (
    .CLK(clk),
    .D(_0446_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4473_ (
    .CLK(clk),
    .D(_0447_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4474_ (
    .CLK(clk),
    .D(_0448_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata1 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4475_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [24]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4476_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [25]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4477_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [26]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4478_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [27]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4479_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [28]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4480_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [29]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4481_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4482_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31]),
    .EN(_0382_),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4483_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4484_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4485_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4486_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4487_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4488_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:77.6-77.75|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4489_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.o_wdata0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wdata0_r [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:55.7-55.50|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4490_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.wtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:131.6-135.9|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4491_ (
    .CLK(clk),
    .D(_0313_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata1 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4492_ (
    .CLK(clk),
    .D(_0314_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rdata0 [7]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4493_ (
    .CLK(clk),
    .D(_0315_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rgnt ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4494_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.rf_ram_if.rtrig0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rtrig1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4495_ (
    .CLK(clk),
    .D(_0316_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4496_ (
    .CLK(clk),
    .D(_0317_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4497_ (
    .CLK(clk),
    .D(_0318_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.rcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4498_ (
    .CLK(clk),
    .D(_0319_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.raddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4499_ (
    .CLK(clk),
    .D(_0320_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.raddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4500_ (
    .CLK(clk),
    .D(_0321_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wcnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4501_ (
    .CLK(clk),
    .D(_0322_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wcnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4502_ (
    .CLK(clk),
    .D(_0323_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wcnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4503_ (
    .CLK(clk),
    .D(_0324_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.o_waddr [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4504_ (
    .CLK(clk),
    .D(_0325_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.o_waddr [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4505_ (
    .CLK(clk),
    .D(_0326_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wgo ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4506_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.o_wen0 ),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wen0_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:82.4-102.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4507_ (
    .CLK(clk),
    .D(\corescorecore.core_0.serving.cpu.i_rf_ready ),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.rf_ram_if.wreq_r ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4508_ (
    .CLK(clk),
    .D(_0541_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.arbiter.i_wb_mem_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4509_ (
    .CLK(clk),
    .D(_0327_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.state.o_cnt [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4510_ (
    .CLK(clk),
    .D(_0328_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.mem_bytecnt [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_state.v:90.4-124.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4511_ (
    .CLK(clk),
    .D(_0329_),
    .EN(1'h1),
    .Q(\corescorecore.core_0.serving.cpu.mem_bytecnt [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4512_ (
    .CLK(clk),
    .D(_0895_[0]),
    .EN(\corescorecore.core_0.serving.ram.wb_en ),
    .Q(\corescorecore.core_0.serving.ram.bsel [0]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serving_1.0.2/serving/serving_ram.v:60.4-67.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4513_ (
    .CLK(clk),
    .D(_0896_[1]),
    .EN(\corescorecore.core_0.serving.ram.wb_en ),
    .Q(\corescorecore.core_0.serving.ram.bsel [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4514_ (
    .CLK(clk),
    .D(_0436_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4515_ (
    .CLK(clk),
    .D(_0437_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [1]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4516_ (
    .CLK(clk),
    .D(_0438_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [2]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4517_ (
    .CLK(clk),
    .D(_0439_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [3]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4518_ (
    .CLK(clk),
    .D(_0440_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [4]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4519_ (
    .CLK(clk),
    .D(_0441_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [5]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/serv_1.0.2/rtl/serv_rf_ram_if.v:140.4-157.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4520_ (
    .CLK(clk),
    .D(_0442_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.rf_ram_if.rdata0 [6]),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/wb2axis.v:15.4-19.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4521_ (
    .CLK(clk),
    .D(_0330_),
    .EN(1'h1),
    .Q(\corescorecore.core_4.serving.i_wb_ack ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/emitter_uart.v:28.4-43.7|/usr/local/bin/../share/yosys/gatemate/reg_map.v:32.4-32.61" *)
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4522_ (
    .CLK(clk),
    .D(_0331_),
    .EN(1'h1),
    .Q(\corescorecore.axis_mux.m_axis_tready ),
    .SR(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4523_ (
    .D0(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [0]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [1]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [2]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_sel [3]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4524_ (
    .D0(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [0]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [1]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [2]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_sel [3]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4525_ (
    .D0(_0856_),
    .D1(1'h0),
    .D2(_0852_),
    .D3(1'h0),
    .S0(_0000_),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1261_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4526_ (
    .D0(_0855_),
    .D1(1'h0),
    .D2(_0851_),
    .D3(1'h0),
    .S0(_0000_),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1252_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4527_ (
    .D0(_0854_),
    .D1(1'h0),
    .D2(_0850_),
    .D3(1'h0),
    .S0(_0000_),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1264_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4528_ (
    .D0(_1126_[1]),
    .D1(1'h0),
    .D2(_1128_[1]),
    .D3(1'h0),
    .S0(_0000_),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1286_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4529_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [0]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [8]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [16]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [24]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1083_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4530_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [1]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [9]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [17]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [25]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1076_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4531_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [2]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [10]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [18]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [26]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1075_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4532_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [3]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [11]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [19]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [27]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1080_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4533_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [4]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [12]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [20]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [28]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1079_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4534_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [5]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [13]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [21]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [29]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1078_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4535_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [6]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [14]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [22]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [30]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1077_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4536_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [7]),
    .D1(\corescorecore.axis_mux.s_axis_tdata [15]),
    .D2(\corescorecore.axis_mux.s_axis_tdata [23]),
    .D3(\corescorecore.axis_mux.s_axis_tdata [31]),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1068_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4537_ (
    .D0(\corescorecore.core_0.o_tvalid ),
    .D1(\corescorecore.core_1.o_tvalid ),
    .D2(\corescorecore.core_2.o_tvalid ),
    .D3(\corescorecore.core_3.o_tvalid ),
    .S0(\corescorecore.axis_mux.arb_inst.grant_encoded [0]),
    .S1(\corescorecore.axis_mux.arb_inst.grant_encoded [1]),
    .Y(_1161_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4538_ (
    .D0(_0857_),
    .D1(1'h0),
    .D2(_0853_),
    .D3(1'h0),
    .S0(_0000_),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1063_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4539_ (
    .D0(_0858_),
    .D1(1'h0),
    .D2(_0862_),
    .D3(1'h0),
    .S0(_1113_[2]),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1343_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4540_ (
    .D0(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [0]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [1]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [2]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_sel [3]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4541_ (
    .D0(\corescorecore.core_4.serving.cpu.alu.op_b ),
    .D1(_0931_),
    .D2(_0931_),
    .D3(\corescorecore.core_4.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .Y(_1300_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4542_ (
    .D0(\corescorecore.core_4.serving.cpu.alu.op_b ),
    .D1(1'h1),
    .D2(1'h0),
    .D3(\corescorecore.core_4.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_4.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_4.serving.cpu.decode.o_mem_half ),
    .Y(_1300_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4543_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [32]),
    .D1(\corescorecore.core_4.o_tlast ),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4544_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [33]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4545_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [34]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4546_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [35]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4547_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [36]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4548_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [37]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4549_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [38]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4550_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [39]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1001_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4551_ (
    .D0(1'h0),
    .D1(_0861_),
    .D2(1'h0),
    .D3(_0865_),
    .S0(_1113_[2]),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1340_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4552_ (
    .D0(1'h0),
    .D1(_0860_),
    .D2(1'h0),
    .D3(_0864_),
    .S0(_1113_[2]),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1328_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4553_ (
    .D0(\corescorecore.core_3.serving.cpu.alu.op_b ),
    .D1(_0950_),
    .D2(_0950_),
    .D3(\corescorecore.core_3.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .Y(_1359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4554_ (
    .D0(\corescorecore.core_3.serving.cpu.alu.op_b ),
    .D1(1'h1),
    .D2(1'h0),
    .D3(\corescorecore.core_3.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_3.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_3.serving.cpu.decode.o_mem_half ),
    .Y(_1359_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4555_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [24]),
    .D1(\corescorecore.core_3.o_tlast ),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4556_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [25]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4557_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [26]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4558_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [27]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4559_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [28]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4560_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [29]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4561_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [30]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4562_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [31]),
    .D1(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .D2(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .D3(\corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .S0(\corescorecore.core_3.serving.ram.bsel [0]),
    .S1(\corescorecore.core_3.serving.ram.bsel [1]),
    .Y(_0999_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4563_ (
    .D0(\corescorecore.core_2.serving.cpu.alu.op_b ),
    .D1(_0924_),
    .D2(_0924_),
    .D3(\corescorecore.core_2.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .Y(_1348_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4564_ (
    .D0(\corescorecore.core_2.serving.cpu.alu.op_b ),
    .D1(1'h1),
    .D2(1'h0),
    .D3(\corescorecore.core_2.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_2.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_2.serving.cpu.decode.o_mem_half ),
    .Y(_1348_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4565_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [16]),
    .D1(\corescorecore.core_2.o_tlast ),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4566_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [17]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4567_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [18]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4568_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [19]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4569_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [20]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4570_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [21]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4571_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [22]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4572_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [23]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0997_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4573_ (
    .D0(1'h0),
    .D1(_0859_),
    .D2(1'h0),
    .D3(_0863_),
    .S0(_1113_[2]),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1370_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4574_ (
    .D0(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [0]),
    .D1(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [1]),
    .D2(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [2]),
    .D3(\corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_sel [3]),
    .S0(\corescorecore.core_4.serving.ram.bsel [0]),
    .S1(\corescorecore.core_4.serving.ram.bsel [1]),
    .Y(_1000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4575_ (
    .D0(\corescorecore.core_1.serving.cpu.alu.op_b ),
    .D1(_0905_),
    .D2(_0905_),
    .D3(\corescorecore.core_1.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .Y(_1278_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4576_ (
    .D0(\corescorecore.core_1.serving.cpu.alu.op_b ),
    .D1(1'h1),
    .D2(1'h0),
    .D3(\corescorecore.core_1.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_1.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_1.serving.cpu.decode.o_mem_half ),
    .Y(_1278_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4577_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [8]),
    .D1(\corescorecore.core_1.o_tlast ),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4578_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [9]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4579_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [10]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4580_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [11]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4581_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [12]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4582_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [13]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4583_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [14]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4584_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [15]),
    .D1(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .D2(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .D3(\corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .S0(\corescorecore.core_1.serving.ram.bsel [0]),
    .S1(\corescorecore.core_1.serving.ram.bsel [1]),
    .Y(_0995_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4585_ (
    .D0(\corescorecore.core_0.serving.cpu.alu.op_b ),
    .D1(_0878_),
    .D2(_0878_),
    .D3(\corescorecore.core_0.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .Y(_1146_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4586_ (
    .D0(\corescorecore.core_0.serving.cpu.alu.op_b ),
    .D1(1'h1),
    .D2(1'h0),
    .D3(\corescorecore.core_0.serving.cpu.alu.op_b ),
    .S0(\corescorecore.core_0.serving.cpu.alu.i_rs1 ),
    .S1(\corescorecore.core_0.serving.cpu.decode.o_mem_half ),
    .Y(_1146_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4587_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [0]),
    .D1(\corescorecore.core_0.o_tlast ),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [16]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [24]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4588_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [1]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [9]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [17]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [25]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4589_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [2]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [10]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [18]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [26]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4590_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [3]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [11]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [19]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [27]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4591_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [4]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [12]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [20]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [28]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4592_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [5]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [13]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [21]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [29]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4593_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [6]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [14]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [22]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [30]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4594_ (
    .D0(\corescorecore.axis_mux.s_axis_tdata [7]),
    .D1(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [15]),
    .D2(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23]),
    .D3(\corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [31]),
    .S0(\corescorecore.core_0.serving.ram.bsel [0]),
    .S1(\corescorecore.core_0.serving.ram.bsel [1]),
    .Y(_0993_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4595_ (
    .D0(1'h0),
    .D1(_0858_),
    .D2(1'h0),
    .D3(_0862_),
    .S0(_1113_[2]),
    .S1(\corescorecore.axis_mux.arb_inst.masked_request_valid ),
    .Y(_1159_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/mux_map.v:37.9-41.3" *)
  CC_MX4 _4596_ (
    .D0(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [0]),
    .D1(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [1]),
    .D2(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [2]),
    .D3(\corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_sel [3]),
    .S0(\corescorecore.core_2.serving.ram.bsel [0]),
    .S1(\corescorecore.core_2.serving.ram.bsel [1]),
    .Y(_0996_)
  );
  (* keep = 32'd1 *)
  CC_IBUF _4602_ (
    .I(i_clk),
    .Y(_0960_)
  );
  (* keep = 32'd1 *)
  CC_IBUF _4603_ (
    .I(i_rstn),
    .Y(\clkgen.i_rstn )
  );
  (* keep = 32'd1 *)
  CC_OBUF _4604_ (
    .A(\emitter.o_uart_tx ),
    .O(o_uart_tx)
  );
  (* hdlname = "clkgen pll_inst_ila" *)
  (* module_not_derived = 32'd1 *)
  (* src = "src/corescore_0/rtl/cc_gatemate_clock_gen.v:22.3-31.2" *)
  CC_PLL #(
    .LOCK_REQ(32'sd1),
    .LOW_JITTER(32'sd1),
    .OUT_CLK(5'h10),
    .PERF_MD("ECONOMY"),
    .REF_CLK("10.0")
  ) \clkgen.pll_inst_ila  (
    .CLK0(_0961_),
    .CLK_FEEDBACK(1'h0),
    .CLK_REF(\clkgen.i_clk ),
    .USR_CLK_REF(1'h0),
    .USR_LOCKED_STDY_RST(1'h0),
    .USR_PLL_LOCKED(\clkgen.usr_pll_lock_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00015014130000500883000552002302c700089330000014b700cc50141300000014170000000013),
    .INIT_01(320'h3f05f3c06f3f802278e33fcf2208931c4022089300000088b7000552402304002388933f802268e3),
    .INIT_02(320'h00000000000000000000000000286f1b06c19468080731e4611cc200c0300c0300c020194721bc43),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \corescorecore.core_0.serving.ram.mem.0.0  (
    .A_ADDR({ 3'h0, _0972_[7:2], 1'h0, _0972_[1:0], 4'h0 }),
    .A_BM({ 12'h000, _0977_, _0977_, _0977_, _0977_, _0977_, _0977_, _0977_, _0977_ }),
    .A_CLK(clk),
    .A_DI({ 12'b0000000000xx, _0967_ }),
    .A_DO(_0987_),
    .A_EN(1'h1),
    .A_WE(_0977_),
    .B_ADDR({ 3'h0, \corescorecore.core_0.serving.ram.raddr [7:2], 1'h0, \corescorecore.core_0.serving.ram.raddr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(clk),
    .B_DI(20'hxxxxx),
    .B_DO({ _0962_, _0982_[9:8], \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31:24] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00015014130000500883000552002302c700089330000014b700cc50141300000014170000000013),
    .INIT_01(320'h3f05f3c06f3f802278e33fcf2208931c4022089300000088b7000552402304002388933f802268e3),
    .INIT_02(320'h00000000000000000000000000286f1b06c19468080731e4611cc200c4300c0300c020194721bc43),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \corescorecore.core_1.serving.ram.mem.0.0  (
    .A_ADDR({ 3'h0, _0973_[7:2], 1'h0, _0973_[1:0], 4'h0 }),
    .A_BM({ 12'h000, _0978_, _0978_, _0978_, _0978_, _0978_, _0978_, _0978_, _0978_ }),
    .A_CLK(clk),
    .A_DI({ 12'b0000000000xx, _0968_ }),
    .A_DO(_0988_),
    .A_EN(1'h1),
    .A_WE(_0978_),
    .B_ADDR({ 3'h0, \corescorecore.core_1.serving.ram.raddr [7:2], 1'h0, \corescorecore.core_1.serving.ram.raddr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(clk),
    .B_DI(20'hxxxxx),
    .B_DO({ _0963_, _0983_[9:8], \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31:24] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00015014130000500883000552002302c700089330000014b700cc50141300000014170000000013),
    .INIT_01(320'h3f05f3c06f3f802278e33fcf2208931c4022089300000088b7000552402304002388933f802268e3),
    .INIT_02(320'h00000000000000000000000000286f1b06c19468080731e4611cc200c8300c0300c020194721bc43),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \corescorecore.core_2.serving.ram.mem.0.0  (
    .A_ADDR({ 3'h0, _0974_[7:2], 1'h0, _0974_[1:0], 4'h0 }),
    .A_BM({ 12'h000, _0979_, _0979_, _0979_, _0979_, _0979_, _0979_, _0979_, _0979_ }),
    .A_CLK(clk),
    .A_DI({ 12'b0000000000xx, _0969_ }),
    .A_DO(_0989_),
    .A_EN(1'h1),
    .A_WE(_0979_),
    .B_ADDR({ 3'h0, \corescorecore.core_2.serving.ram.raddr [7:2], 1'h0, \corescorecore.core_2.serving.ram.raddr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(clk),
    .B_DI(20'hxxxxx),
    .B_DO({ _0964_, _0984_[9:8], \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31:24] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00015014130000500883000552002302c700089330000014b700cc50141300000014170000000013),
    .INIT_01(320'h3f05f3c06f3f802278e33fcf2208931c4022089300000088b7000552402304002388933f802268e3),
    .INIT_02(320'h00000000000000000000000000286f1b06c19468080731e4611cc200cc300c0300c020194721bc43),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \corescorecore.core_3.serving.ram.mem.0.0  (
    .A_ADDR({ 3'h0, _0975_[7:2], 1'h0, _0975_[1:0], 4'h0 }),
    .A_BM({ 12'h000, _0980_, _0980_, _0980_, _0980_, _0980_, _0980_, _0980_, _0980_ }),
    .A_CLK(clk),
    .A_DI({ 12'b0000000000xx, _0970_ }),
    .A_DO(_0990_),
    .A_EN(1'h1),
    .A_WE(_0980_),
    .B_ADDR({ 3'h0, \corescorecore.core_3.serving.ram.raddr [7:2], 1'h0, \corescorecore.core_3.serving.ram.raddr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(clk),
    .B_DI(20'hxxxxx),
    .B_DO({ _0965_, _0985_[9:8], \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31:24] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gatemate/brams_map.v:114.5-129.4" *)
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00015014130000500883000552002302c700089330000014b700cc50141300000014170000000013),
    .INIT_01(320'h3f05f3c06f3f802278e33fcf2208931c4022089300000088b7000552402304002388933f802268e3),
    .INIT_02(320'h00000000000000000000000000286f1b06c19468080731e4611cc200d0300c0300c020194721bc43),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \corescorecore.core_4.serving.ram.mem.0.0  (
    .A_ADDR({ 3'h0, _0976_[7:2], 1'h0, _0976_[1:0], 4'h0 }),
    .A_BM({ 12'h000, _0981_, _0981_, _0981_, _0981_, _0981_, _0981_, _0981_, _0981_ }),
    .A_CLK(clk),
    .A_DI({ 12'b0000000000xx, _0971_ }),
    .A_DO(_0991_),
    .A_EN(1'h1),
    .A_WE(_0981_),
    .B_ADDR({ 3'h0, \corescorecore.core_4.serving.ram.raddr [7:2], 1'h0, \corescorecore.core_4.serving.ram.raddr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(clk),
    .B_DI(20'hxxxxx),
    .B_DO({ _0966_, _0986_[9:8], \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31:24] }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  initial begin
    if (1'h1) begin
      $write("Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\\serving_ram from %s\n", $unsigned(80'h636f72655f302e686578));
    end
    if (1'h1) begin
      $write("Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\\serving_ram from %s\n", $unsigned(80'h636f72655f312e686578));
    end
    if (1'h1) begin
      $write("Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\\serving_ram from %s\n", $unsigned(80'h636f72655f322e686578));
    end
    if (1'h1) begin
      $write("Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\\serving_ram from %s\n", $unsigned(80'h636f72655f332e686578));
    end
    if (1'h1) begin
      $write("Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\\serving_ram from %s\n", $unsigned(80'h636f72655f342e686578));
    end
  end
  assign { _1199_[2], _1199_[0] } = { _1058_[2], \corescorecore.core_4.serving.cpu.alu.i_en  };
  assign _1200_[2:1] = { \corescorecore.core_4.serving.arbiter.i_wb_mem_ack , _1082_[0] };
  assign _1201_[2:0] = { \corescorecore.core_4.serving.rf_ram_if.wgo , \corescorecore.core_4.serving.rf_ram_if.wtrig0 , \corescorecore.core_4.serving.rf_ram_if.wen0_r  };
  assign _1202_[1] = \corescorecore.core_4.serving.ram.wb_en ;
  assign _1203_[1:0] = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [0], \corescorecore.core_4.serving.cpu.state.o_cnt [2] };
  assign _1204_[3:2] = { _0931_, \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy_r  };
  assign _1205_[3:1] = { \corescorecore.core_4.serving.cpu.alu.i_en , \corescorecore.core_4.serving.cpu.alu.add_cy_r , \corescorecore.core_4.serving.cpu.alu.i_rs1  };
  assign _1206_[3:1] = { _1081_[0], \corescorecore.core_4.serving.cpu.ctrl.pc_plus_4_cy_r , \corescorecore.core_4.serving.cpu.ctrl.pc  };
  assign { _1207_[3], _1207_[1:0] } = { \corescorecore.core_4.serving.cpu.ctrl.pc , \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_4.serving.cpu.decode.m3  };
  assign _1208_[1] = \corescorecore.core_4.serving.cpu.alu.i_buf ;
  assign _1209_[1:0] = { _1039_[0], _1039_[1] };
  assign _1210_[3:2] = { _1081_[0], \corescorecore.core_4.serving.cpu.ctrl.pc_plus_offset_cy_r  };
  assign _1211_[2:1] = { \corescorecore.core_2.serving.arbiter.i_wb_mem_ack , _1096_[0] };
  assign _1212_[2:0] = { \corescorecore.core_2.serving.rf_ram_if.wgo , \corescorecore.core_2.serving.rf_ram_if.wtrig0 , \corescorecore.core_2.serving.rf_ram_if.wen0_r  };
  assign _1213_[1] = \corescorecore.core_2.serving.ram.wb_en ;
  assign _1214_[1:0] = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [0], \corescorecore.core_2.serving.cpu.state.o_cnt [2] };
  assign { _1215_[2], _1215_[0] } = { \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r , _0924_ };
  assign _1216_[1:0] = \emitter.data [3:2];
  assign _1217_[1] = \emitter.data [0];
  assign { _1218_[3], _1218_[0] } = { _1006_[0], \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2] };
  assign _1219_[1] = \corescorecore.core_0.serving.ram.wb_en ;
  assign _1220_[2:0] = { \corescorecore.core_2.serving.cpu.mem_bytecnt [1], \corescorecore.core_2.serving.cpu.state.o_cnt [2], \corescorecore.core_2.serving.cpu.mem_bytecnt [0] };
  assign _1221_[1:0] = { _1177_[0], _1177_[1] };
  assign { _1222_[3], _1222_[1:0] } = { \corescorecore.core_2.serving.cpu.ctrl.pc , \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_2.serving.cpu.decode.m3  };
  assign _1223_[3:2] = { _1095_[0], \corescorecore.core_2.serving.cpu.ctrl.pc_plus_offset_cy_r  };
  assign { _1224_[3], _1224_[1:0] } = { \corescorecore.core_2.serving.cpu.decode.opcode [2], _1177_[1:0] };
  assign _1225_[3:2] = { \corescorecore.core_2.serving.cpu.alu.i_init , \corescorecore.core_2.serving.cpu.bufreg.c_r  };
  assign _1226_[3:1] = { _0924_, \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy_r , _1215_[1] };
  assign _1227_[3:1] = { \corescorecore.core_2.serving.cpu.alu.i_en , \corescorecore.core_2.serving.cpu.alu.add_cy_r , \corescorecore.core_2.serving.cpu.alu.i_rs1  };
  assign { _1228_[3], _1228_[0] } = { _1095_[0], \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2] };
  assign { _1229_[3], _1229_[1:0] } = { \corescorecore.core_3.serving.cpu.decode.opcode [0], \corescorecore.core_3.serving.cpu.decode.signbit , \corescorecore.core_3.serving.cpu.decode.imm19_12_20 [0] };
  assign { _1230_[3:2], _1230_[0] } = { \corescorecore.core_3.serving.cpu.decode.m3 , \corescorecore.core_3.serving.cpu.decode.opcode [0], \corescorecore.core_3.serving.cpu.decode.imm7  };
  assign { _1231_[2], _1231_[0] } = { \corescorecore.core_3.serving.cpu.alu.i_en , \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [30] };
  assign { _1232_[3], _1232_[1:0] } = { \corescorecore.core_4.serving.cpu.decode.opcode [0], \corescorecore.core_4.serving.cpu.decode.signbit , \corescorecore.core_4.serving.cpu.decode.imm19_12_20 [0] };
  assign { _1233_[3:2], _1233_[0] } = { \corescorecore.core_4.serving.cpu.decode.m3 , \corescorecore.core_4.serving.cpu.decode.opcode [0], \corescorecore.core_4.serving.cpu.decode.imm7  };
  assign { _1234_[2], _1234_[0] } = { \corescorecore.core_4.serving.cpu.alu.i_en , \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [30] };
  assign _1235_[2:0] = { \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign , \corescorecore.core_2.o_tlast , \corescorecore.axis_mux.s_axis_tdata [16] };
  assign _1236_[2:0] = { \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign , \corescorecore.core_3.o_tlast , \corescorecore.axis_mux.s_axis_tdata [24] };
  assign _1237_[2:0] = { \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign , \corescorecore.core_4.o_tlast , \corescorecore.axis_mux.s_axis_tdata [32] };
  assign _1238_[0] = \corescorecore.core_4.serving.cpu.state.stage_two_pending ;
  assign { _1239_[3:2], _1239_[0] } = { \corescorecore.core_4.serving.cpu.decode.opcode [2], \corescorecore.core_4.serving.cpu.decode.m3 , \corescorecore.core_4.serving.cpu.decode.opcode [0] };
  assign { _1240_[3], _1240_[1] } = { _1196_[1], \corescorecore.core_4.serving.cpu.state.stage_two_req  };
  assign { _1241_[3:2], _1241_[0] } = { \corescorecore.core_0.serving.cpu.decode.m3 , \corescorecore.core_0.serving.cpu.decode.opcode [0], \corescorecore.core_0.serving.cpu.decode.imm7  };
  assign { _1242_[2], _1242_[0] } = { \corescorecore.core_0.serving.cpu.alu.i_en , \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [30] };
  assign _1243_[3:1] = { _0950_, \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy_r , _1190_[0] };
  assign _1244_[3:1] = { \corescorecore.core_3.serving.cpu.alu.i_en , \corescorecore.core_3.serving.cpu.alu.add_cy_r , \corescorecore.core_3.serving.cpu.alu.i_rs1  };
  assign _1245_[1] = \corescorecore.core_3.serving.cpu.alu.i_en ;
  assign _1246_[1] = \corescorecore.core_1.serving.ram.wb_en ;
  assign { _1247_[3], _1247_[1:0] } = { \clkgen.o_rst_core , \corescorecore.axis_mux.m_axis_tvalid , \corescorecore.axis_mux.m_axis_tready  };
  assign _1248_[2:0] = { \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [1], \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_0.serving.ram.wb_en  };
  assign _1249_[0] = _1248_[3];
  assign _1250_[2:0] = { \corescorecore.core_0.serving.rf_ram_if.wgo , \corescorecore.core_0.serving.rf_ram_if.wtrig0 , \corescorecore.core_0.serving.rf_ram_if.wen0_r  };
  assign { _1251_[3], _1251_[1:0] } = { \corescorecore.core_1.serving.rf_ram_if.o_waddr [0], \corescorecore.core_1.serving.rf_ram_if.wreq_r , \corescorecore.core_1.serving.rf_ram_if.wgo  };
  assign { _1252_[3:2], _1252_[0] } = { _1063_[3], \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.mask_reg [2] };
  assign { _1253_[2], _1253_[0] } = { _1240_[0], _1196_[1] };
  assign _1254_[1:0] = { _1199_[1], \corescorecore.core_4.serving.i_wb_ack  };
  assign { _1255_[2], _1255_[0] } = { \corescorecore.core_4.serving.rf_ram_if.rgnt , _1253_[1] };
  assign { _1256_[2], _1256_[0] } = { \corescorecore.core_4.serving.cpu.alu.i_cnt_done , \corescorecore.core_4.serving.cpu.alu.i_init  };
  assign _1257_[2:1] = { \corescorecore.core_2.serving.cpu.ctrl.pc_plus_4_cy_r , \corescorecore.core_2.serving.cpu.ctrl.pc  };
  assign _1258_[2:1] = { \corescorecore.core_2.serving.cpu.ctrl.en_pc_r , _1223_[0] };
  assign _1259_[2] = \corescorecore.core_2.serving.cpu.ctrl.i_jump ;
  assign { _1260_[3:2], _1260_[0] } = { _1095_[0], \clkgen.o_rst_core , \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [31] };
  assign { _1261_[3:2], _1261_[0] } = { _1063_[3], \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.mask_reg [3] };
  assign { _1262_[3], _1262_[1:0] } = { \corescorecore.core_4.serving.cpu.decode.opcode [2], _1039_[1:0] };
  assign _1263_[3:2] = { \corescorecore.core_4.serving.cpu.alu.i_init , \corescorecore.core_4.serving.cpu.bufreg.c_r  };
  assign { _1264_[3:2], _1264_[0] } = { _1063_[3], \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.mask_reg [0] };
  assign _1265_[3:1] = { \corescorecore.core_3.serving.cpu.alu.i_rs1 , _0950_, \corescorecore.core_3.serving.cpu.alu.lt_r  };
  assign { _1266_[2], _1266_[0] } = { \corescorecore.core_3.serving.cpu.decode.o_mem_half , \corescorecore.core_3.serving.cpu.decode.opcode [0] };
  assign { _1267_[3], _1267_[1:0] } = { \clkgen.o_rst_core , \corescorecore.core_3.serving.cpu.ctrl.i_jump , \corescorecore.core_3.serving.cpu.alu.i_cnt_done  };
  assign { _1268_[3:2], _1268_[0] } = { _1192_[0], _1048_[1], \clkgen.o_rst_core  };
  assign { _1269_[3], _1269_[1:0] } = { \corescorecore.core_2.serving.rf_ram_if.o_waddr [0], \corescorecore.core_2.serving.rf_ram_if.wreq_r , \corescorecore.core_2.serving.rf_ram_if.wgo  };
  assign _1270_[2] = \corescorecore.core_3.serving.cpu.ctrl.i_jump ;
  assign _1271_[1:0] = { _1053_[1], \clkgen.o_rst_core  };
  assign { _1272_[3], _1272_[1:0] } = { \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.grant_encoded [1], _1062_[1] };
  assign _1273_[2:0] = { _1046_[1], _1018_[3], \corescorecore.core_0.serving.cpu.alu.i_en  };
  assign _1274_[0] = _1035_[3];
  assign { _1275_[2], _1275_[0] } = { _1074_[2], \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [2] };
  assign _1276_[0] = _1140_[3];
  assign _1277_[1] = \clkgen.rst_reg1 ;
  assign _1278_[2] = \corescorecore.core_1.serving.cpu.decode.o_mem_word ;
  assign { _1279_[2], _1279_[0] } = { \corescorecore.core_1.serving.cpu.alu.i_sh_right , _1137_[3] };
  assign _1280_[2] = _1120_[3];
  assign _1281_[0] = _1037_[3];
  assign _1282_[0] = _1044_[3];
  assign _1283_[2:0] = { \clkgen.o_rst_core , _1162_[0], \corescorecore.axis_mux.temp_m_axis_tvalid_reg  };
  assign { _1284_[3], _1284_[1:0] } = { \corescorecore.core_4.serving.rf_ram_if.o_waddr [1], \corescorecore.core_4.serving.rf_ram_if.wgo , \corescorecore.core_4.serving.rf_ram_if.wreq_r  };
  assign { _1285_[2], _1285_[0] } = { \corescorecore.core_3.serving.cpu.alu.i_cnt_done , \corescorecore.core_3.serving.cpu.alu.i_init  };
  assign { _1286_[3:2], _1286_[0] } = { _1063_[3], \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.mask_reg [1] };
  assign _1288_[0] = \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [2];
  assign { _1289_[2], _1289_[0] } = { \corescorecore.core_4.serving.cpu.alu.i_en , \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [19] };
  assign _1291_[2:0] = { \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [4], \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_2.serving.ram.wb_en  };
  assign _1292_[2:0] = { \corescorecore.core_2.serving.cpu.alu.add_cy_r , \corescorecore.core_2.serving.cpu.alu.i_rs1 , _1227_[0] };
  assign _1293_[2:0] = { \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2], \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_4.serving.ram.wb_en  };
  assign _1294_[3:1] = { \corescorecore.core_4.serving.cpu.ctrl.en_pc_r , _1208_[0], _1210_[0] };
  assign _1295_[2:1] = { \corescorecore.core_4.serving.cpu.decode.opcode [0], \corescorecore.core_4.serving.cpu.decode.m3  };
  assign _1296_[0] = _1253_[1];
  assign _1297_[2:0] = { \corescorecore.core_4.serving.cpu.alu.add_cy_r , \corescorecore.core_4.serving.cpu.alu.i_rs1 , _1205_[0] };
  assign { _1298_[3], _1298_[1:0] } = { _1195_[1], \corescorecore.core_4.serving.cpu.alu.i_buf , \corescorecore.core_4.serving.cpu.alu.shift.signbit  };
  assign _1299_[2:0] = { _1239_[1], _1204_[1], \corescorecore.core_4.serving.cpu.alu.result_lt_r  };
  assign _1300_[2] = \corescorecore.core_4.serving.cpu.decode.o_mem_word ;
  assign { _1301_[2], _1301_[0] } = { \corescorecore.core_4.serving.cpu.alu.i_sh_right , _1195_[1] };
  assign _1302_[2] = _1195_[0];
  assign _1303_[0] = \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [3];
  assign { _1304_[3], _1304_[1:0] } = { \corescorecore.core_3.serving.cpu.decode.opcode [2], _1122_[0], _1122_[1] };
  assign _1305_[2] = \corescorecore.core_3.serving.cpu.bufreg.c_r ;
  assign { _1306_[3], _1306_[1:0] } = { _1086_[1], \corescorecore.core_3.serving.cpu.alu.i_buf , \corescorecore.core_3.serving.cpu.alu.shift.signbit  };
  assign _1307_[2:0] = { _1084_[1], _1190_[0], \corescorecore.core_3.serving.cpu.alu.result_lt_r  };
  assign { _1308_[2], _1308_[0] } = { \corescorecore.core_4.serving.cpu.ctrl.i_jump , _1295_[0] };
  assign _1309_[0] = \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [4];
  assign _1310_[2:0] = { \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [2], \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_2.serving.ram.wb_en  };
  assign _1311_[0] = _1104_[0];
  assign { _1312_[3], _1312_[1:0] } = { _1101_[1], \corescorecore.core_2.serving.cpu.alu.i_buf , \corescorecore.core_2.serving.cpu.alu.shift.signbit  };
  assign _1314_[0] = _1136_[3];
  assign _1315_[1] = \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [0];
  assign { _1316_[2], _1316_[0] } = { _1074_[2], \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [4] };
  assign _1317_[0] = _1166_[3];
  assign _1318_[0] = _1164_[3];
  assign { _1320_[3], _1320_[1:0] } = { \clkgen.o_rst_core , \corescorecore.core_2.serving.cpu.ctrl.i_jump , \corescorecore.core_2.serving.cpu.alu.i_cnt_done  };
  assign { _1321_[3], _1321_[0] } = { _1089_[0], \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [2] };
  assign _1322_[0] = \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [1];
  assign { _1323_[2], _1323_[0] } = { _1322_[2], \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [3] };
  assign { _1324_[3:2], _1324_[0] } = { _1081_[0], \clkgen.o_rst_core , \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [31] };
  assign { _1325_[2], _1325_[0] } = { _1322_[2], \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [4] };
  assign { _1326_[3], _1326_[0] } = { _1002_[0], \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [2] };
  assign _1328_[2:0] = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant [2], _1062_[1] };
  assign { _1329_[2], _1329_[0] } = { \corescorecore.core_2.serving.cpu.alu.i_en , \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [19] };
  assign { _1330_[2], _1330_[0] } = { _1309_[2], \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [1] };
  assign _1331_[2:0] = { \corescorecore.core_4.serving.rf_ram_if.wgo , \corescorecore.core_4.serving.rf_ram_if.wtrig0 , \corescorecore.core_4.serving.rf_ram_if.wen0_r  };
  assign { _1332_[2], _1332_[0] } = { _1303_[2], \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [2] };
  assign _1333_[1] = \clkgen.o_rst_core ;
  assign { _1334_[2], _1334_[0] } = { _1309_[2], \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [2] };
  assign { _1335_[2], _1335_[0] } = { _1309_[2], \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [3] };
  assign _1336_[2:0] = { \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [3], \corescorecore.core_4.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_4.serving.ram.wb_en  };
  assign { _1337_[2], _1337_[0] } = { _1288_[2], \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [3] };
  assign _1338_[2:0] = { \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [1], \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_2.serving.ram.wb_en  };
  assign { _1339_[2], _1339_[0] } = { _1303_[2], \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [1] };
  assign _1340_[2:0] = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant [3], _1062_[1] };
  assign _1341_[0] = _1336_[3];
  assign _1342_[0] = _1293_[3];
  assign _1343_[2:0] = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant [4], _1062_[1] };
  assign _1344_[1] = \clkgen.o_rst_core ;
  assign _1345_[1:0] = { _1059_[1], \clkgen.o_rst_core  };
  assign _1346_[0] = _1310_[3];
  assign _1347_[2:0] = { _1099_[1], _1215_[1], \corescorecore.core_2.serving.cpu.alu.result_lt_r  };
  assign _1348_[2] = \corescorecore.core_2.serving.cpu.decode.o_mem_word ;
  assign { _1349_[2], _1349_[0] } = { \corescorecore.core_2.serving.cpu.alu.i_sh_right , _1101_[1] };
  assign _1350_[2] = _1101_[0];
  assign _1351_[0] = _1338_[3];
  assign _1352_[0] = _1291_[3];
  assign _1353_[2:0] = { \corescorecore.core_2.serving.rf_ram_if.wgo , \corescorecore.core_2.serving.rf_ram_if.wtrig0 , \corescorecore.core_2.serving.rf_ram_if.wen0_r  };
  assign _1354_[2:0] = { \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr [0], \corescorecore.core_2.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_2.serving.ram.wb_en  };
  assign _1356_[2:0] = { \corescorecore.core_3.serving.cpu.alu.add_cy_r , \corescorecore.core_3.serving.cpu.alu.i_rs1 , _1244_[0] };
  assign _1358_[0] = _1092_[0];
  assign _1359_[2] = \corescorecore.core_3.serving.cpu.decode.o_mem_word ;
  assign { _1360_[2], _1360_[0] } = { \corescorecore.core_3.serving.cpu.alu.i_sh_right , _1086_[1] };
  assign _1361_[2] = _1086_[0];
  assign _1362_[2:0] = { \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [3], \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_3.serving.ram.wb_en  };
  assign _1363_[2:0] = { \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr [4], \corescorecore.core_3.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_3.serving.ram.wb_en  };
  assign _1364_[2:0] = { \corescorecore.core_3.serving.rf_ram_if.wgo , \corescorecore.core_3.serving.rf_ram_if.wtrig0 , \corescorecore.core_3.serving.rf_ram_if.wen0_r  };
  assign { _1365_[2], _1365_[0] } = { _1322_[2], \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [2] };
  assign _1366_[0] = _1363_[3];
  assign { _1367_[2], _1367_[0] } = { \corescorecore.core_1.serving.cpu.alu.i_en , \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [19] };
  assign _1368_[0] = _1362_[3];
  assign { _1369_[2], _1369_[0] } = { \corescorecore.core_3.serving.cpu.alu.i_en , \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [19] };
  assign _1370_[2:0] = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant [1], _1062_[1] };
  assign _1371_[1] = \clkgen.o_rst_core ;
  assign { _1372_[2], _1372_[0] } = { _1288_[2], \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [1] };
  assign { _1373_[3:2], _1373_[0] } = { _1089_[0], \clkgen.o_rst_core , \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [31] };
  assign _1374_[1] = \clkgen.o_rst_core ;
  assign _1375_[0] = _1354_[3];
  assign { _1376_[2], _1376_[0] } = { _1303_[2], \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [4] };
  assign { _1377_[2], _1377_[0] } = { _1288_[2], \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [4] };
  assign { _1378_[3], _1378_[1:0] } = { \corescorecore.core_0.serving.rf_ram_if.o_waddr [1], \corescorecore.core_0.serving.rf_ram_if.wgo , \corescorecore.core_0.serving.rf_ram_if.wreq_r  };
  assign _1198_[3:1] = { _1089_[0], \corescorecore.core_3.serving.cpu.ctrl.pc_plus_4_cy_r , \corescorecore.core_3.serving.cpu.ctrl.pc  };
  assign { _1197_[3], _1197_[1:0] } = { \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we , _1122_[0], _1122_[1] };
  assign { _1196_[2], _1196_[0] } = { \corescorecore.core_4.serving.cpu.alu.i_en , \corescorecore.core_4.serving.cpu.state.stage_two_req  };
  assign _1194_[1] = \corescorecore.core_3.serving.ram.wb_en ;
  assign _1193_[2:0] = { \corescorecore.core_3.serving.rf_ram_if.wgo , \corescorecore.core_3.serving.rf_ram_if.wtrig0 , \corescorecore.core_3.serving.rf_ram_if.wen0_r  };
  assign _1192_[3:1] = { \corescorecore.core_3.serving.arbiter.i_wb_mem_ack , _1090_[0], _1090_[1] };
  assign { _1191_[3], _1191_[0] } = { _1081_[0], \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr [2] };
  assign _1190_[1] = \corescorecore.core_3.serving.cpu.alu.i_init ;
  assign { _1189_[3:2], _1189_[0] } = { _1002_[0], \clkgen.o_rst_core , \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [31] };
  assign { _1188_[2], _1188_[0] } = { \corescorecore.core_0.serving.cpu.ctrl.i_jump , _1154_[0] };
  assign { _1187_[2], _1187_[0] } = { \corescorecore.core_2.serving.cpu.decode.o_mem_half , \corescorecore.core_2.serving.cpu.decode.opcode [0] };
  assign { _1186_[3], _1186_[1:0] } = { \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.grant_encoded [0], _1062_[1] };
  assign _1185_[3:1] = { \corescorecore.core_2.serving.cpu.alu.i_sh_right , \corescorecore.core_2.serving.cpu.decode.o_mem_word , \corescorecore.core_2.serving.cpu.alu.result_lt  };
  assign _1184_[3:1] = { \corescorecore.core_2.serving.cpu.alu.i_rs1 , _0924_, \corescorecore.core_2.serving.cpu.alu.lt_r  };
  assign { _1183_[3], _1183_[1:0] } = { \clkgen.o_rst_core , \corescorecore.core_1.serving.cpu.ctrl.i_jump , \corescorecore.core_1.serving.cpu.alu.i_cnt_done  };
  assign { _1182_[3], _1182_[1:0] } = { \corescorecore.core_3.serving.rf_ram_if.o_waddr [1], \corescorecore.core_3.serving.rf_ram_if.wreq_r , \corescorecore.core_3.serving.rf_ram_if.wgo  };
  assign { _1181_[2], _1181_[0] } = { \corescorecore.core_1.serving.cpu.decode.o_mem_half , \corescorecore.core_1.serving.cpu.decode.opcode [0] };
  assign _1180_[3:1] = { \corescorecore.core_1.serving.cpu.alu.i_sh_right , \corescorecore.core_1.serving.cpu.decode.o_mem_word , \corescorecore.core_1.serving.cpu.alu.result_lt  };
  assign _1179_[3:1] = { \corescorecore.core_1.serving.cpu.alu.i_rs1 , _0905_, \corescorecore.core_1.serving.cpu.alu.lt_r  };
  assign _1178_[1:0] = { \corescorecore.core_1.serving.cpu.decode.m3 , \corescorecore.core_1.serving.cpu.decode.opcode [2] };
  assign _1177_[3] = \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we ;
  assign _1176_[2:0] = { \corescorecore.core_2.serving.cpu.alu.i_cnt_done , \corescorecore.core_2.serving.cpu.decode.imm11_7 [0], \corescorecore.core_2.serving.cpu.decode.imm24_20 [0] };
  assign { _1175_[3:2], _1175_[0] } = { _1006_[0], \clkgen.o_rst_core , \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [31] };
  assign { _1174_[2], _1174_[0] } = { \corescorecore.core_1.serving.cpu.alu.i_cnt_done , \corescorecore.core_1.serving.cpu.alu.i_init  };
  assign _1173_[1:0] = { \corescorecore.core_2.serving.cpu.decode.m3 , \corescorecore.core_2.serving.cpu.decode.opcode [2] };
  assign { _1172_[2], _1172_[0] } = { \corescorecore.core_1.serving.cpu.ctrl.i_jump , _1132_[0] };
  assign _1171_[2:0] = { \corescorecore.core_1.serving.rf_ram_if.rgnt , _1009_[2], _1135_[0] };
  assign _1170_[1] = \corescorecore.core_1.serving.cpu.state.stage_two_req ;
  assign _1169_[0] = \corescorecore.core_1.serving.cpu.state.stage_two_pending ;
  assign _1168_[1:0] = { \corescorecore.core_1.serving.cpu.alu.shamt [0], \corescorecore.core_1.serving.cpu.alu.shift.cnt [0] };
  assign _1166_[2:0] = { \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [0], \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_0.serving.ram.wb_en  };
  assign _1164_[2:0] = { \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr [3], \corescorecore.core_0.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_0.serving.ram.wb_en  };
  assign _1163_[1] = \clkgen.o_rst_core ;
  assign _1162_[3:1] = { \corescorecore.axis_mux.m_axis_tready , \corescorecore.axis_mux.temp_m_axis_tvalid_reg , \corescorecore.axis_mux.m_axis_tvalid  };
  assign _1161_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], _1059_[0] };
  assign _1160_[1] = \clkgen.o_rst_core ;
  assign _1159_[2:0] = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant [0], _1062_[1] };
  assign _1158_[2] = _1011_[0];
  assign _1157_[2:1] = { \corescorecore.core_0.serving.cpu.alu.add_cy_r , \corescorecore.core_0.serving.cpu.alu.i_rs1  };
  assign _1156_[3:1] = { _0878_, \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy_r , _1071_[2] };
  assign _1155_[0] = _1015_[0];
  assign _1154_[2:1] = { \corescorecore.core_0.serving.cpu.decode.opcode [0], \corescorecore.core_0.serving.cpu.decode.m3  };
  assign _1153_[3:2] = { \corescorecore.core_0.serving.cpu.ctrl.en_pc_r , _1149_[3] };
  assign _1152_[1] = \corescorecore.core_0.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  assign { _1151_[3], _1151_[1:0] } = { \corescorecore.core_0.serving.cpu.ctrl.pc , \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_0.serving.cpu.decode.m3  };
  assign _1150_[1:0] = { _1017_[0], _1017_[1] };
  assign _1149_[2:0] = { \corescorecore.core_0.serving.cpu.mem_bytecnt [1], \corescorecore.core_0.serving.cpu.state.o_cnt [2], \corescorecore.core_0.serving.cpu.mem_bytecnt [0] };
  assign _1148_[2:0] = { \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign , \corescorecore.core_0.o_tlast , \corescorecore.axis_mux.s_axis_tdata [0] };
  assign { _1147_[2], _1147_[0] } = { \corescorecore.core_0.serving.cpu.alu.i_sh_right , _1011_[1] };
  assign _1146_[2] = \corescorecore.core_0.serving.cpu.decode.o_mem_word ;
  assign _1145_[2:0] = { _1010_[1], _1071_[2], \corescorecore.core_0.serving.cpu.alu.result_lt_r  };
  assign { _1144_[3], _1144_[1:0] } = { _1011_[1], \corescorecore.core_0.serving.cpu.alu.i_buf , \corescorecore.core_0.serving.cpu.alu.shift.signbit  };
  assign _1143_[2:1] = { \corescorecore.core_0.serving.cpu.ctrl.pc_plus_4_cy_r , \corescorecore.core_0.serving.cpu.ctrl.pc  };
  assign { _1142_[2], _1142_[0] } = { _1074_[2], \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [3] };
  assign { _1141_[2], _1141_[0] } = { \corescorecore.core_0.serving.cpu.alu.i_en , \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [19] };
  assign _1140_[2:0] = { \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [1], \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_1.serving.ram.wb_en  };
  assign _1139_[2:1] = { \corescorecore.core_1.serving.cpu.alu.add_cy_r , \corescorecore.core_1.serving.cpu.alu.i_rs1  };
  assign _1138_[2:0] = { _1127_[1], _1034_[1], \corescorecore.core_1.serving.cpu.alu.result_lt_r  };
  assign _1137_[1:0] = { \corescorecore.core_1.serving.cpu.alu.i_buf , \corescorecore.core_1.serving.cpu.alu.shift.signbit  };
  assign _1136_[2:0] = { \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [2], \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_1.serving.ram.wb_en  };
  assign \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [1:0] = 2'h0;
  assign \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [8:0] = { \corescorecore.core_0.o_tlast , \corescorecore.axis_mux.s_axis_tdata [7:0] };
  assign \corescorecore.core_0.serving.arbiter.i_wb_cpu_ibus_adr [0] = \corescorecore.core_0.serving.cpu.ctrl.pc ;
  assign _1134_[3:1] = { \corescorecore.core_1.serving.cpu.ctrl.en_pc_r , _1028_[3], _1051_[0] };
  assign _1133_[2:0] = { \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign , \corescorecore.core_1.o_tlast , \corescorecore.axis_mux.s_axis_tdata [8] };
  assign _1132_[2:1] = { \corescorecore.core_1.serving.cpu.decode.opcode [0], \corescorecore.core_1.serving.cpu.decode.m3  };
  assign _1131_[2:1] = { \corescorecore.core_1.serving.cpu.ctrl.pc_plus_4_cy_r , \corescorecore.core_1.serving.cpu.ctrl.pc  };
  assign _1130_[2:0] = { \corescorecore.core_1.serving.rf_ram_if.wgo , \corescorecore.core_1.serving.rf_ram_if.wtrig0 , \corescorecore.core_1.serving.rf_ram_if.wen0_r  };
  assign _1129_[1:0] = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2], \corescorecore.core_3.serving.cpu.state.o_cnt [2] };
  assign _1128_[0] = _0868_[0];
  assign { _1127_[3:2], _1127_[0] } = { \corescorecore.core_1.serving.cpu.decode.opcode [2], \corescorecore.core_1.serving.cpu.decode.m3 , \corescorecore.core_1.serving.cpu.decode.opcode [0] };
  assign _1126_[0] = _0871_[0];
  assign _1125_[2] = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r ;
  assign _1124_[1] = \corescorecore.core_3.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  assign { _1123_[3], _1123_[1:0] } = { \corescorecore.core_3.serving.cpu.ctrl.pc , \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_3.serving.cpu.decode.m3  };
  assign _1121_[2:0] = { \corescorecore.core_3.serving.cpu.alu.i_cnt_done , \corescorecore.core_3.serving.cpu.decode.imm11_7 [0], \corescorecore.core_3.serving.cpu.decode.imm24_20 [0] };
  assign _1120_[2:0] = { \corescorecore.core_1.serving.cpu.alu.i_init , \corescorecore.core_1.serving.cpu.bufreg.q , \corescorecore.core_1.serving.cpu.alu.i_buf  };
  assign _1119_[2] = \corescorecore.core_1.serving.cpu.bufreg.c_r ;
  assign { _1118_[3], _1118_[1:0] } = { \corescorecore.core_1.serving.cpu.decode.opcode [2], _1033_[1:0] };
  assign _1117_[1] = \corescorecore.axis_mux.arb_inst.masked_request_valid ;
  assign _1116_[2:0] = { \corescorecore.core_3.serving.cpu.mem_bytecnt [1], \corescorecore.core_3.serving.cpu.state.o_cnt [2], \corescorecore.core_3.serving.cpu.mem_bytecnt [0] };
  assign { \corescorecore.core_0.serving.cpu.bufreg.data [31:2], \corescorecore.core_0.serving.cpu.bufreg.data [0] } = { \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31:2], \corescorecore.core_0.serving.cpu.alu.i_buf  };
  assign { _1115_[3], _1115_[1:0] } = { _1063_[3], \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [1], \corescorecore.axis_mux.arb_inst.masked_request_valid  };
  assign _1114_[1] = \clkgen.o_rst_core ;
  assign { _1113_[3], _1113_[1:0] } = { _1063_[3], \corescorecore.axis_mux.arb_inst.grant_encoded [2], _1062_[1] };
  assign _1112_[2:1] = { \corescorecore.axis_mux.arb_inst.masked_request_index [2], \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_encoded [2] };
  assign \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1] = \corescorecore.core_0.serving.cpu.state.i_ctrl_misalign ;
  assign { _1111_[2], _1111_[0] } = { \corescorecore.core_2.serving.cpu.alu.i_en , \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [30] };
  assign { _1110_[3:2], _1110_[0] } = { \corescorecore.core_2.serving.cpu.decode.m3 , \corescorecore.core_2.serving.cpu.decode.opcode [0], \corescorecore.core_2.serving.cpu.decode.imm7  };
  assign { _1109_[3], _1109_[1:0] } = { \corescorecore.core_2.serving.cpu.decode.opcode [0], \corescorecore.core_2.serving.cpu.decode.signbit , \corescorecore.core_2.serving.cpu.decode.imm19_12_20 [0] };
  assign { _1108_[2], _1108_[0] } = { \corescorecore.core_1.serving.cpu.alu.i_en , \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [30] };
  assign { _1107_[3:2], _1107_[0] } = { \corescorecore.core_1.serving.cpu.decode.m3 , \corescorecore.core_1.serving.cpu.decode.opcode [0], \corescorecore.core_1.serving.cpu.decode.imm7  };
  assign { _1106_[3], _1106_[1:0] } = { \corescorecore.core_1.serving.cpu.decode.opcode [0], \corescorecore.core_1.serving.cpu.decode.signbit , \corescorecore.core_1.serving.cpu.decode.imm19_12_20 [0] };
  assign { _1105_[2], _1105_[0] } = { \corescorecore.core_2.serving.cpu.alu.i_cnt_done , \corescorecore.core_2.serving.cpu.alu.i_init  };
  assign _1103_[0] = \corescorecore.core_2.serving.cpu.state.stage_two_pending ;
  assign _1102_[1:0] = { \corescorecore.core_2.serving.cpu.alu.shamt [0], \corescorecore.core_2.serving.cpu.alu.shift.cnt [0] };
  assign { _1100_[2], _1100_[0] } = { \corescorecore.core_2.serving.rf_ram_if.rgnt , \corescorecore.core_2.serving.cpu.state.stage_two_req  };
  assign { _1099_[3:2], _1099_[0] } = { \corescorecore.core_2.serving.cpu.decode.opcode [2], \corescorecore.core_2.serving.cpu.decode.m3 , \corescorecore.core_2.serving.cpu.decode.opcode [0] };
  assign { _1098_[3], _1098_[1:0] } = { \corescorecore.core_0.serving.cpu.decode.opcode [0], \corescorecore.core_0.serving.cpu.decode.signbit , \corescorecore.core_0.serving.cpu.decode.imm19_12_20 [0] };
  assign _1097_[2:0] = { \corescorecore.core_2.serving.i_wb_ack , \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1096_[3:1] = { \corescorecore.core_2.serving.arbiter.i_wb_mem_ack , \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1095_[1] = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r ;
  assign { _1094_[2], _1094_[0] } = { \corescorecore.core_0.serving.cpu.alu.i_cnt_done , \corescorecore.core_0.serving.cpu.alu.i_init  };
  assign _1093_[1:0] = { \corescorecore.core_3.serving.cpu.decode.m3 , \corescorecore.core_3.serving.cpu.decode.opcode [2] };
  assign _1092_[2] = \corescorecore.core_3.serving.rf_ram_if.rgnt ;
  assign _1091_[1:0] = { _1090_[1], \corescorecore.core_3.serving.i_wb_ack  };
  assign _1090_[2] = \corescorecore.core_3.serving.arbiter.i_wb_mem_ack ;
  assign _1089_[1] = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r ;
  assign _1088_[1] = \corescorecore.core_3.serving.cpu.state.stage_two_req ;
  assign _1087_[0] = \corescorecore.core_3.serving.cpu.state.stage_two_pending ;
  assign _1085_[1:0] = { \corescorecore.core_3.serving.cpu.alu.shamt [0], \corescorecore.core_3.serving.cpu.alu.shift.cnt [0] };
  assign { _1084_[3:2], _1084_[0] } = { \corescorecore.core_3.serving.cpu.decode.opcode [2], \corescorecore.core_3.serving.cpu.decode.m3 , \corescorecore.core_3.serving.cpu.decode.opcode [0] };
  assign \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [0] = \corescorecore.core_0.serving.cpu.csr_imm ;
  assign \corescorecore.core_0.serving.cpu.decode.opcode [4:3] = { \corescorecore.core_0.serving.cpu.decode.m3 , \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we  };
  assign _1083_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [32] };
  assign _1082_[1] = \corescorecore.core_4.serving.arbiter.i_wb_mem_ack ;
  assign _1081_[1] = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r ;
  assign _1080_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [35] };
  assign _1079_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [36] };
  assign _1078_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [37] };
  assign _1077_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [38] };
  assign _1076_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [33] };
  assign _1075_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [34] };
  assign _1074_[0] = \corescorecore.core_0.serving.cpu.decode.o_rf_rs1_addr [1];
  assign _1073_[2] = \corescorecore.core_0.serving.cpu.bufreg.c_r ;
  assign { _1072_[3], _1072_[1:0] } = { \corescorecore.core_0.serving.cpu.decode.opcode [2], _1017_[1:0] };
  assign { _1071_[3], _1071_[1:0] } = { \corescorecore.core_0.serving.cpu.decode.m3 , \corescorecore.core_0.serving.cpu.decode.opcode [0], \corescorecore.core_0.serving.cpu.decode.opcode [1] };
  assign _1070_[1:0] = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [0], \corescorecore.core_0.serving.cpu.state.o_cnt [2] };
  assign _1069_[1:0] = { \corescorecore.axis_mux.current_s_tdata [7], \corescorecore.axis_mux.temp_m_axis_tdata_reg [7] };
  assign _1068_[2:1] = { \corescorecore.axis_mux.arb_inst.grant_encoded [2], \corescorecore.axis_mux.s_axis_tdata [39] };
  assign _1067_[2:0] = { \corescorecore.core_0.serving.rf_ram_if.wgo , \corescorecore.core_0.serving.rf_ram_if.wtrig0 , \corescorecore.core_0.serving.rf_ram_if.wen0_r  };
  assign _1066_[2:1] = { \corescorecore.core_0.serving.arbiter.i_wb_mem_ack , _1003_[0] };
  assign _1065_[0] = _1062_[0];
  assign _1064_[1:0] = { _1061_[0], _1061_[1] };
  assign { _1063_[2], _1063_[0] } = { \clkgen.o_rst_core , \corescorecore.axis_mux.arb_inst.mask_reg [4] };
  assign _1059_[3:2] = { \corescorecore.core_4.o_tlast , \corescorecore.axis_mux.arb_inst.grant [4] };
  assign { _1058_[3], _1058_[0] } = { \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_4.serving.cpu.alu.i_en  };
  assign { _1057_[3], _1057_[0] } = { \corescorecore.axis_mux.arb_inst.grant_valid , \corescorecore.core_1.o_tvalid  };
  assign { _1056_[2], _1056_[0] } = { \corescorecore.core_3.o_tvalid , \corescorecore.core_0.o_tvalid  };
  assign { _1055_[3], _1055_[0] } = { \corescorecore.axis_mux.arb_inst.grant_encoded [1], \corescorecore.axis_mux.arb_inst.grant_encoded [2] };
  assign _1054_[2:0] = { _1052_[1], \corescorecore.axis_mux.arb_inst.grant_encoded [1], \corescorecore.axis_mux.arb_inst.grant_encoded [2] };
  assign { _1053_[3:2], _1053_[0] } = { \corescorecore.core_2.o_tlast , \corescorecore.axis_mux.arb_inst.grant [2], \corescorecore.core_2.o_tvalid  };
  assign { _1052_[2], _1052_[0] } = { \corescorecore.axis_mux.arb_inst.grant_encoded [1], \corescorecore.axis_mux.arb_inst.grant_encoded [2] };
  assign _1051_[3:1] = { _1006_[0], \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r , _1030_[0] };
  assign _1050_[1:0] = { _1033_[0], _1033_[1] };
  assign { _1048_[3], _1048_[0] } = { \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_3.serving.cpu.alu.i_en  };
  assign { _1047_[3], _1047_[0] } = { \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_2.serving.cpu.alu.i_en  };
  assign { _1046_[3:2], _1046_[0] } = { \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we , _1018_[3], \corescorecore.core_0.serving.cpu.alu.i_en  };
  assign { _1045_[3:2], _1045_[0] } = { \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we , _1024_[1], \corescorecore.core_1.serving.cpu.alu.i_en  };
  assign _1044_[2:0] = { \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [0], \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_1.serving.ram.wb_en  };
  assign { _1043_[3], _1043_[1:0] } = { \clkgen.o_rst_core , \corescorecore.core_4.serving.cpu.ctrl.i_jump , \corescorecore.core_4.serving.cpu.alu.i_cnt_done  };
  assign { _1042_[2], _1042_[0] } = { \corescorecore.core_4.serving.cpu.decode.o_mem_half , \corescorecore.core_4.serving.cpu.decode.opcode [0] };
  assign _1041_[3:1] = { \corescorecore.core_4.serving.cpu.alu.i_sh_right , \corescorecore.core_4.serving.cpu.decode.o_mem_word , \corescorecore.core_4.serving.cpu.alu.result_lt  };
  assign _1040_[3:1] = { \corescorecore.core_4.serving.cpu.alu.i_rs1 , _0931_, \corescorecore.core_4.serving.cpu.alu.lt_r  };
  assign _1039_[3] = \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we ;
  assign _1038_[2:0] = { \corescorecore.core_4.serving.cpu.alu.i_cnt_done , \corescorecore.core_4.serving.cpu.decode.imm11_7 [0], \corescorecore.core_4.serving.cpu.decode.imm24_20 [0] };
  assign _1037_[2:0] = { \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [3], \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_1.serving.ram.wb_en  };
  assign _1036_[1:0] = { \corescorecore.core_4.serving.cpu.decode.m3 , \corescorecore.core_4.serving.cpu.decode.opcode [2] };
  assign _1035_[2:0] = { \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr [4], \corescorecore.core_1.serving.rf_ram_if.genblk1.wtrig0_r , \corescorecore.core_1.serving.ram.wb_en  };
  assign _1034_[3:2] = { _0905_, \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy_r  };
  assign _1033_[3] = \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we ;
  assign _1032_[2:0] = { \corescorecore.core_1.serving.cpu.alu.i_cnt_done , \corescorecore.core_1.serving.cpu.decode.imm11_7 [0], \corescorecore.core_1.serving.cpu.decode.imm24_20 [0] };
  assign _1031_[1:0] = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [0], \corescorecore.core_1.serving.cpu.state.o_cnt [2] };
  assign _1030_[1] = \corescorecore.core_1.serving.cpu.ctrl.pc_plus_offset_cy_r ;
  assign { _1029_[3], _1029_[1:0] } = { \corescorecore.core_1.serving.cpu.ctrl.pc , \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we , \corescorecore.core_1.serving.cpu.decode.m3  };
  assign _1028_[2:0] = { \corescorecore.core_1.serving.cpu.mem_bytecnt [1], \corescorecore.core_1.serving.cpu.state.o_cnt [2], \corescorecore.core_1.serving.cpu.mem_bytecnt [0] };
  assign _1027_[2:0] = { \corescorecore.core_1.serving.rf_ram_if.wgo , \corescorecore.core_1.serving.rf_ram_if.wtrig0 , \corescorecore.core_1.serving.rf_ram_if.wen0_r  };
  assign _1026_[1] = \corescorecore.core_1.serving.arbiter.i_wb_mem_ack ;
  assign { _1025_[3], _1025_[1:0] } = { _1007_[0], \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1024_[0] = \corescorecore.core_1.serving.cpu.alu.i_en ;
  assign { _1023_[3], _1023_[1:0] } = { \clkgen.o_rst_core , \corescorecore.core_0.serving.cpu.ctrl.i_jump , \corescorecore.core_0.serving.cpu.alu.i_cnt_done  };
  assign _1022_[1:0] = { \corescorecore.core_0.serving.cpu.decode.o_mem_half , \corescorecore.core_0.serving.cpu.decode.opcode [0] };
  assign _1021_[1:0] = { \corescorecore.core_0.serving.cpu.decode.m3 , \corescorecore.core_0.serving.cpu.decode.opcode [2] };
  assign _1020_[3:1] = { \corescorecore.core_0.serving.cpu.alu.i_sh_right , \corescorecore.core_0.serving.cpu.decode.o_mem_word , \corescorecore.core_0.serving.cpu.alu.result_lt  };
  assign _1019_[3:1] = { \corescorecore.core_0.serving.cpu.alu.i_rs1 , _0878_, \corescorecore.core_0.serving.cpu.alu.lt_r  };
  assign _1018_[2:0] = { \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31:30], \corescorecore.core_0.serving.cpu.alu.i_en  };
  assign \corescorecore.core_0.serving.cpu.state.o_cnt [4:3] = \corescorecore.core_0.serving.cpu.mem_bytecnt ;
  assign _1017_[3] = \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_we ;
  assign _1016_[2:0] = { \corescorecore.core_0.serving.cpu.alu.i_cnt_done , \corescorecore.core_0.serving.cpu.decode.imm11_7 [0], \corescorecore.core_0.serving.cpu.decode.imm24_20 [0] };
  assign _1015_[2:1] = { \corescorecore.core_0.serving.rf_ram_if.rgnt , _1005_[2] };
  assign _1014_[1] = \corescorecore.core_0.serving.cpu.state.stage_two_req ;
  assign _1013_[0] = \corescorecore.core_0.serving.cpu.state.stage_two_pending ;
  assign _1012_[1:0] = { \corescorecore.core_0.serving.cpu.alu.shamt [0], \corescorecore.core_0.serving.cpu.alu.shift.cnt [0] };
  assign { _1010_[3:2], _1010_[0] } = { \corescorecore.core_0.serving.cpu.decode.opcode [2], \corescorecore.core_0.serving.cpu.decode.m3 , \corescorecore.core_0.serving.cpu.decode.opcode [0] };
  assign { _1009_[3], _1009_[1:0] } = { \corescorecore.axis_mux.s_axis_tdata [14], _1008_[3], \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [5] };
  assign _1008_[2:0] = { \corescorecore.core_1.serving.i_wb_ack , \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1007_[3:1] = { \corescorecore.core_1.serving.arbiter.i_wb_mem_ack , \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1006_[1] = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r ;
  assign { _1005_[3], _1005_[1:0] } = { \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_dat [23], _1004_[3], \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [22] };
  assign _1004_[2:0] = { \corescorecore.core_0.serving.i_wb_ack , \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1003_[3:1] = { \corescorecore.core_0.serving.arbiter.i_wb_mem_ack , \corescorecore.core_0.serving.arbiter.i_wb_cpu_dbus_adr [31:30] };
  assign _1002_[1] = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r ;
  assign _0986_[7:0] = \corescorecore.core_4.serving.arbiter.i_wb_mem_rdt [31:24];
  assign _0985_[7:0] = \corescorecore.core_3.serving.arbiter.i_wb_mem_rdt [31:24];
  assign _0984_[7:0] = \corescorecore.core_2.serving.arbiter.i_wb_mem_rdt [31:24];
  assign _0983_[7:0] = \corescorecore.core_1.serving.arbiter.i_wb_mem_rdt [31:24];
  assign _0982_[7:0] = \corescorecore.core_0.serving.arbiter.i_wb_mem_rdt [31:24];
  assign \corescorecore.core_0.serving.ram.waddr [7] = \corescorecore.core_0.serving.ram.raddr [7];
  assign _0958_[3:0] = _0957_[4:1];
  assign _0957_[0] = 1'h0;
  assign _0955_[3:0] = _0954_[4:1];
  assign _0954_[0] = 1'h0;
  assign _0952_[4:0] = _0951_[5:1];
  assign \corescorecore.core_0.serving.rf_ram_if.rcnt [4:3] = \corescorecore.core_0.serving.raddr [1:0];
  assign \corescorecore.core_0.serving.rf_ram_if.rdata0 [0] = \corescorecore.core_0.serving.cpu.alu.i_rs1 ;
  assign _0951_[0] = 1'h0;
  assign \corescorecore.core_0.serving.rf_ram_if.wcnt [4:3] = \corescorecore.core_0.serving.rf_ram_if.o_waddr [1:0];
  assign _0948_[1:0] = _0947_[2:1];
  assign _0947_[0] = 1'h0;
  assign _0945_[3:0] = _0944_[4:1];
  assign _0944_[0] = 1'h0;
  assign _0942_[3:0] = _0941_[4:1];
  assign _0941_[0] = 1'h0;
  assign _0940_[0] = _0939_[0];
  assign _0939_[1] = \corescorecore.core_2.serving.ram.bsel [1];
  assign _0937_[1:0] = _0936_[2:1];
  assign _0936_[0] = 1'h0;
  assign _0935_[1:0] = _0934_[2:1];
  assign _0934_[0] = 1'h0;
  assign _0933_[1:0] = _0932_[2:1];
  assign _0932_[0] = 1'h0;
  assign _0929_[4:0] = _0928_[5:1];
  assign _0928_[0] = 1'h0;
  assign _0926_[4:0] = _0925_[5:1];
  assign _0925_[0] = 1'h0;
  assign _0922_[3:0] = _0921_[4:1];
  assign _0921_[0] = 1'h0;
  assign _0919_[3:0] = _0918_[4:1];
  assign _0918_[0] = 1'h0;
  assign _0917_[0] = _0916_[0];
  assign _0916_[1] = \corescorecore.core_1.serving.ram.bsel [1];
  assign _0914_[1:0] = _0913_[2:1];
  assign _0913_[0] = 1'h0;
  assign _0912_[1:0] = _0911_[2:1];
  assign _0911_[0] = 1'h0;
  assign _0910_[0] = _0909_[0];
  assign _0909_[1] = \corescorecore.core_3.serving.ram.bsel [1];
  assign _0907_[4:0] = _0906_[5:1];
  assign _0906_[0] = 1'h0;
  assign \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [1:0] = 2'h0;
  assign \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_dat [8:0] = { \corescorecore.core_1.o_tlast , \corescorecore.axis_mux.s_axis_tdata [15:8] };
  assign \corescorecore.core_1.serving.arbiter.i_wb_cpu_ibus_adr [0] = \corescorecore.core_1.serving.cpu.ctrl.pc ;
  assign _0904_[1:0] = _0903_[2:1];
  assign _0903_[0] = 1'h0;
  assign _0901_[3:0] = _0900_[4:1];
  assign _0900_[0] = 1'h0;
  assign _0898_[3:0] = _0897_[4:1];
  assign _0897_[0] = 1'h0;
  assign _0896_[0] = _0895_[0];
  assign _0895_[1] = \corescorecore.core_0.serving.ram.bsel [1];
  assign _0893_[1:0] = _0892_[2:1];
  assign _0892_[0] = 1'h0;
  assign _0891_[1:0] = _0890_[2:1];
  assign _0890_[0] = 1'h0;
  assign _0888_[1:0] = _0887_[2:1];
  assign _0887_[0] = 1'h0;
  assign { \corescorecore.core_1.serving.cpu.bufreg.data [31:2], \corescorecore.core_1.serving.cpu.bufreg.data [0] } = { \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_adr [31:2], \corescorecore.core_1.serving.cpu.alu.i_buf  };
  assign _0886_[0] = _0885_[0];
  assign _0885_[1] = \corescorecore.core_4.serving.ram.bsel [1];
  assign _0883_[3:0] = _0882_[4:1];
  assign \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1] = \corescorecore.core_1.serving.cpu.state.i_ctrl_misalign ;
  assign _0882_[0] = 1'h0;
  assign _0880_[4:0] = _0879_[5:1];
  assign _0879_[0] = 1'h0;
  assign _0876_[3:0] = _0875_[4:1];
  assign _0875_[0] = 1'h0;
  assign _0873_[8:0] = _0872_[9:1];
  assign _0872_[0] = 1'h1;
  assign _0870_[2:0] = _0869_[3:1];
  assign _0869_[0] = 1'h0;
  assign _0867_[2:0] = _0866_[3:1];
  assign _0866_[0] = 1'h0;
  assign \corescorecore.core_1.serving.cpu.decode.o_rf_rs1_addr [0] = \corescorecore.core_1.serving.cpu.csr_imm ;
  assign \corescorecore.core_1.serving.cpu.decode.opcode [4:3] = { \corescorecore.core_1.serving.cpu.decode.m3 , \corescorecore.core_1.serving.arbiter.i_wb_cpu_dbus_we  };
  assign \corescorecore.core_1.serving.cpu.state.o_cnt [4:3] = \corescorecore.core_1.serving.cpu.mem_bytecnt ;
  assign \corescorecore.core_1.serving.ram.waddr [7] = \corescorecore.core_1.serving.ram.raddr [7];
  assign \corescorecore.core_1.serving.rf_ram_if.rcnt [4:3] = \corescorecore.core_1.serving.raddr [1:0];
  assign \corescorecore.core_1.serving.rf_ram_if.rdata0 [0] = \corescorecore.core_1.serving.cpu.alu.i_rs1 ;
  assign \corescorecore.core_1.serving.rf_ram_if.wcnt [4:3] = \corescorecore.core_1.serving.rf_ram_if.o_waddr [1:0];
  assign \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [1:0] = 2'h0;
  assign \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_dat [8:0] = { \corescorecore.core_2.o_tlast , \corescorecore.axis_mux.s_axis_tdata [23:16] };
  assign \corescorecore.core_2.serving.arbiter.i_wb_cpu_ibus_adr [0] = \corescorecore.core_2.serving.cpu.ctrl.pc ;
  assign { \corescorecore.core_2.serving.cpu.bufreg.data [31:2], \corescorecore.core_2.serving.cpu.bufreg.data [0] } = { \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_adr [31:2], \corescorecore.core_2.serving.cpu.alu.i_buf  };
  assign \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1] = \corescorecore.core_2.serving.cpu.state.i_ctrl_misalign ;
  assign \corescorecore.core_2.serving.cpu.decode.o_rf_rs1_addr [0] = \corescorecore.core_2.serving.cpu.csr_imm ;
  assign \corescorecore.core_2.serving.cpu.decode.opcode [4:3] = { \corescorecore.core_2.serving.cpu.decode.m3 , \corescorecore.core_2.serving.arbiter.i_wb_cpu_dbus_we  };
  assign \corescorecore.core_2.serving.cpu.state.o_cnt [4:3] = \corescorecore.core_2.serving.cpu.mem_bytecnt ;
  assign \corescorecore.core_2.serving.ram.waddr [7] = \corescorecore.core_2.serving.ram.raddr [7];
  assign \corescorecore.core_2.serving.rf_ram_if.rcnt [4:3] = \corescorecore.core_2.serving.raddr [1:0];
  assign \corescorecore.core_2.serving.rf_ram_if.rdata0 [0] = \corescorecore.core_2.serving.cpu.alu.i_rs1 ;
  assign \corescorecore.core_2.serving.rf_ram_if.wcnt [4:3] = \corescorecore.core_2.serving.rf_ram_if.o_waddr [1:0];
  assign \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [1:0] = 2'h0;
  assign \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_dat [8:0] = { \corescorecore.core_3.o_tlast , \corescorecore.axis_mux.s_axis_tdata [31:24] };
  assign \corescorecore.core_3.serving.arbiter.i_wb_cpu_ibus_adr [0] = \corescorecore.core_3.serving.cpu.ctrl.pc ;
  assign { \corescorecore.core_3.serving.cpu.bufreg.data [31:2], \corescorecore.core_3.serving.cpu.bufreg.data [0] } = { \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_adr [31:2], \corescorecore.core_3.serving.cpu.alu.i_buf  };
  assign \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1] = \corescorecore.core_3.serving.cpu.state.i_ctrl_misalign ;
  assign \corescorecore.core_3.serving.cpu.decode.o_rf_rs1_addr [0] = \corescorecore.core_3.serving.cpu.csr_imm ;
  assign \corescorecore.core_3.serving.cpu.decode.opcode [4:3] = { \corescorecore.core_3.serving.cpu.decode.m3 , \corescorecore.core_3.serving.arbiter.i_wb_cpu_dbus_we  };
  assign \corescorecore.core_3.serving.cpu.state.o_cnt [4:3] = \corescorecore.core_3.serving.cpu.mem_bytecnt ;
  assign \corescorecore.core_3.serving.ram.waddr [7] = \corescorecore.core_3.serving.ram.raddr [7];
  assign \corescorecore.core_3.serving.rf_ram_if.rcnt [4:3] = \corescorecore.core_3.serving.raddr [1:0];
  assign \corescorecore.core_3.serving.rf_ram_if.rdata0 [0] = \corescorecore.core_3.serving.cpu.alu.i_rs1 ;
  assign \corescorecore.core_3.serving.rf_ram_if.wcnt [4:3] = \corescorecore.core_3.serving.rf_ram_if.o_waddr [1:0];
  assign \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [1:0] = 2'h0;
  assign \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_dat [8:0] = { \corescorecore.core_4.o_tlast , \corescorecore.axis_mux.s_axis_tdata [39:32] };
  assign \corescorecore.core_4.serving.arbiter.i_wb_cpu_ibus_adr [0] = \corescorecore.core_4.serving.cpu.ctrl.pc ;
  assign { \corescorecore.core_4.serving.cpu.bufreg.data [31:2], \corescorecore.core_4.serving.cpu.bufreg.data [0] } = { \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_adr [31:2], \corescorecore.core_4.serving.cpu.alu.i_buf  };
  assign \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1] = \corescorecore.core_4.serving.cpu.state.i_ctrl_misalign ;
  assign \corescorecore.core_4.serving.cpu.decode.o_rf_rs1_addr [0] = \corescorecore.core_4.serving.cpu.csr_imm ;
  assign \corescorecore.core_4.serving.cpu.decode.opcode [4:3] = { \corescorecore.core_4.serving.cpu.decode.m3 , \corescorecore.core_4.serving.arbiter.i_wb_cpu_dbus_we  };
  assign \corescorecore.core_4.serving.cpu.state.o_cnt [4:3] = \corescorecore.core_4.serving.cpu.mem_bytecnt ;
  assign \corescorecore.core_4.serving.ram.waddr [7] = \corescorecore.core_4.serving.ram.raddr [7];
  assign \corescorecore.core_4.serving.rf_ram_if.rcnt [4:3] = \corescorecore.core_4.serving.raddr [1:0];
  assign \corescorecore.core_4.serving.rf_ram_if.rdata0 [0] = \corescorecore.core_4.serving.cpu.alu.i_rs1 ;
  assign \corescorecore.core_4.serving.rf_ram_if.wcnt [4:3] = \corescorecore.core_4.serving.rf_ram_if.o_waddr [1:0];
endmodule
