--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 3 -s 5 -n 3 -fastpaths
EuclidsGCD_top2.ncd EuclidsGCD_top2.pcf -o EuclidsGCD_top2_postpar.twr

Design file:              EuclidsGCD_top2.ncd
Physical constraint file: EuclidsGCD_top2.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   11.485(R)|mclk_BUFGP        |   0.000|
a_to_g<1>   |   10.803(R)|mclk_BUFGP        |   0.000|
a_to_g<2>   |   12.422(R)|mclk_BUFGP        |   0.000|
a_to_g<3>   |   12.221(R)|mclk_BUFGP        |   0.000|
a_to_g<4>   |   12.973(R)|mclk_BUFGP        |   0.000|
a_to_g<5>   |   12.443(R)|mclk_BUFGP        |   0.000|
a_to_g<6>   |   11.288(R)|mclk_BUFGP        |   0.000|
an<0>       |    8.704(R)|mclk_BUFGP        |   0.000|
an<1>       |   10.047(R)|mclk_BUFGP        |   0.000|
an<2>       |   10.723(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.549|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |a_to_g<0>      |    7.785|
SW<0>          |a_to_g<1>      |    7.159|
SW<0>          |a_to_g<2>      |    7.893|
SW<0>          |a_to_g<3>      |    8.555|
SW<0>          |a_to_g<4>      |    8.406|
SW<0>          |a_to_g<5>      |    7.943|
SW<0>          |a_to_g<6>      |    7.644|
SW<0>          |an<1>          |    6.922|
SW<1>          |a_to_g<0>      |    7.499|
SW<1>          |a_to_g<1>      |    6.832|
SW<1>          |a_to_g<2>      |    8.175|
SW<1>          |a_to_g<3>      |    8.264|
SW<1>          |a_to_g<4>      |    8.869|
SW<1>          |a_to_g<5>      |    8.174|
SW<1>          |a_to_g<6>      |    7.373|
SW<1>          |an<1>          |    7.364|
SW<2>          |a_to_g<0>      |    7.784|
SW<2>          |a_to_g<1>      |    6.583|
SW<2>          |a_to_g<2>      |    8.721|
SW<2>          |a_to_g<3>      |    8.520|
SW<2>          |a_to_g<4>      |    9.272|
SW<2>          |a_to_g<5>      |    8.742|
SW<2>          |a_to_g<6>      |    7.101|
SW<2>          |an<1>          |    6.932|
SW<3>          |a_to_g<0>      |    7.304|
SW<3>          |a_to_g<1>      |    6.654|
SW<3>          |a_to_g<2>      |    8.466|
SW<3>          |a_to_g<3>      |    8.018|
SW<3>          |a_to_g<4>      |    9.112|
SW<3>          |a_to_g<5>      |    8.521|
SW<3>          |a_to_g<6>      |    7.145|
SW<3>          |an<1>          |    6.331|
SW<4>          |a_to_g<0>      |    8.177|
SW<4>          |a_to_g<1>      |    7.551|
SW<4>          |a_to_g<2>      |    8.285|
SW<4>          |a_to_g<3>      |    8.947|
SW<4>          |a_to_g<4>      |    8.798|
SW<4>          |a_to_g<5>      |    8.335|
SW<4>          |a_to_g<6>      |    8.036|
SW<4>          |an<1>          |    8.375|
SW<4>          |an<2>          |    8.215|
SW<5>          |a_to_g<0>      |    7.905|
SW<5>          |a_to_g<1>      |    7.238|
SW<5>          |a_to_g<2>      |    8.581|
SW<5>          |a_to_g<3>      |    8.670|
SW<5>          |a_to_g<4>      |    9.275|
SW<5>          |a_to_g<5>      |    8.580|
SW<5>          |a_to_g<6>      |    7.779|
SW<5>          |an<1>          |    8.198|
SW<5>          |an<2>          |    8.038|
SW<6>          |a_to_g<0>      |    8.767|
SW<6>          |a_to_g<1>      |    7.566|
SW<6>          |a_to_g<2>      |    9.704|
SW<6>          |a_to_g<3>      |    9.503|
SW<6>          |a_to_g<4>      |   10.255|
SW<6>          |a_to_g<5>      |    9.725|
SW<6>          |a_to_g<6>      |    8.084|
SW<6>          |an<1>          |    8.699|
SW<6>          |an<2>          |    8.539|
SW<7>          |a_to_g<0>      |    8.105|
SW<7>          |a_to_g<1>      |    7.455|
SW<7>          |a_to_g<2>      |    9.267|
SW<7>          |a_to_g<3>      |    8.819|
SW<7>          |a_to_g<4>      |    9.913|
SW<7>          |a_to_g<5>      |    9.322|
SW<7>          |a_to_g<6>      |    7.946|
SW<7>          |an<1>          |    8.540|
SW<7>          |an<2>          |    8.380|
---------------+---------------+---------+


Analysis completed Sun Feb 16 22:00:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



