
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'grgov' on host 'finn_dev_grgov' (Linux_x86_64 version 5.8.0-44-generic) on Mon Mar 01 14:19:11 +0000 2021
INFO: [HLS 200-10] In directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn'
Sourcing Tcl script '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/hls_syn_StreamingDataflowPartition_2_IODMA_0.tcl'
HLS project: project_StreamingDataflowPartition_2_IODMA_0
HW source dir: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn
INFO: [HLS 200-10] Creating and opening project '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/project_StreamingDataflowPartition_2_IODMA_0'.
INFO: [HLS 200-10] Adding design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/project_StreamingDataflowPartition_2_IODMA_0/sol1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [ANALYSIS 214-1] Skip long-run-time warning caused by lots of load/store instructions.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp:25:24
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7340 ; free virtual = 43088
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7340 ; free virtual = 43088
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<8u, 8u, 1u>::operator hls::stream<ap_uint<8>, 0>&' into 'StreamingDataflowPartition_2_IODMA_0' (/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp:25).
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<8u, 8u, 1u>::operator hls::stream<ap_uint<8>, 0>&' into 'StreamingDataflowPartition_2_IODMA_0' (/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/top_StreamingDataflowPartition_2_IODMA_0.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7333 ; free virtual = 43081
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7329 ; free virtual = 43078
INFO: [XFORM 203-712] Applying dataflow to function 'StreamingDataflowPartition_2_IODMA_0', detected/extracted 1 process function(s): 
	 'Stream2Mem_Batch<8u, 1u>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7307 ; free virtual = 43057
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem_Batch<8u, 1u>' to 'Stream2Mem_Batch' (/workspace/finn-hlslib/dma.h:187:7)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 16 on port 'out.V' (/workspace/finn-hlslib/dma.h:156:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7281 ; free virtual = 43031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingDataflowPartition_2_IODMA_0' ...
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem<8u, 1u>' to 'Stream2Mem_8u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem<8u, 16u>' to 'Stream2Mem_8u_16u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_8u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Stream2Mem<8u, 1u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.3 seconds; current allocated memory: 180.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_8u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 180.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataflowPartition_2_IODMA_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 180.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_8u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_8u_1u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 181.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_8u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_8u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 181.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 183.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataflowPartition_2_IODMA_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_2_IODMA_0/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_2_IODMA_0/in0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_2_IODMA_0/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_2_IODMA_0/numReps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingDataflowPartition_2_IODMA_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_V' and 'numReps' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataflowPartition_2_IODMA_0'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 184.354 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 7266 ; free virtual = 43019
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingDataflowPartition_2_IODMA_0 with prefix StreamingDataflowPartition_2_IODMA_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingDataflowPartition_2_IODMA_0 with prefix StreamingDataflowPartition_2_IODMA_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 14:19:47 2021...
INFO: [HLS 200-112] Total elapsed time: 39.56 seconds; peak allocated memory: 184.354 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Mar  1 14:19:50 2021...
