{
  "recentFiles": [
    {
      "basename": "Instruction Set Architecture",
      "path": "Computer-Organization-and-Architecture/CPU/Instruction Set Architecture.md"
    },
    {
      "basename": "Introduction to COA",
      "path": "Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Introduction to COA.md"
    },
    {
      "basename": "Computer Organization and Architecture",
      "path": "Computer-Organization-and-Architecture/Computer Organization and Architecture.md"
    },
    {
      "basename": "Registers and Status Flags",
      "path": "Computer-Organization-and-Architecture/CPU/Registers and Status Flags.md"
    },
    {
      "basename": "Overflow",
      "path": "Digital-Logic/Number Systems/Overflow.md"
    },
    {
      "basename": "Memory Interfacing and Expansion",
      "path": "Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Memory Interfacing and Expansion.md"
    },
    {
      "basename": "System of Linear Equations",
      "path": "Linear-Algebra/System of Linear Equations.md"
    },
    {
      "basename": "Linearly Dependent and Independent Vectors",
      "path": "Linear-Algebra/Linearly Dependent and Independent Vectors.md"
    },
    {
      "basename": "Introduction to Linear Algebra",
      "path": "Linear-Algebra/Introduction to Linear Algebra.md"
    },
    {
      "basename": "Linear Algebra",
      "path": "Linear-Algebra/Linear Algebra.md"
    },
    {
      "basename": "Main Memory",
      "path": "Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Main Memory.md"
    },
    {
      "basename": "System Bus",
      "path": "Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/System Bus.md"
    },
    {
      "basename": "GATE-CS",
      "path": "GATE-CS.md"
    },
    {
      "basename": "GATE-LOG",
      "path": "GATE-LOG.md"
    },
    {
      "basename": "Digital Logic",
      "path": "Digital-Logic/Digital Logic.md"
    },
    {
      "basename": "Ring and Johnson Counters",
      "path": "Digital-Logic/Sequential Circuits/Ring and Johnson Counters.md"
    },
    {
      "basename": "Counters",
      "path": "Digital-Logic/Sequential Circuits/Counters.md"
    },
    {
      "basename": "Decoder",
      "path": "Digital-Logic/Combinational Circuits/Decoder.md"
    },
    {
      "basename": "Encoder",
      "path": "Digital-Logic/Combinational Circuits/Encoder.md"
    },
    {
      "basename": "Registers",
      "path": "Digital-Logic/Sequential Circuits/Registers.md"
    },
    {
      "basename": "Asynchronous Counters",
      "path": "Digital-Logic/Sequential Circuits/Asynchronous Counters.md"
    },
    {
      "basename": "Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Flip Flop.md"
    },
    {
      "basename": "Synchronous Counters",
      "path": "Digital-Logic/Sequential Circuits/Synchronous Counters.md"
    },
    {
      "basename": "Clock in Digital Circuits",
      "path": "Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md"
    },
    {
      "basename": "Sequential Circuits",
      "path": "Digital-Logic/Sequential Circuits/Sequential Circuits.md"
    },
    {
      "basename": "Pending Lectures",
      "path": "Pending Lectures.md"
    },
    {
      "basename": "Finite State Machine",
      "path": "Digital-Logic/Sequential Circuits/Finite State Machine.md"
    },
    {
      "basename": "Operating Systems",
      "path": "OperatingSystems/Operating Systems.md"
    },
    {
      "basename": "Compiler Design",
      "path": "CompilerDesign/Compiler Design.md"
    },
    {
      "basename": "Top Down Parsing",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Top Down Parsing.md"
    },
    {
      "basename": "LL(1) Parser",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/LL(1) Parser.md"
    },
    {
      "basename": "Terminologies of Sequential Circuits",
      "path": "Digital-Logic/Sequential Circuits/Terminologies of Sequential Circuits.md"
    },
    {
      "basename": "ACID Properties for Transaction Processing",
      "path": "DatabaseManagementSystem/Transaction-Management-and-Recovery/ACID Properties for Transaction Processing.md"
    },
    {
      "basename": "SR Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/SR Flip Flop.md"
    },
    {
      "basename": "Variations of Shift Register",
      "path": "Digital-Logic/Sequential Circuits/Variations of Shift Register.md"
    },
    {
      "basename": "C",
      "path": "C/C.md"
    },
    {
      "basename": "Timing Issues in Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Timing Issues in Flip Flop.md"
    },
    {
      "basename": "Master Slave Flip Flops",
      "path": "Digital-Logic/Sequential Circuits/Master Slave Flip Flops.md"
    },
    {
      "basename": "Propagation Delay and Timing Diagrams",
      "path": "Digital-Logic/Combinational Circuits/Propagation Delay and Timing Diagrams.md"
    },
    {
      "basename": "Race Condition on Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Race Condition on Flip Flop.md"
    },
    {
      "basename": "Preset and Clear Inputs",
      "path": "Digital-Logic/Sequential Circuits/Preset and Clear Inputs.md"
    },
    {
      "basename": "Flip Flop Conversion",
      "path": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md"
    },
    {
      "basename": "JK Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/JK Flip Flop.md"
    },
    {
      "basename": "Problems faced by the Parsers",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Problems faced by the Parsers.md"
    },
    {
      "basename": "Syntax Analysis",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Syntax Analysis.md"
    },
    {
      "basename": "T Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/T Flip Flop.md"
    },
    {
      "basename": "D Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/D Flip Flop.md"
    },
    {
      "basename": "Cross Coupled NOR, NAND Gates",
      "path": "Digital-Logic/Sequential Circuits/Cross Coupled NOR, NAND Gates.md"
    },
    {
      "basename": "Half Adder and Full Adder",
      "path": "Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md"
    },
    {
      "basename": "Cross Coupled Inverters",
      "path": "Digital-Logic/Sequential Circuits/Cross Coupled Inverters.md"
    }
  ],
  "omittedPaths": [
    ""
  ],
  "maxLength": null,
  "openType": "tab"
}