# 4-Bit Binary Adder (Verilog HDL)

## ğŸ“˜ Overview
This project implements a **4-bit binary adder** using Verilog HDL. The adder takes two 4-bit binary inputs and produces a 4-bit sum and a carry-out bit. It demonstrates fundamental digital design concepts, including combinational logic and dataflow modeling.

## âš™ï¸ Features
- Adds two 4-bit binary numbers
- Generates a carry-out bit when overflow occurs
- Uses concise **dataflow modeling** in Verilog
- Verified with a **SystemVerilog testbench**
- Simulated successfully on [EDA Playground](https://www.edaplayground.com/)

## ğŸ§© Files Included
- `design.sv` â€” Main Verilog module implementing the 4-bit adder  
- `testbench.sv` â€” SystemVerilog testbench for testing the adder

## ğŸ§  Simulation Output
Example simulation results:
A B SUM CARRY
0001 0010 0011 0
0101 0011 1000 0
1111 0001 0000 1

## ğŸ’» Tools Used
- **Language:** Verilog / SystemVerilog  
- **Simulator:** Icarus Verilog on EDA Playground  
- **Environment:** Web-based HDL simulation and debugging

## ğŸŒŸ Learning Outcome
This project strengthened my understanding of:
- Binary arithmetic and logic circuits  
- Hardware description languages  
- Testbench development and verification processes  

## ğŸ”— Repository Link
(Replace this line with your repo link once itâ€™s public, e.g.)  
**https://github.com/yourusername/4-bit-adder-verilog](https://github.com/Hmv33/4-bit-adder-verilog_**
