# RISC-V Processor

Hi! I'm designing a custom processor in preparation for my Computer Architecture class (ECE320), to understand the functionality of computer processors at a fundamental level. 

I will get into my decisions as for why I incorporated certain features to design a custom processor, rather than a traditional RISC-V Processor, but closely retained most key elements. 

ISA:

Pipeline Stages:

Signed vs Unsigned:

Memory Address/File:

Decoding Process: