// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1853\sampleModel1853_4_sub\Mysubsystem_37.v
// Created: 2024-08-14 20:43:01
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_37
// Source Path: sampleModel1853_4_sub/Subsystem/Mysubsystem_37
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_37
          (In1,
           In2,
           In3,
           In4,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [15:0] In3;  // ufix16_En7
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // ufix16_En7


  wire [7:0] cfblk136_out1;  // uint8
  wire [31:0] cfblk93_add_cast;  // ufix32_En7
  wire [31:0] cfblk93_add_cast_1;  // ufix32_En7
  wire [31:0] cfblk93_add_temp;  // ufix32_En7
  wire [15:0] cfblk93_out1;  // ufix16_En7
  wire [15:0] cfblk15_const_val_1;  // ufix16_En7
  wire [15:0] cfblk15_out1;  // ufix16_En7
  wire signed [31:0] cfblk58_sub_cast;  // sfix32_En7
  wire signed [31:0] cfblk58_sub_cast_1;  // sfix32_En7
  wire signed [31:0] cfblk58_sub_temp;  // sfix32_En7
  wire [15:0] cfblk58_out1;  // ufix16_En7
  wire [15:0] cfblk12_const_val_1;  // ufix16_En7
  wire [15:0] cfblk12_out1;  // ufix16_En7


  assign cfblk136_out1 = In2 + In4;



  assign Out1 = cfblk136_out1;

  assign cfblk93_add_cast = {16'b0, In3};
  assign cfblk93_add_cast_1 = {17'b0, {cfblk136_out1, 7'b0000000}};
  assign cfblk93_add_temp = cfblk93_add_cast + cfblk93_add_cast_1;
  assign cfblk93_out1 = cfblk93_add_temp[15:0];



  assign cfblk15_const_val_1 = 16'b0000000000000000;



  assign cfblk15_out1 = cfblk93_out1 + cfblk15_const_val_1;



  assign cfblk58_sub_cast = {16'b0, cfblk15_out1};
  assign cfblk58_sub_cast_1 = {17'b0, {In1, 7'b0000000}};
  assign cfblk58_sub_temp = cfblk58_sub_cast - cfblk58_sub_cast_1;
  assign cfblk58_out1 = cfblk58_sub_temp[15:0];



  assign cfblk12_const_val_1 = 16'b0000000000000000;



  assign cfblk12_out1 = cfblk58_out1 + cfblk12_const_val_1;



  assign Out2 = cfblk12_out1;

endmodule  // Mysubsystem_37

