#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000019777046590 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000019776f269f0_0 .var "clk", 0 0;
v0000019776f26a90_0 .var "data_in", 7 0;
v0000019776f26b30_0 .net "data_out", 7 0, v0000019776f268b0_0;  1 drivers
v0000019776f26bd0_0 .var "reset", 0 0;
S_0000019777046720 .scope module, "dut" "your_module" 2 11, 3 1 0, S_0000019777046590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0000019776f26ed0_0 .net "clk", 0 0, v0000019776f269f0_0;  1 drivers
v0000019776f26810_0 .net "data_in", 7 0, v0000019776f26a90_0;  1 drivers
v0000019776f268b0_0 .var "data_out", 7 0;
v0000019776f26950_0 .net "reset", 0 0, v0000019776f26bd0_0;  1 drivers
E_0000019776f2cc10 .event posedge, v0000019776f26950_0, v0000019776f26ed0_0;
    .scope S_0000019777046720;
T_0 ;
    %wait E_0000019776f2cc10;
    %load/vec4 v0000019776f26950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019776f268b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019776f26810_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000019776f268b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019777046590;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019776f269f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019776f269f0_0, 0, 1;
    %delay 5, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019777046590;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019776f26bd0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000019776f26a90_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019776f26bd0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\User\projects\serve-test\testbench.v";
    "D:\User\projects\serve-test\your_module.v";
