Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a31fa5a272544f07a4186f0559ded94b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot xtest_behav xil_defaultlib.xtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nest
Compiling module xil_defaultlib.tocell
Compiling module xil_defaultlib.aroundCell
Compiling module xil_defaultlib.chnest
Compiling module xil_defaultlib.xtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot xtest_behav
