// Seed: 1036049632
module module_0 (
    input id_0
    , id_5,
    output id_1,
    input id_2,
    output logic id_3,
    output reg id_4
);
  type_14(
      1 - 1, id_2, 'b0
  );
  reg id_6, id_7, id_8, id_9;
  reg id_10;
  assign id_4 = (id_5 ? id_10 : id_2) ? id_8 : id_7;
  initial begin
    id_1 <= id_6;
    id_1 = id_9;
    if (1'b0 && id_10)
      if (id_6) id_7 <= 1'h0;
      else begin
        SystemTFIdentifier(1);
        if (id_8)
          if (id_0) id_7 <= 1 ? id_0 : id_6;
          else id_5 <= 1 ? id_7 : id_9;
        else begin
          if (id_0) begin
            {id_10, id_6} <= 1 - id_7;
          end
        end
      end
    id_8 <= id_10;
  end
  logic id_11;
endmodule
