<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/bios/intelmp.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li><li class="navelem"><a class="el" href="dir_d5478c9566fe0193de1fe01841be53a4.html">bios</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">intelmp.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="intelmp_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_BIOS_INTELMP_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_X86_BIOS_INTELMP_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;enums/X86IntelMPAddressType.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;enums/X86IntelMPInterruptType.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;enums/X86IntelMPPolarity.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;enums/X86IntelMPRangeList.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;enums/X86IntelMPTriggerMode.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">class </span><a class="code" href="classPortProxy.html">PortProxy</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// Config entry types</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">struct </span>X86IntelMPBaseConfigEntryParams;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">struct </span>X86IntelMPExtConfigEntryParams;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// General table structures</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">struct </span>X86IntelMPConfigTableParams;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">struct </span>X86IntelMPFloatingPointerParams;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Base entry types</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">struct </span>X86IntelMPBusParams;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">struct </span>X86IntelMPIOAPICParams;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">struct </span>X86IntelMPIOIntAssignmentParams;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">struct </span>X86IntelMPLocalIntAssignmentParams;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">struct </span>X86IntelMPProcessorParams;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// Extended entry types</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">struct </span>X86IntelMPAddrSpaceMappingParams;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">struct </span>X86IntelMPBusHierarchyParams;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">struct </span>X86IntelMPCompatAddrSpaceModParams;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;uint8_t <a class="code" href="intelmp_8hh.html#a7e13b9c6adcd6ed4ada2fb46089c1ae1">writeOutField</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, T <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;uint8_t <a class="code" href="intelmp_8hh.html#a93b3fdf88faeff3328c156461d346a7a">writeOutString</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, std::string str,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                       <span class="keywordtype">int</span> <a class="code" href="inet_8hh.html#ab2b3adeb2a67e656ff030b56727fd0ac">length</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceX86ISA_1_1IntelMP.html">   85</a></span>&#160;<span class="keyword">namespace </span>IntelMP</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html">   88</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html">FloatingPointer</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a3e65a9e1ce4b74aee9a39c9d79b9028d">   91</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPFloatingPointerParams <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a3e65a9e1ce4b74aee9a39c9d79b9028d">Params</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a89d4afd92f138bf623538223a1935437">   93</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a89d4afd92f138bf623538223a1935437">tableAddr</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a2cf2aa1d2cccb697428c5fedb734c49b">   94</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a2cf2aa1d2cccb697428c5fedb734c49b">specRev</a>;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa2997668192c8c8b20b57083988c9b60">   95</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa2997668192c8c8b20b57083988c9b60">defaultConfig</a>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa8a709c3a1fb056073dd28cc89b85c73">   96</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa8a709c3a1fb056073dd28cc89b85c73">imcrPresent</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#afb849292ee3ed3ab35db1fe39e32a45c">   98</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#afb849292ee3ed3ab35db1fe39e32a45c">signature</a>[];</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#af0879cc2476455b3939c5d9881a2f03f">  104</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#af0879cc2476455b3939c5d9881a2f03f">getTableAddr</a>()</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a89d4afd92f138bf623538223a1935437">tableAddr</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a27dab77c16c01da11cf743e36ab9c850">  109</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a27dab77c16c01da11cf743e36ab9c850">setTableAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        tableAddr = <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aaa3fc887055a0cda2d6d36b0819fe480">FloatingPointer</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">  117</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac6545445dc4a6c1fcb4a46b58d46d8f9">  120</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPBaseConfigEntryParams <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac6545445dc4a6c1fcb4a46b58d46d8f9">Params</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac66f01630b036761fdcbb924381a6c2f">  122</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac66f01630b036761fdcbb924381a6c2f">type</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>, uint8_t _type);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">  131</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">ExtConfigEntry</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a9f57850d4da248acf23b38fc5d583453">  134</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPExtConfigEntryParams <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a9f57850d4da248acf23b38fc5d583453">Params</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a266eb5cfa7cf5003696f9272726d4764">  136</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a266eb5cfa7cf5003696f9272726d4764">type</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a2d5f070275c7ca9191852de3b5d74fab">  137</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a2d5f070275c7ca9191852de3b5d74fab">length</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">ExtConfigEntry</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>, uint8_t _type, uint8_t _length);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;};</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">  146</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">ConfigTable</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a727f1e4f7a685bc6af0a7affd94cb902">  149</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPConfigTableParams <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a727f1e4f7a685bc6af0a7affd94cb902">Params</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a1fa209b6f2aa02a234bbf7b2ec0a9b54">  151</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#afb849292ee3ed3ab35db1fe39e32a45c">signature</a>[];</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af583256bf45daf147b4d0e7fbfffe3f2">  153</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af583256bf45daf147b4d0e7fbfffe3f2">specRev</a>;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af9125f4f0ee74df139995b1e07a8755b">  154</a></span>&#160;    std::string <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af9125f4f0ee74df139995b1e07a8755b">oemID</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a96fc30f1f449bc26cd0fcce977ec99c2">  155</a></span>&#160;    std::string <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a96fc30f1f449bc26cd0fcce977ec99c2">productID</a>;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a64c667f7e492b3819056eeddca0cb50b">  156</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a64c667f7e492b3819056eeddca0cb50b">oemTableAddr</a>;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a12beb327deccd2d1e7eda8121e4eaccd">  157</a></span>&#160;    uint16_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a12beb327deccd2d1e7eda8121e4eaccd">oemTableSize</a>;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a49725b996bd8cf7f2de3cee3c43ad9f4">  158</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a49725b996bd8cf7f2de3cee3c43ad9f4">localApic</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a524f39c9f2e509a3f2249107a574e221">  160</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;BaseConfigEntry *&gt;</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a524f39c9f2e509a3f2249107a574e221">baseEntries</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a400970f2e8091c167f340cf12bdedd31">  161</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;ExtConfigEntry *&gt;</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a400970f2e8091c167f340cf12bdedd31">extEntries</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">ConfigTable</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html">  169</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html">Processor</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#a1f3195554dd7be334bd3072d381ad64d">  172</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPProcessorParams <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#a1f3195554dd7be334bd3072d381ad64d">Params</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#a8d94e26c604ec09f29829054fbb7d83e">  174</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#a8d94e26c604ec09f29829054fbb7d83e">localApicID</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#a4d3c4c3a945e8292cea5f0ea538ba56a">  175</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#a4d3c4c3a945e8292cea5f0ea538ba56a">localApicVersion</a>;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#a876bcebcc6d032397f62dd174d8f60aa">  176</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#a876bcebcc6d032397f62dd174d8f60aa">cpuFlags</a>;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#a94225e00b018f1c8b04ad9cf5df3add0">  177</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#a94225e00b018f1c8b04ad9cf5df3add0">cpuSignature</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Processor.html#aa8a4c48137969a7b707396352b3fb321">  178</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html#aa8a4c48137969a7b707396352b3fb321">featureFlags</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1Processor.html">Processor</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;};</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Bus.html">  186</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1Bus.html">Bus</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Bus.html#aef193ee7b8d631a0fcdefe3b27f5e2e3">  189</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPBusParams <a class="code" href="classX86ISA_1_1IntelMP_1_1Bus.html#aef193ee7b8d631a0fcdefe3b27f5e2e3">Params</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Bus.html#a7575fe1c609292aecc66f659b534d323">  191</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1Bus.html#a7575fe1c609292aecc66f659b534d323">busID</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1Bus.html#abae26ac586cf9fa1b08fb2ddcc460cff">  192</a></span>&#160;    std::string <a class="code" href="classX86ISA_1_1IntelMP_1_1Bus.html#abae26ac586cf9fa1b08fb2ddcc460cff">busType</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1Bus.html">Bus</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;};</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html">  200</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html">IOAPIC</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a69d5fad8387f9524eb59fb6389ba78c7">  203</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPIOAPICParams <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a69d5fad8387f9524eb59fb6389ba78c7">Params</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a171b8ae9ed2e5491e0296af5d617f7bc">  205</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a171b8ae9ed2e5491e0296af5d617f7bc">id</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#aa175f8550a665b0961262d869c45b12b">  206</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#aa175f8550a665b0961262d869c45b12b">version</a>;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#abd3bc23287a4b452ed5acb1be47f005b">  207</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#abd3bc23287a4b452ed5acb1be47f005b">flags</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a41ab7c7b57bb290f398d09a9b2caec45">  208</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a41ab7c7b57bb290f398d09a9b2caec45">address</a>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1IOAPIC.html">IOAPIC</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;};</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html">  216</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html">IntAssignment</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a0ee1f7faa3e74e6fccdb4df9ca5cb6f6">  219</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a0ee1f7faa3e74e6fccdb4df9ca5cb6f6">interruptType</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5408f677f9b717c3103251e6fe4c5451">  221</a></span>&#160;    uint16_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5408f677f9b717c3103251e6fe4c5451">flags</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a87ba477b8b6df297b948077bb765202c">  223</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a87ba477b8b6df297b948077bb765202c">sourceBusID</a>;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aeac9f25d737fe4933d4bd58b5c6f068b">  224</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aeac9f25d737fe4933d4bd58b5c6f068b">sourceBusIRQ</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aebaea527af7fe2bd92c8aa138bdf6651">  226</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aebaea527af7fe2bd92c8aa138bdf6651">destApicID</a>;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5c59dc1f7bcb1e130d35eb0d18b567e7">  227</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5c59dc1f7bcb1e130d35eb0d18b567e7">destApicIntIn</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a93abc7d0fef1cb07d258b548ace81f71">  232</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a93abc7d0fef1cb07d258b548ace81f71">IntAssignment</a>(X86IntelMPBaseConfigEntryParams * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            Enums::X86IntelMPInterruptType _interruptType,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            Enums::X86IntelMPPolarity polarity,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            Enums::X86IntelMPTriggerMode <a class="code" href="namespaceX86ISA.html#a73ff02598a43a1dfb8d78e3d0f7c92d1">trigger</a>,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            uint8_t _type,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            uint8_t _sourceBusID, uint8_t _sourceBusIRQ,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            uint8_t _destApicID, uint8_t _destApicIntIn) :</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <a class="code" href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">BaseConfigEntry</a>(p, _type),</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        interruptType(_interruptType), flags(0),</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        sourceBusID(_sourceBusID), sourceBusIRQ(_sourceBusIRQ),</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        destApicID(_destApicID), destApicIntIn(_destApicIntIn)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(flags, 0, 1, polarity);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(flags, 2, 3, trigger);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;};</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html">  249</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html">IOIntAssignment</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html">IntAssignment</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html#a1e105be1f760c93b06ff7522903ebd0b">  252</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPIOIntAssignmentParams <a class="code" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html#a1e105be1f760c93b06ff7522903ebd0b">Params</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html">IOIntAssignment</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;};</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html">  258</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html">LocalIntAssignment</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1IntAssignment.html">IntAssignment</a></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html#ae7d0a73d4e5b080328a6d3cc516ce7a0">  261</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPLocalIntAssignmentParams <a class="code" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html#ae7d0a73d4e5b080328a6d3cc516ce7a0">Params</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html">LocalIntAssignment</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;};</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html">  267</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html">AddrSpaceMapping</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">ExtConfigEntry</a></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a592483ec6fa1b539d96d61fa010cced6">  270</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPAddrSpaceMappingParams <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a592483ec6fa1b539d96d61fa010cced6">Params</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a3a9032acef482c2975aebe24ddec5b5d">  272</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a3a9032acef482c2975aebe24ddec5b5d">busID</a>;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abe3922a7894f9974b67218d2aa12449a">  273</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abe3922a7894f9974b67218d2aa12449a">addrType</a>;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#aa63257effef51350889c90b20b372c40">  274</a></span>&#160;    uint64_t <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#aa63257effef51350889c90b20b372c40">addr</a>;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abc57b451f8287910ba1eb1db888871cd">  275</a></span>&#160;    uint64_t <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abc57b451f8287910ba1eb1db888871cd">addrLength</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t &amp;checkSum);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html">AddrSpaceMapping</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;};</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html">  283</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html">BusHierarchy</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">ExtConfigEntry</a></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adb2e88042620d3c573c451860f761e8c">  286</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPBusHierarchyParams <a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adb2e88042620d3c573c451860f761e8c">Params</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ab18af5c14e3b43ab9944746f902d5a0c">  288</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ab18af5c14e3b43ab9944746f902d5a0c">busID</a>;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ad4daa2a22006bd21d165ff19fa80a546">  289</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ad4daa2a22006bd21d165ff19fa80a546">info</a>;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adc7c04cd7307697b5eb69b93739d2152">  290</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adc7c04cd7307697b5eb69b93739d2152">parentBus</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html">BusHierarchy</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;};</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html">  298</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html">CompatAddrSpaceMod</a> : <span class="keyword">public</span> <a class="code" href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">ExtConfigEntry</a></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a8b9b2b8554746e29f99a5a04715d1b7a">  301</a></span>&#160;    <span class="keyword">typedef</span> X86IntelMPCompatAddrSpaceModParams <a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a8b9b2b8554746e29f99a5a04715d1b7a">Params</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a38d5387342d61b9e4994e7212c516e97">  303</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a38d5387342d61b9e4994e7212c516e97">busID</a>;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#aeb91e3e3e9e9978092ce8affbbf2bc97">  304</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#aeb91e3e3e9e9978092ce8affbbf2bc97">mod</a>;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#af70641a3dc759545cb872b47939928f0">  305</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#af70641a3dc759545cb872b47939928f0">rangeList</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classPortProxy.html">PortProxy</a>&amp; proxy, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t &amp;checkSum);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html">CompatAddrSpaceMod</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;};</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;} <span class="comment">//IntelMP</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} <span class="comment">//X86ISA</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="intelmp_8hh_html_a93b3fdf88faeff3328c156461d346a7a"><div class="ttname"><a href="intelmp_8hh.html#a93b3fdf88faeff3328c156461d346a7a">writeOutString</a></div><div class="ttdeci">uint8_t writeOutString(PortProxy &amp;proxy, Addr addr, std::string str, int length)</div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html_abe3922a7894f9974b67218d2aa12449a"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abe3922a7894f9974b67218d2aa12449a">X86ISA::IntelMP::AddrSpaceMapping::addrType</a></div><div class="ttdeci">uint8_t addrType</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00273">intelmp.hh:273</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BaseConfigEntry_html_ac6545445dc4a6c1fcb4a46b58d46d8f9"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac6545445dc4a6c1fcb4a46b58d46d8f9">X86ISA::IntelMP::BaseConfigEntry::Params</a></div><div class="ttdeci">X86IntelMPBaseConfigEntryParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00120">intelmp.hh:120</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BusHierarchy_html_adb2e88042620d3c573c451860f761e8c"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adb2e88042620d3c573c451860f761e8c">X86ISA::IntelMP::BusHierarchy::Params</a></div><div class="ttdeci">X86IntelMPBusHierarchyParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00286">intelmp.hh:286</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ExtConfigEntry_html_a266eb5cfa7cf5003696f9272726d4764"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a266eb5cfa7cf5003696f9272726d4764">X86ISA::IntelMP::ExtConfigEntry::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00136">intelmp.hh:136</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_aeac9f25d737fe4933d4bd58b5c6f068b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aeac9f25d737fe4933d4bd58b5c6f068b">X86ISA::IntelMP::IntAssignment::sourceBusIRQ</a></div><div class="ttdeci">uint8_t sourceBusIRQ</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00224">intelmp.hh:224</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod_html_aeb91e3e3e9e9978092ce8affbbf2bc97"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#aeb91e3e3e9e9978092ce8affbbf2bc97">X86ISA::IntelMP::CompatAddrSpaceMod::mod</a></div><div class="ttdeci">uint8_t mod</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00304">intelmp.hh:304</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html_aa175f8550a665b0961262d869c45b12b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#aa175f8550a665b0961262d869c45b12b">X86ISA::IntelMP::IOAPIC::version</a></div><div class="ttdeci">uint8_t version</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00206">intelmp.hh:206</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html">X86ISA::IntelMP::FloatingPointer</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00088">intelmp.hh:88</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_aa8a4c48137969a7b707396352b3fb321"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#aa8a4c48137969a7b707396352b3fb321">X86ISA::IntelMP::Processor::featureFlags</a></div><div class="ttdeci">uint32_t featureFlags</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00178">intelmp.hh:178</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_a5408f677f9b717c3103251e6fe4c5451"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5408f677f9b717c3103251e6fe4c5451">X86ISA::IntelMP::IntAssignment::flags</a></div><div class="ttdeci">uint16_t flags</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00221">intelmp.hh:221</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_a4d3c4c3a945e8292cea5f0ea538ba56a"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#a4d3c4c3a945e8292cea5f0ea538ba56a">X86ISA::IntelMP::Processor::localApicVersion</a></div><div class="ttdeci">uint8_t localApicVersion</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00175">intelmp.hh:175</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html">X86ISA::IntelMP::IntAssignment</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00216">intelmp.hh:216</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_a0ee1f7faa3e74e6fccdb4df9ca5cb6f6"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a0ee1f7faa3e74e6fccdb4df9ca5cb6f6">X86ISA::IntelMP::IntAssignment::interruptType</a></div><div class="ttdeci">uint8_t interruptType</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00219">intelmp.hh:219</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1LocalIntAssignment_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html">X86ISA::IntelMP::LocalIntAssignment</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00258">intelmp.hh:258</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Bus_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Bus.html">X86ISA::IntelMP::Bus</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00186">intelmp.hh:186</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a49725b996bd8cf7f2de3cee3c43ad9f4"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a49725b996bd8cf7f2de3cee3c43ad9f4">X86ISA::IntelMP::ConfigTable::localApic</a></div><div class="ttdeci">uint32_t localApic</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00158">intelmp.hh:158</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ExtConfigEntry_html_a2d5f070275c7ca9191852de3b5d74fab"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a2d5f070275c7ca9191852de3b5d74fab">X86ISA::IntelMP::ExtConfigEntry::length</a></div><div class="ttdeci">uint8_t length</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00137">intelmp.hh:137</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a3e65a9e1ce4b74aee9a39c9d79b9028d"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a3e65a9e1ce4b74aee9a39c9d79b9028d">X86ISA::IntelMP::FloatingPointer::Params</a></div><div class="ttdeci">X86IntelMPFloatingPointerParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00091">intelmp.hh:91</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a12beb327deccd2d1e7eda8121e4eaccd"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a12beb327deccd2d1e7eda8121e4eaccd">X86ISA::IntelMP::ConfigTable::oemTableSize</a></div><div class="ttdeci">uint16_t oemTableSize</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00157">intelmp.hh:157</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html">X86ISA::IntelMP::CompatAddrSpaceMod</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00298">intelmp.hh:298</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a2cf2aa1d2cccb697428c5fedb734c49b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a2cf2aa1d2cccb697428c5fedb734c49b">X86ISA::IntelMP::FloatingPointer::specRev</a></div><div class="ttdeci">uint8_t specRev</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00094">intelmp.hh:94</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BusHierarchy_html_ab18af5c14e3b43ab9944746f902d5a0c"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ab18af5c14e3b43ab9944746f902d5a0c">X86ISA::IntelMP::BusHierarchy::busID</a></div><div class="ttdeci">uint8_t busID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00288">intelmp.hh:288</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_a94225e00b018f1c8b04ad9cf5df3add0"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#a94225e00b018f1c8b04ad9cf5df3add0">X86ISA::IntelMP::Processor::cpuSignature</a></div><div class="ttdeci">uint32_t cpuSignature</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00177">intelmp.hh:177</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a64c667f7e492b3819056eeddca0cb50b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a64c667f7e492b3819056eeddca0cb50b">X86ISA::IntelMP::ConfigTable::oemTableAddr</a></div><div class="ttdeci">uint32_t oemTableAddr</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00156">intelmp.hh:156</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Bus_html_abae26ac586cf9fa1b08fb2ddcc460cff"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Bus.html#abae26ac586cf9fa1b08fb2ddcc460cff">X86ISA::IntelMP::Bus::busType</a></div><div class="ttdeci">std::string busType</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00192">intelmp.hh:192</a></div></div>
<div class="ttc" id="intelmp_8hh_html_a7e13b9c6adcd6ed4ada2fb46089c1ae1"><div class="ttname"><a href="intelmp_8hh.html#a7e13b9c6adcd6ed4ada2fb46089c1ae1">writeOutField</a></div><div class="ttdeci">uint8_t writeOutField(PortProxy &amp;proxy, Addr addr, T val)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8cc_source.html#l00074">intelmp.cc:74</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html">X86ISA::IntelMP::AddrSpaceMapping</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00267">intelmp.hh:267</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_af583256bf45daf147b4d0e7fbfffe3f2"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af583256bf45daf147b4d0e7fbfffe3f2">X86ISA::IntelMP::ConfigTable::specRev</a></div><div class="ttdeci">uint8_t specRev</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00153">intelmp.hh:153</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_af9125f4f0ee74df139995b1e07a8755b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#af9125f4f0ee74df139995b1e07a8755b">X86ISA::IntelMP::ConfigTable::oemID</a></div><div class="ttdeci">std::string oemID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00154">intelmp.hh:154</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Bus_html_a7575fe1c609292aecc66f659b534d323"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Bus.html#a7575fe1c609292aecc66f659b534d323">X86ISA::IntelMP::Bus::busID</a></div><div class="ttdeci">uint8_t busID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00191">intelmp.hh:191</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_a1f3195554dd7be334bd3072d381ad64d"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#a1f3195554dd7be334bd3072d381ad64d">X86ISA::IntelMP::Processor::Params</a></div><div class="ttdeci">X86IntelMPProcessorParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00172">intelmp.hh:172</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a89d4afd92f138bf623538223a1935437"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a89d4afd92f138bf623538223a1935437">X86ISA::IntelMP::FloatingPointer::tableAddr</a></div><div class="ttdeci">uint32_t tableAddr</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00093">intelmp.hh:93</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a27dab77c16c01da11cf743e36ab9c850"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a27dab77c16c01da11cf743e36ab9c850">X86ISA::IntelMP::FloatingPointer::setTableAddr</a></div><div class="ttdeci">void setTableAddr(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00109">intelmp.hh:109</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_aebaea527af7fe2bd92c8aa138bdf6651"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#aebaea527af7fe2bd92c8aa138bdf6651">X86ISA::IntelMP::IntAssignment::destApicID</a></div><div class="ttdeci">uint8_t destApicID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00226">intelmp.hh:226</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_a876bcebcc6d032397f62dd174d8f60aa"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#a876bcebcc6d032397f62dd174d8f60aa">X86ISA::IntelMP::Processor::cpuFlags</a></div><div class="ttdeci">uint8_t cpuFlags</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00176">intelmp.hh:176</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a30dba2ad0c639652769dd990b20f6350"><div class="ttname"><a href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a></div><div class="ttdeci">void replaceBits(T &amp;val, int first, int last, B bit_val)</div><div class="ttdoc">A convenience function to replace bits first to last of val with bit_val in place. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00157">bitfield.hh:157</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod_html_a8b9b2b8554746e29f99a5a04715d1b7a"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a8b9b2b8554746e29f99a5a04715d1b7a">X86ISA::IntelMP::CompatAddrSpaceMod::Params</a></div><div class="ttdeci">X86IntelMPCompatAddrSpaceModParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00301">intelmp.hh:301</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a524f39c9f2e509a3f2249107a574e221"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a524f39c9f2e509a3f2249107a574e221">X86ISA::IntelMP::ConfigTable::baseEntries</a></div><div class="ttdeci">std::vector&lt; BaseConfigEntry * &gt; baseEntries</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00160">intelmp.hh:160</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BusHierarchy_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html">X86ISA::IntelMP::BusHierarchy</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00283">intelmp.hh:283</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a845b131241c31076c4ea62f9f08d5cb9"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">X86ISA::IntelMP::FloatingPointer::writeOut</a></div><div class="ttdeci">Addr writeOut(PortProxy &amp;proxy, Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8cc_source.html#l00111">intelmp.cc:111</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1LocalIntAssignment_html_ae7d0a73d4e5b080328a6d3cc516ce7a0"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1LocalIntAssignment.html#ae7d0a73d4e5b080328a6d3cc516ce7a0">X86ISA::IntelMP::LocalIntAssignment::Params</a></div><div class="ttdeci">X86IntelMPLocalIntAssignmentParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00261">intelmp.hh:261</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_afb849292ee3ed3ab35db1fe39e32a45c"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#afb849292ee3ed3ab35db1fe39e32a45c">X86ISA::IntelMP::FloatingPointer::signature</a></div><div class="ttdeci">static const char signature[]</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00098">intelmp.hh:98</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html">X86ISA::IntelMP::IOAPIC</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00200">intelmp.hh:200</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ExtConfigEntry_html_a9f57850d4da248acf23b38fc5d583453"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html#a9f57850d4da248acf23b38fc5d583453">X86ISA::IntelMP::ExtConfigEntry::Params</a></div><div class="ttdeci">X86IntelMPExtConfigEntryParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00134">intelmp.hh:134</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BaseConfigEntry_html_ac66f01630b036761fdcbb924381a6c2f"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html#ac66f01630b036761fdcbb924381a6c2f">X86ISA::IntelMP::BaseConfigEntry::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00122">intelmp.hh:122</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BaseConfigEntry_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BaseConfigEntry.html">X86ISA::IntelMP::BaseConfigEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00117">intelmp.hh:117</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html_aa63257effef51350889c90b20b372c40"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#aa63257effef51350889c90b20b372c40">X86ISA::IntelMP::AddrSpaceMapping::addr</a></div><div class="ttdeci">uint64_t addr</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00274">intelmp.hh:274</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOIntAssignment_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html">X86ISA::IntelMP::IOIntAssignment</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00249">intelmp.hh:249</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a727f1e4f7a685bc6af0a7affd94cb902"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a727f1e4f7a685bc6af0a7affd94cb902">X86ISA::IntelMP::ConfigTable::Params</a></div><div class="ttdeci">X86IntelMPConfigTableParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00149">intelmp.hh:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_a87ba477b8b6df297b948077bb765202c"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a87ba477b8b6df297b948077bb765202c">X86ISA::IntelMP::IntAssignment::sourceBusID</a></div><div class="ttdeci">uint8_t sourceBusID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00223">intelmp.hh:223</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_aaa3fc887055a0cda2d6d36b0819fe480"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aaa3fc887055a0cda2d6d36b0819fe480">X86ISA::IntelMP::FloatingPointer::FloatingPointer</a></div><div class="ttdeci">FloatingPointer(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8cc_source.html#l00150">intelmp.cc:150</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html_a8d94e26c604ec09f29829054fbb7d83e"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html#a8d94e26c604ec09f29829054fbb7d83e">X86ISA::IntelMP::Processor::localApicID</a></div><div class="ttdeci">uint8_t localApicID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00174">intelmp.hh:174</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html_a592483ec6fa1b539d96d61fa010cced6"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a592483ec6fa1b539d96d61fa010cced6">X86ISA::IntelMP::AddrSpaceMapping::Params</a></div><div class="ttdeci">X86IntelMPAddrSpaceMappingParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00270">intelmp.hh:270</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html_abc57b451f8287910ba1eb1db888871cd"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#abc57b451f8287910ba1eb1db888871cd">X86ISA::IntelMP::AddrSpaceMapping::addrLength</a></div><div class="ttdeci">uint64_t addrLength</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00275">intelmp.hh:275</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_aa8a709c3a1fb056073dd28cc89b85c73"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa8a709c3a1fb056073dd28cc89b85c73">X86ISA::IntelMP::FloatingPointer::imcrPresent</a></div><div class="ttdeci">bool imcrPresent</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00096">intelmp.hh:96</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod_html_af70641a3dc759545cb872b47939928f0"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#af70641a3dc759545cb872b47939928f0">X86ISA::IntelMP::CompatAddrSpaceMod::rangeList</a></div><div class="ttdeci">uint32_t rangeList</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00305">intelmp.hh:305</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOIntAssignment_html_a1e105be1f760c93b06ff7522903ebd0b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOIntAssignment.html#a1e105be1f760c93b06ff7522903ebd0b">X86ISA::IntelMP::IOIntAssignment::Params</a></div><div class="ttdeci">X86IntelMPIOIntAssignmentParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00252">intelmp.hh:252</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Processor_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Processor.html">X86ISA::IntelMP::Processor</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00169">intelmp.hh:169</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping_html_a3a9032acef482c2975aebe24ddec5b5d"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1AddrSpaceMapping.html#a3a9032acef482c2975aebe24ddec5b5d">X86ISA::IntelMP::AddrSpaceMapping::busID</a></div><div class="ttdeci">uint8_t busID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00272">intelmp.hh:272</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">X86ISA::IntelMP::ConfigTable</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00146">intelmp.hh:146</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html_a171b8ae9ed2e5491e0296af5d617f7bc"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a171b8ae9ed2e5491e0296af5d617f7bc">X86ISA::IntelMP::IOAPIC::id</a></div><div class="ttdeci">uint8_t id</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00205">intelmp.hh:205</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html_a41ab7c7b57bb290f398d09a9b2caec45"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a41ab7c7b57bb290f398d09a9b2caec45">X86ISA::IntelMP::IOAPIC::address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00208">intelmp.hh:208</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html_abd3bc23287a4b452ed5acb1be47f005b"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#abd3bc23287a4b452ed5acb1be47f005b">X86ISA::IntelMP::IOAPIC::flags</a></div><div class="ttdeci">uint8_t flags</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00207">intelmp.hh:207</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_a5c59dc1f7bcb1e130d35eb0d18b567e7"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a5c59dc1f7bcb1e130d35eb0d18b567e7">X86ISA::IntelMP::IntAssignment::destApicIntIn</a></div><div class="ttdeci">uint8_t destApicIntIn</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00227">intelmp.hh:227</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod_html_a38d5387342d61b9e4994e7212c516e97"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1CompatAddrSpaceMod.html#a38d5387342d61b9e4994e7212c516e97">X86ISA::IntelMP::CompatAddrSpaceMod::busID</a></div><div class="ttdeci">uint8_t busID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00303">intelmp.hh:303</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BusHierarchy_html_adc7c04cd7307697b5eb69b93739d2152"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#adc7c04cd7307697b5eb69b93739d2152">X86ISA::IntelMP::BusHierarchy::parentBus</a></div><div class="ttdeci">uint8_t parentBus</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00290">intelmp.hh:290</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a400970f2e8091c167f340cf12bdedd31"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a400970f2e8091c167f340cf12bdedd31">X86ISA::IntelMP::ConfigTable::extEntries</a></div><div class="ttdeci">std::vector&lt; ExtConfigEntry * &gt; extEntries</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00161">intelmp.hh:161</a></div></div>
<div class="ttc" id="inet_8hh_html_ab2b3adeb2a67e656ff030b56727fd0ac"><div class="ttname"><a href="inet_8hh.html#ab2b3adeb2a67e656ff030b56727fd0ac">length</a></div><div class="ttdeci">uint8_t length</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00334">inet.hh:334</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1Bus_html_aef193ee7b8d631a0fcdefe3b27f5e2e3"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1Bus.html#aef193ee7b8d631a0fcdefe3b27f5e2e3">X86ISA::IntelMP::Bus::Params</a></div><div class="ttdeci">X86IntelMPBusParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00189">intelmp.hh:189</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a73ff02598a43a1dfb8d78e3d0f7c92d1"><div class="ttname"><a href="namespaceX86ISA.html#a73ff02598a43a1dfb8d78e3d0f7c92d1">X86ISA::trigger</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; trigger</div><div class="ttdef"><b>Definition:</b> <a href="intmessage_8hh_source.html#l00050">intmessage.hh:50</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ExtConfigEntry_html"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ExtConfigEntry.html">X86ISA::IntelMP::ExtConfigEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00131">intelmp.hh:131</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IntAssignment_html_a93abc7d0fef1cb07d258b548ace81f71"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IntAssignment.html#a93abc7d0fef1cb07d258b548ace81f71">X86ISA::IntelMP::IntAssignment::IntAssignment</a></div><div class="ttdeci">IntAssignment(X86IntelMPBaseConfigEntryParams *p, Enums::X86IntelMPInterruptType _interruptType, Enums::X86IntelMPPolarity polarity, Enums::X86IntelMPTriggerMode trigger, uint8_t _type, uint8_t _sourceBusID, uint8_t _sourceBusIRQ, uint8_t _destApicID, uint8_t _destApicIntIn)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00232">intelmp.hh:232</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a96fc30f1f449bc26cd0fcce977ec99c2"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a96fc30f1f449bc26cd0fcce977ec99c2">X86ISA::IntelMP::ConfigTable::productID</a></div><div class="ttdeci">std::string productID</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00155">intelmp.hh:155</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1BusHierarchy_html_ad4daa2a22006bd21d165ff19fa80a546"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1BusHierarchy.html#ad4daa2a22006bd21d165ff19fa80a546">X86ISA::IntelMP::BusHierarchy::info</a></div><div class="ttdeci">uint8_t info</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00289">intelmp.hh:289</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_af0879cc2476455b3939c5d9881a2f03f"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#af0879cc2476455b3939c5d9881a2f03f">X86ISA::IntelMP::FloatingPointer::getTableAddr</a></div><div class="ttdeci">Addr getTableAddr()</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00104">intelmp.hh:104</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_aa2997668192c8c8b20b57083988c9b60"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aa2997668192c8c8b20b57083988c9b60">X86ISA::IntelMP::FloatingPointer::defaultConfig</a></div><div class="ttdeci">uint8_t defaultConfig</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00095">intelmp.hh:95</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1IOAPIC_html_a69d5fad8387f9524eb59fb6389ba78c7"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1IOAPIC.html#a69d5fad8387f9524eb59fb6389ba78c7">X86ISA::IntelMP::IOAPIC::Params</a></div><div class="ttdeci">X86IntelMPIOAPICParams Params</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00203">intelmp.hh:203</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
