//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_61
.address_size 64

	// .globl	kernel

.visible .entry kernel(
	.param .u64 kernel_param_0,
	.param .f32 kernel_param_1,
	.param .f32 kernel_param_2,
	.param .f32 kernel_param_3,
	.param .f32 kernel_param_4,
	.param .u32 kernel_param_5,
	.param .u32 kernel_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [kernel_param_0];
	ld.param.f32 	%f9, [kernel_param_1];
	ld.param.f32 	%f10, [kernel_param_2];
	ld.param.f32 	%f11, [kernel_param_3];
	ld.param.f32 	%f12, [kernel_param_4];
	ld.param.u32 	%r5, [kernel_param_5];
	ld.param.u32 	%r6, [kernel_param_6];
	mov.u32 	%r1, %ctaid.x;
	cvt.rn.f32.u32	%f13, %r1;
	fma.rn.f32 	%f1, %f13, %f10, %f9;
	mov.u32 	%r9, %ctaid.y;
	cvt.rn.f32.u32	%f14, %r9;
	fma.rn.f32 	%f2, %f14, %f12, %f11;
	mov.u32 	%r13, 0;
	setp.lt.s32	%p1, %r6, 1;
	@%p1 bra 	BB0_4;

	mov.f32 	%f19, %f2;
	mov.f32 	%f20, %f1;

BB0_2:
	mul.f32 	%f5, %f19, %f19;
	mul.f32 	%f6, %f20, %f20;
	add.f32 	%f15, %f5, %f6;
	setp.gtu.f32	%p2, %f15, 0f40800000;
	@%p2 bra 	BB0_4;

	mul.f32 	%f16, %f19, %f20;
	sub.f32 	%f17, %f6, %f5;
	add.f32 	%f7, %f1, %f17;
	fma.rn.f32 	%f18, %f19, %f20, %f16;
	add.f32 	%f19, %f2, %f18;
	add.s32 	%r13, %r13, 1;
	setp.lt.s32	%p3, %r13, %r6;
	mov.f32 	%f20, %f7;
	@%p3 bra 	BB0_2;

BB0_4:
	mad.lo.s32 	%r11, %r9, %r5, %r1;
	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r11, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.u32 	[%rd4], %r13;
	ret;
}


