<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.7"/>
<title>Kilogrid: src/module/ADC.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kilogrid
   </div>
   <div id="projectbrief">Kilogrid Library Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.7 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_a_d_c_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ADC.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="_a_d_c_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a58001d27758ea95efb1bb5fc1a0a6bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58001d27758ea95efb1bb5fc1a0a6bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_ON</b>()&#160;&#160;&#160;ADCSRA |= (1&lt;&lt;ADEN)</td></tr>
<tr class="separator:a58001d27758ea95efb1bb5fc1a0a6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3ef246e58105ab5c0f8f3ba43c0a10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab3ef246e58105ab5c0f8f3ba43c0a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_OFF</b>()&#160;&#160;&#160;ADCSRA &amp;= ~(1&lt;&lt;ADEN)</td></tr>
<tr class="separator:aab3ef246e58105ab5c0f8f3ba43c0a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a924cff86e97303d22c368768e851c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a924cff86e97303d22c368768e851c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACOMP_ON</b>()&#160;&#160;&#160;ACSR |= (1&lt;&lt;ACIE)|(1&lt;&lt;ACI)</td></tr>
<tr class="separator:a3a924cff86e97303d22c368768e851c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad963bd4942a32e580d67eb1fbd08da01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad963bd4942a32e580d67eb1fbd08da01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACOMP_OFF</b>()&#160;&#160;&#160;ACSR &amp;= ~(1&lt;&lt;ACIE)</td></tr>
<tr class="separator:ad963bd4942a32e580d67eb1fbd08da01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac718ef510fcda806b6b3611f42bf75f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACOMP_SETUP</b>()</td></tr>
<tr class="separator:ac718ef510fcda806b6b3611f42bf75f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22690f0f6818ea4573bf612c5f10fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_a_d_c_8h.html#ad22690f0f6818ea4573bf612c5f10fb8">ADC_SELECT_CHANNEL</a>(channel)</td></tr>
<tr class="separator:ad22690f0f6818ea4573bf612c5f10fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7c4cbb3588d661e65cf448e7b9aae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_a_d_c_8h.html#a4e7c4cbb3588d661e65cf448e7b9aae3">ADC_START_CONVERSION</a>()&#160;&#160;&#160;ADCSRA |= (1&lt;&lt;ADSC)</td></tr>
<tr class="separator:a4e7c4cbb3588d661e65cf448e7b9aae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af696c1403e7d60dbaef435990139575c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_a_d_c_8h.html#af696c1403e7d60dbaef435990139575c">ADC_FINISH_CONVERSION</a>()&#160;&#160;&#160;while ( (ADCSRA &amp; (1 &lt;&lt; ADSC)) ) /* ADSC bit returns to 0 when conversion is complete */</td></tr>
<tr class="separator:af696c1403e7d60dbaef435990139575c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91380f45af110a562ba8220fe99e98a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_a_d_c_8h.html#a91380f45af110a562ba8220fe99e98a4">ADC_SETUP</a>()</td></tr>
<tr class="separator:a91380f45af110a562ba8220fe99e98a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ac718ef510fcda806b6b3611f42bf75f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACOMP_SETUP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{\</div>
<div class="line">    ACSR = (1&lt;&lt;ACIE)|(1&lt;&lt;ACIS1)|(1&lt;&lt;ACIS0); <span class="comment">/* trigger interrupt on rising output edge */</span>\</div>
<div class="line">    <span class="comment">/* DIDR1 = 3; // Disable PD7&amp;PD6 analog comp, saves power consumption */</span>\</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af696c1403e7d60dbaef435990139575c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_FINISH_CONVERSION</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;while ( (ADCSRA &amp; (1 &lt;&lt; ADSC)) ) /* ADSC bit returns to 0 when conversion is complete */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait until conversion finished. </p>

</div>
</div>
<a class="anchor" id="ad22690f0f6818ea4573bf612c5f10fb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SELECT_CHANNEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">channel</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{\</div>
<div class="line">    ADMUX |= (channel &amp; 0x0F);<span class="comment">/* Only writing channel bits, to protect the MSGs of the ADMUX register.*/</span>\</div>
<div class="line">}</div>
</div><!-- fragment --><p>Setup ADC conversion. CHANNEL must be a number between 0 and 8. </p>

</div>
</div>
<a class="anchor" id="a91380f45af110a562ba8220fe99e98a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SETUP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{\</div>
<div class="line">    ADCSRA |= (1 &lt;&lt; ADPS2);<span class="comment">/* Set ADC clock to 8 MHz/16 = 500 kHz (&gt;&gt; 200 kHz). Setting this frequency lower throws off the ACOMP interrupt. */</span>\</div>
<div class="line">    ADMUX |= (1 &lt;&lt; REFS0);\</div>
<div class="line">    ADMUX &amp;= ~(1 &lt;&lt; REFS1);<span class="comment">/* Set the voltage reference of the ADC to be AVCC.*/</span>\</div>
<div class="line">    ADCSRB |= (1 &lt;&lt; ADTS0);\</div>
<div class="line">    ADCSRB &amp;= ~( (1 &lt;&lt; ADTS2) | (1 &lt;&lt; ADTS1) );<span class="comment">/* Set ADC auto trigger source to free running mode (always on) */</span>\</div>
<div class="line">    ADCSRA |= (1 &lt;&lt; ADATE);<span class="comment">/* ADC conversion Auto Trigger Enabled. */</span>\</div>
<div class="line">    ADCSRA |= (1 &lt;&lt; ADEN);<span class="comment">/* Power up the ADC*/</span><a class="code" href="_a_d_c_8h.html#ad22690f0f6818ea4573bf612c5f10fb8">\</a></div>
<div class="line"><a class="code" href="_a_d_c_8h.html#ad22690f0f6818ea4573bf612c5f10fb8">	ADC_SELECT_CHANNEL</a>(0);<span class="comment">/* IRRXCOM signal is on channel 0 (cell rev A) */</span><a class="code" href="_a_d_c_8h.html#a4e7c4cbb3588d661e65cf448e7b9aae3">\</a></div>
<div class="line"><a class="code" href="_a_d_c_8h.html#a4e7c4cbb3588d661e65cf448e7b9aae3">    ADC_START_CONVERSION</a>();\</div>
<div class="line">}</div>
<div class="ttc" id="_a_d_c_8h_html_ad22690f0f6818ea4573bf612c5f10fb8"><div class="ttname"><a href="_a_d_c_8h.html#ad22690f0f6818ea4573bf612c5f10fb8">ADC_SELECT_CHANNEL</a></div><div class="ttdeci">#define ADC_SELECT_CHANNEL(channel)</div><div class="ttdef"><b>Definition:</b> ADC.h:16</div></div>
<div class="ttc" id="_a_d_c_8h_html_a4e7c4cbb3588d661e65cf448e7b9aae3"><div class="ttname"><a href="_a_d_c_8h.html#a4e7c4cbb3588d661e65cf448e7b9aae3">ADC_START_CONVERSION</a></div><div class="ttdeci">#define ADC_START_CONVERSION()</div><div class="ttdef"><b>Definition:</b> ADC.h:23</div></div>
</div><!-- fragment --><p>Macro that calls other macros to setup the ADC entirely at boot. </p>

</div>
</div>
<a class="anchor" id="a4e7c4cbb3588d661e65cf448e7b9aae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_START_CONVERSION</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;ADCSRA |= (1&lt;&lt;ADSC)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set start conversion bit to 1. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
