
TimerAndInterrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000862c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080087b4  080087b4  000187b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087d0  080087d0  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080087d0  080087d0  000187d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087d8  080087d8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087d8  080087d8  000187d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087dc  080087dc  000187dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080087e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000898  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000928  20000928  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001aaac  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c44  00000000  00000000  0003ab6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  0003e7b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f0  00000000  00000000  0003fe30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245cd  00000000  00000000  00041320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c931  00000000  00000000  000658ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3b57  00000000  00000000  0008221e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00155d75  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000061a8  00000000  00000000  00155dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800879c 	.word	0x0800879c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	0800879c 	.word	0x0800879c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d0:	f000 fd14 	bl	8000efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d4:	f000 f81c 	bl	8000510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d8:	f000 f9b4 	bl	8000844 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004dc:	f000 f882 	bl	80005e4 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e0:	f000 f8ae 	bl	8000640 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e4:	f000 f8dc 	bl	80006a0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e8:	f007 fd10 	bl	8007f0c <MX_USB_HOST_Init>
  MX_TIM3_Init();
 80004ec:	f000 f95c 	bl	80007a8 <MX_TIM3_Init>
  MX_TIM2_Init();
 80004f0:	f000 f90c 	bl	800070c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 80004f4:	4804      	ldr	r0, [pc, #16]	; (8000508 <main+0x3c>)
 80004f6:	f004 f903 	bl	8004700 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80004fa:	4804      	ldr	r0, [pc, #16]	; (800050c <main+0x40>)
 80004fc:	f004 f900 	bl	8004700 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000500:	f007 fd2a 	bl	8007f58 <MX_USB_HOST_Process>
 8000504:	e7fc      	b.n	8000500 <main+0x34>
 8000506:	bf00      	nop
 8000508:	200001e8 	.word	0x200001e8
 800050c:	200001a0 	.word	0x200001a0

08000510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b094      	sub	sp, #80	; 0x50
 8000514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000516:	f107 0320 	add.w	r3, r7, #32
 800051a:	2230      	movs	r2, #48	; 0x30
 800051c:	2100      	movs	r1, #0
 800051e:	4618      	mov	r0, r3
 8000520:	f008 f836 	bl	8008590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000524:	f107 030c 	add.w	r3, r7, #12
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
 8000532:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000534:	2300      	movs	r3, #0
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	4b28      	ldr	r3, [pc, #160]	; (80005dc <SystemClock_Config+0xcc>)
 800053a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800053c:	4a27      	ldr	r2, [pc, #156]	; (80005dc <SystemClock_Config+0xcc>)
 800053e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000542:	6413      	str	r3, [r2, #64]	; 0x40
 8000544:	4b25      	ldr	r3, [pc, #148]	; (80005dc <SystemClock_Config+0xcc>)
 8000546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000550:	2300      	movs	r3, #0
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	4b22      	ldr	r3, [pc, #136]	; (80005e0 <SystemClock_Config+0xd0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a21      	ldr	r2, [pc, #132]	; (80005e0 <SystemClock_Config+0xd0>)
 800055a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <SystemClock_Config+0xd0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056c:	2301      	movs	r3, #1
 800056e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000570:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000574:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000576:	2302      	movs	r3, #2
 8000578:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800057a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800057e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000580:	2308      	movs	r3, #8
 8000582:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000584:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000588:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058a:	2302      	movs	r3, #2
 800058c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800058e:	2307      	movs	r3, #7
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	f107 0320 	add.w	r3, r7, #32
 8000596:	4618      	mov	r0, r3
 8000598:	f003 fa16 	bl	80039c8 <HAL_RCC_OscConfig>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005a2:	f000 fa6f 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a6:	230f      	movs	r3, #15
 80005a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	2302      	movs	r3, #2
 80005ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005be:	f107 030c 	add.w	r3, r7, #12
 80005c2:	2105      	movs	r1, #5
 80005c4:	4618      	mov	r0, r3
 80005c6:	f003 fc77 	bl	8003eb8 <HAL_RCC_ClockConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005d0:	f000 fa58 	bl	8000a84 <Error_Handler>
  }
}
 80005d4:	bf00      	nop
 80005d6:	3750      	adds	r7, #80	; 0x50
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40023800 	.word	0x40023800
 80005e0:	40007000 	.word	0x40007000

080005e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e8:	4b12      	ldr	r3, [pc, #72]	; (8000634 <MX_I2C1_Init+0x50>)
 80005ea:	4a13      	ldr	r2, [pc, #76]	; (8000638 <MX_I2C1_Init+0x54>)
 80005ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005ee:	4b11      	ldr	r3, [pc, #68]	; (8000634 <MX_I2C1_Init+0x50>)
 80005f0:	4a12      	ldr	r2, [pc, #72]	; (800063c <MX_I2C1_Init+0x58>)
 80005f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <MX_I2C1_Init+0x50>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <MX_I2C1_Init+0x50>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <MX_I2C1_Init+0x50>)
 8000602:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000606:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000608:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <MX_I2C1_Init+0x50>)
 800060a:	2200      	movs	r2, #0
 800060c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800060e:	4b09      	ldr	r3, [pc, #36]	; (8000634 <MX_I2C1_Init+0x50>)
 8000610:	2200      	movs	r2, #0
 8000612:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000614:	4b07      	ldr	r3, [pc, #28]	; (8000634 <MX_I2C1_Init+0x50>)
 8000616:	2200      	movs	r2, #0
 8000618:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800061a:	4b06      	ldr	r3, [pc, #24]	; (8000634 <MX_I2C1_Init+0x50>)
 800061c:	2200      	movs	r2, #0
 800061e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000620:	4804      	ldr	r0, [pc, #16]	; (8000634 <MX_I2C1_Init+0x50>)
 8000622:	f002 fbed 	bl	8002e00 <HAL_I2C_Init>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800062c:	f000 fa2a 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200000ac 	.word	0x200000ac
 8000638:	40005400 	.word	0x40005400
 800063c:	000186a0 	.word	0x000186a0

08000640 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000644:	4b13      	ldr	r3, [pc, #76]	; (8000694 <MX_I2S3_Init+0x54>)
 8000646:	4a14      	ldr	r2, [pc, #80]	; (8000698 <MX_I2S3_Init+0x58>)
 8000648:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800064a:	4b12      	ldr	r3, [pc, #72]	; (8000694 <MX_I2S3_Init+0x54>)
 800064c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000650:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000652:	4b10      	ldr	r3, [pc, #64]	; (8000694 <MX_I2S3_Init+0x54>)
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000658:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <MX_I2S3_Init+0x54>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800065e:	4b0d      	ldr	r3, [pc, #52]	; (8000694 <MX_I2S3_Init+0x54>)
 8000660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000664:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000666:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <MX_I2S3_Init+0x54>)
 8000668:	4a0c      	ldr	r2, [pc, #48]	; (800069c <MX_I2S3_Init+0x5c>)
 800066a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800066c:	4b09      	ldr	r3, [pc, #36]	; (8000694 <MX_I2S3_Init+0x54>)
 800066e:	2200      	movs	r2, #0
 8000670:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000672:	4b08      	ldr	r3, [pc, #32]	; (8000694 <MX_I2S3_Init+0x54>)
 8000674:	2200      	movs	r2, #0
 8000676:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_I2S3_Init+0x54>)
 800067a:	2200      	movs	r2, #0
 800067c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <MX_I2S3_Init+0x54>)
 8000680:	f002 fd02 	bl	8003088 <HAL_I2S_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800068a:	f000 f9fb 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000100 	.word	0x20000100
 8000698:	40003c00 	.word	0x40003c00
 800069c:	00017700 	.word	0x00017700

080006a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <MX_SPI1_Init+0x64>)
 80006a6:	4a18      	ldr	r2, [pc, #96]	; (8000708 <MX_SPI1_Init+0x68>)
 80006a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006aa:	4b16      	ldr	r3, [pc, #88]	; (8000704 <MX_SPI1_Init+0x64>)
 80006ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006b2:	4b14      	ldr	r3, [pc, #80]	; (8000704 <MX_SPI1_Init+0x64>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <MX_SPI1_Init+0x64>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006be:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_SPI1_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <MX_SPI1_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_SPI1_Init+0x64>)
 80006cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_SPI1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <MX_SPI1_Init+0x64>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_SPI1_Init+0x64>)
 80006ec:	220a      	movs	r2, #10
 80006ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	; (8000704 <MX_SPI1_Init+0x64>)
 80006f2:	f003 ff2d 	bl	8004550 <HAL_SPI_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006fc:	f000 f9c2 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000148 	.word	0x20000148
 8000708:	40013000 	.word	0x40013000

0800070c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000720:	463b      	mov	r3, r7
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000728:	4b1e      	ldr	r3, [pc, #120]	; (80007a4 <MX_TIM2_Init+0x98>)
 800072a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800072e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8000730:	4b1c      	ldr	r3, [pc, #112]	; (80007a4 <MX_TIM2_Init+0x98>)
 8000732:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000736:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000738:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <MX_TIM2_Init+0x98>)
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 800073e:	4b19      	ldr	r3, [pc, #100]	; (80007a4 <MX_TIM2_Init+0x98>)
 8000740:	f241 3287 	movw	r2, #4999	; 0x1387
 8000744:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_TIM2_Init+0x98>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800074c:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_TIM2_Init+0x98>)
 800074e:	2280      	movs	r2, #128	; 0x80
 8000750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000752:	4814      	ldr	r0, [pc, #80]	; (80007a4 <MX_TIM2_Init+0x98>)
 8000754:	f003 ff85 	bl	8004662 <HAL_TIM_Base_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800075e:	f000 f991 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	4619      	mov	r1, r3
 800076e:	480d      	ldr	r0, [pc, #52]	; (80007a4 <MX_TIM2_Init+0x98>)
 8000770:	f004 f93e 	bl	80049f0 <HAL_TIM_ConfigClockSource>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800077a:	f000 f983 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800077e:	2300      	movs	r3, #0
 8000780:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000786:	463b      	mov	r3, r7
 8000788:	4619      	mov	r1, r3
 800078a:	4806      	ldr	r0, [pc, #24]	; (80007a4 <MX_TIM2_Init+0x98>)
 800078c:	f004 fb5a 	bl	8004e44 <HAL_TIMEx_MasterConfigSynchronization>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000796:	f000 f975 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200001a0 	.word	0x200001a0

080007a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ae:	f107 0308 	add.w	r3, r7, #8
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007bc:	463b      	mov	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007c4:	4b1d      	ldr	r3, [pc, #116]	; (800083c <MX_TIM3_Init+0x94>)
 80007c6:	4a1e      	ldr	r2, [pc, #120]	; (8000840 <MX_TIM3_Init+0x98>)
 80007c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80007ca:	4b1c      	ldr	r3, [pc, #112]	; (800083c <MX_TIM3_Init+0x94>)
 80007cc:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80007d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	; (800083c <MX_TIM3_Init+0x94>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80007d8:	4b18      	ldr	r3, [pc, #96]	; (800083c <MX_TIM3_Init+0x94>)
 80007da:	f242 720f 	movw	r2, #9999	; 0x270f
 80007de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b16      	ldr	r3, [pc, #88]	; (800083c <MX_TIM3_Init+0x94>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <MX_TIM3_Init+0x94>)
 80007e8:	2280      	movs	r2, #128	; 0x80
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007ec:	4813      	ldr	r0, [pc, #76]	; (800083c <MX_TIM3_Init+0x94>)
 80007ee:	f003 ff38 	bl	8004662 <HAL_TIM_Base_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80007f8:	f000 f944 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000800:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	4619      	mov	r1, r3
 8000808:	480c      	ldr	r0, [pc, #48]	; (800083c <MX_TIM3_Init+0x94>)
 800080a:	f004 f8f1 	bl	80049f0 <HAL_TIM_ConfigClockSource>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000814:	f000 f936 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000818:	2300      	movs	r3, #0
 800081a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800081c:	2300      	movs	r3, #0
 800081e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000820:	463b      	mov	r3, r7
 8000822:	4619      	mov	r1, r3
 8000824:	4805      	ldr	r0, [pc, #20]	; (800083c <MX_TIM3_Init+0x94>)
 8000826:	f004 fb0d 	bl	8004e44 <HAL_TIMEx_MasterConfigSynchronization>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000830:	f000 f928 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	3718      	adds	r7, #24
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200001e8 	.word	0x200001e8
 8000840:	40000400 	.word	0x40000400

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08c      	sub	sp, #48	; 0x30
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	61bb      	str	r3, [r7, #24]
 800085e:	4b72      	ldr	r3, [pc, #456]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a71      	ldr	r2, [pc, #452]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 8000864:	f043 0310 	orr.w	r3, r3, #16
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b6f      	ldr	r3, [pc, #444]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0310 	and.w	r3, r3, #16
 8000872:	61bb      	str	r3, [r7, #24]
 8000874:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	4b6b      	ldr	r3, [pc, #428]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a6a      	ldr	r2, [pc, #424]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b68      	ldr	r3, [pc, #416]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0304 	and.w	r3, r3, #4
 800088e:	617b      	str	r3, [r7, #20]
 8000890:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
 8000896:	4b64      	ldr	r3, [pc, #400]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a63      	ldr	r2, [pc, #396]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 800089c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b61      	ldr	r3, [pc, #388]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	4b5d      	ldr	r3, [pc, #372]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a5c      	ldr	r2, [pc, #368]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b5a      	ldr	r3, [pc, #360]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	4b56      	ldr	r3, [pc, #344]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a55      	ldr	r2, [pc, #340]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b53      	ldr	r3, [pc, #332]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	4b4f      	ldr	r3, [pc, #316]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a4e      	ldr	r2, [pc, #312]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008f0:	f043 0308 	orr.w	r3, r3, #8
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b4c      	ldr	r3, [pc, #304]	; (8000a28 <MX_GPIO_Init+0x1e4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0308 	and.w	r3, r3, #8
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2108      	movs	r1, #8
 8000906:	4849      	ldr	r0, [pc, #292]	; (8000a2c <MX_GPIO_Init+0x1e8>)
 8000908:	f000 fe3c 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	2101      	movs	r1, #1
 8000910:	4847      	ldr	r0, [pc, #284]	; (8000a30 <MX_GPIO_Init+0x1ec>)
 8000912:	f000 fe37 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000916:	2200      	movs	r2, #0
 8000918:	f24f 0110 	movw	r1, #61456	; 0xf010
 800091c:	4845      	ldr	r0, [pc, #276]	; (8000a34 <MX_GPIO_Init+0x1f0>)
 800091e:	f000 fe31 	bl	8001584 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000922:	2308      	movs	r3, #8
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4619      	mov	r1, r3
 8000938:	483c      	ldr	r0, [pc, #240]	; (8000a2c <MX_GPIO_Init+0x1e8>)
 800093a:	f000 fc87 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800093e:	2301      	movs	r3, #1
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4836      	ldr	r0, [pc, #216]	; (8000a30 <MX_GPIO_Init+0x1ec>)
 8000956:	f000 fc79 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800095a:	2308      	movs	r3, #8
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800096a:	2305      	movs	r3, #5
 800096c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	482e      	ldr	r0, [pc, #184]	; (8000a30 <MX_GPIO_Init+0x1ec>)
 8000976:	f000 fc69 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800097a:	2301      	movs	r3, #1
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800097e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	482a      	ldr	r0, [pc, #168]	; (8000a38 <MX_GPIO_Init+0x1f4>)
 8000990:	f000 fc5c 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000994:	2304      	movs	r3, #4
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4825      	ldr	r0, [pc, #148]	; (8000a3c <MX_GPIO_Init+0x1f8>)
 80009a8:	f000 fc50 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009be:	2305      	movs	r3, #5
 80009c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	481c      	ldr	r0, [pc, #112]	; (8000a3c <MX_GPIO_Init+0x1f8>)
 80009ca:	f000 fc3f 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009ce:	f24f 0310 	movw	r3, #61456	; 0xf010
 80009d2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4813      	ldr	r0, [pc, #76]	; (8000a34 <MX_GPIO_Init+0x1f0>)
 80009e8:	f000 fc30 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ec:	2320      	movs	r3, #32
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	480d      	ldr	r0, [pc, #52]	; (8000a34 <MX_GPIO_Init+0x1f0>)
 8000a00:	f000 fc24 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a04:	2302      	movs	r3, #2
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a08:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	4804      	ldr	r0, [pc, #16]	; (8000a2c <MX_GPIO_Init+0x1e8>)
 8000a1a:	f000 fc17 	bl	800124c <HAL_GPIO_Init>

}
 8000a1e:	bf00      	nop
 8000a20:	3730      	adds	r7, #48	; 0x30
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	40020800 	.word	0x40020800
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	40020000 	.word	0x40020000
 8000a3c:	40020400 	.word	0x40020400

08000a40 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
    if (htim == &htim2) // 1000ms zamanlayc kesmesi
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a0b      	ldr	r2, [pc, #44]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d105      	bne.n	8000a5c <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
    	// HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			//Led yapmak iin alternatif kod
    	   HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000a50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000a56:	f000 fdae 	bl	80015b6 <HAL_GPIO_TogglePin>
    else if (htim == &htim3) // 500ms zamanlayc kesmesi
    {
    	// HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);         //Led yapmak iin alternatif kod
    	   HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
    }
}
 8000a5a:	e008      	b.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x2e>
    else if (htim == &htim3) // 500ms zamanlayc kesmesi
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a08      	ldr	r2, [pc, #32]	; (8000a80 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d104      	bne.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x2e>
    	   HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000a6a:	f000 fda4 	bl	80015b6 <HAL_GPIO_TogglePin>
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200001a0 	.word	0x200001a0
 8000a7c:	40020c00 	.word	0x40020c00
 8000a80:	200001e8 	.word	0x200001e8

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <Error_Handler+0x8>
	...

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_MspInit+0x4c>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ace:	2007      	movs	r0, #7
 8000ad0:	f000 fb7a 	bl	80011c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a19      	ldr	r2, [pc, #100]	; (8000b64 <HAL_I2C_MspInit+0x84>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12c      	bne.n	8000b5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a17      	ldr	r2, [pc, #92]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b1e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b30:	2304      	movs	r3, #4
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4619      	mov	r1, r3
 8000b3a:	480c      	ldr	r0, [pc, #48]	; (8000b6c <HAL_I2C_MspInit+0x8c>)
 8000b3c:	f000 fb86 	bl	800124c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <HAL_I2C_MspInit+0x88>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b5c:	bf00      	nop
 8000b5e:	3728      	adds	r7, #40	; 0x28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40005400 	.word	0x40005400
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020400 	.word	0x40020400

08000b70 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a31      	ldr	r2, [pc, #196]	; (8000c60 <HAL_I2S_MspInit+0xf0>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d15a      	bne.n	8000c56 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ba4:	23c0      	movs	r3, #192	; 0xc0
 8000ba6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 fb8d 	bl	80042d0 <HAL_RCCEx_PeriphCLKConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000bbc:	f7ff ff62 	bl	8000a84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc8:	4a26      	ldr	r2, [pc, #152]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bce:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd0:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be4:	4a1f      	ldr	r2, [pc, #124]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6313      	str	r3, [r2, #48]	; 0x30
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c00:	4a18      	ldr	r2, [pc, #96]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	6313      	str	r3, [r2, #48]	; 0x30
 8000c08:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_I2S_MspInit+0xf4>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c14:	2310      	movs	r3, #16
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c24:	2306      	movs	r3, #6
 8000c26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	480e      	ldr	r0, [pc, #56]	; (8000c68 <HAL_I2S_MspInit+0xf8>)
 8000c30:	f000 fb0c 	bl	800124c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c34:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c46:	2306      	movs	r3, #6
 8000c48:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4806      	ldr	r0, [pc, #24]	; (8000c6c <HAL_I2S_MspInit+0xfc>)
 8000c52:	f000 fafb 	bl	800124c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c56:	bf00      	nop
 8000c58:	3738      	adds	r7, #56	; 0x38
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40003c00 	.word	0x40003c00
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40020000 	.word	0x40020000
 8000c6c:	40020800 	.word	0x40020800

08000c70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a19      	ldr	r2, [pc, #100]	; (8000cf4 <HAL_SPI_MspInit+0x84>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d12b      	bne.n	8000cea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	4a17      	ldr	r2, [pc, #92]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a10      	ldr	r2, [pc, #64]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cca:	23e0      	movs	r3, #224	; 0xe0
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <HAL_SPI_MspInit+0x8c>)
 8000ce6:	f000 fab1 	bl	800124c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40013000 	.word	0x40013000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d10:	d116      	bne.n	8000d40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	4b1a      	ldr	r3, [pc, #104]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	4a19      	ldr	r2, [pc, #100]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6413      	str	r3, [r2, #64]	; 0x40
 8000d22:	4b17      	ldr	r3, [pc, #92]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2100      	movs	r1, #0
 8000d32:	201c      	movs	r0, #28
 8000d34:	f000 fa53 	bl	80011de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d38:	201c      	movs	r0, #28
 8000d3a:	f000 fa6c 	bl	8001216 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d3e:	e01a      	b.n	8000d76 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0f      	ldr	r2, [pc, #60]	; (8000d84 <HAL_TIM_Base_MspInit+0x84>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d115      	bne.n	8000d76 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d52:	4a0b      	ldr	r2, [pc, #44]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d54:	f043 0302 	orr.w	r3, r3, #2
 8000d58:	6413      	str	r3, [r2, #64]	; 0x40
 8000d5a:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <HAL_TIM_Base_MspInit+0x80>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2100      	movs	r1, #0
 8000d6a:	201d      	movs	r0, #29
 8000d6c:	f000 fa37 	bl	80011de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d70:	201d      	movs	r0, #29
 8000d72:	f000 fa50 	bl	8001216 <HAL_NVIC_EnableIRQ>
}
 8000d76:	bf00      	nop
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40023800 	.word	0x40023800
 8000d84:	40000400 	.word	0x40000400

08000d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d8c:	e7fe      	b.n	8000d8c <NMI_Handler+0x4>

08000d8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d92:	e7fe      	b.n	8000d92 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd4:	f000 f8e4 	bl	8000fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <TIM2_IRQHandler+0x10>)
 8000de2:	f003 fcfd 	bl	80047e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200001a0 	.word	0x200001a0

08000df0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000df4:	4802      	ldr	r0, [pc, #8]	; (8000e00 <TIM3_IRQHandler+0x10>)
 8000df6:	f003 fcf3 	bl	80047e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200001e8 	.word	0x200001e8

08000e04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e08:	4802      	ldr	r0, [pc, #8]	; (8000e14 <OTG_FS_IRQHandler+0x10>)
 8000e0a:	f000 fe59 	bl	8001ac0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000614 	.word	0x20000614

08000e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e20:	4a14      	ldr	r2, [pc, #80]	; (8000e74 <_sbrk+0x5c>)
 8000e22:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <_sbrk+0x60>)
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e2c:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <_sbrk+0x64>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d102      	bne.n	8000e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <_sbrk+0x64>)
 8000e36:	4a12      	ldr	r2, [pc, #72]	; (8000e80 <_sbrk+0x68>)
 8000e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <_sbrk+0x64>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d207      	bcs.n	8000e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e48:	f007 fb68 	bl	800851c <__errno>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	220c      	movs	r2, #12
 8000e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295
 8000e56:	e009      	b.n	8000e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <_sbrk+0x64>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e5e:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <_sbrk+0x64>)
 8000e68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3718      	adds	r7, #24
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20020000 	.word	0x20020000
 8000e78:	00000400 	.word	0x00000400
 8000e7c:	20000230 	.word	0x20000230
 8000e80:	20000928 	.word	0x20000928

08000e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <SystemInit+0x20>)
 8000e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e8e:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <SystemInit+0x20>)
 8000e90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ea8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ee0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eac:	480d      	ldr	r0, [pc, #52]	; (8000ee4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000eae:	490e      	ldr	r1, [pc, #56]	; (8000ee8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000eb0:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb4:	e002      	b.n	8000ebc <LoopCopyDataInit>

08000eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eba:	3304      	adds	r3, #4

08000ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec0:	d3f9      	bcc.n	8000eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ec2:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ec4:	4c0b      	ldr	r4, [pc, #44]	; (8000ef4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec8:	e001      	b.n	8000ece <LoopFillZerobss>

08000eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ecc:	3204      	adds	r2, #4

08000ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed0:	d3fb      	bcc.n	8000eca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ed2:	f7ff ffd7 	bl	8000e84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ed6:	f007 fb27 	bl	8008528 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eda:	f7ff faf7 	bl	80004cc <main>
  bx  lr    
 8000ede:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ee0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000eec:	080087e0 	.word	0x080087e0
  ldr r2, =_sbss
 8000ef0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000ef4:	20000928 	.word	0x20000928

08000ef8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef8:	e7fe      	b.n	8000ef8 <ADC_IRQHandler>
	...

08000efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f00:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <HAL_Init+0x40>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a0d      	ldr	r2, [pc, #52]	; (8000f3c <HAL_Init+0x40>)
 8000f06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f0c:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <HAL_Init+0x40>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a0a      	ldr	r2, [pc, #40]	; (8000f3c <HAL_Init+0x40>)
 8000f12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f18:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <HAL_Init+0x40>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	; (8000f3c <HAL_Init+0x40>)
 8000f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 f94f 	bl	80011c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f808 	bl	8000f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f30:	f7ff fdae 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40023c00 	.word	0x40023c00

08000f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_InitTick+0x54>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <HAL_InitTick+0x58>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	4619      	mov	r1, r3
 8000f52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f967 	bl	8001232 <HAL_SYSTICK_Config>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e00e      	b.n	8000f8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b0f      	cmp	r3, #15
 8000f72:	d80a      	bhi.n	8000f8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f74:	2200      	movs	r2, #0
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7c:	f000 f92f 	bl	80011de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f80:	4a06      	ldr	r2, [pc, #24]	; (8000f9c <HAL_InitTick+0x5c>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	e000      	b.n	8000f8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000000 	.word	0x20000000
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_IncTick+0x20>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <HAL_IncTick+0x24>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	4a04      	ldr	r2, [pc, #16]	; (8000fc4 <HAL_IncTick+0x24>)
 8000fb2:	6013      	str	r3, [r2, #0]
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000234 	.word	0x20000234

08000fc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return uwTick;
 8000fcc:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <HAL_GetTick+0x14>)
 8000fce:	681b      	ldr	r3, [r3, #0]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	20000234 	.word	0x20000234

08000fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe8:	f7ff ffee 	bl	8000fc8 <HAL_GetTick>
 8000fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff8:	d005      	beq.n	8001006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <HAL_Delay+0x44>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4413      	add	r3, r2
 8001004:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001006:	bf00      	nop
 8001008:	f7ff ffde 	bl	8000fc8 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	429a      	cmp	r2, r3
 8001016:	d8f7      	bhi.n	8001008 <HAL_Delay+0x28>
  {
  }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000008 	.word	0x20000008

08001028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4b0c      	ldr	r3, [pc, #48]	; (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001050:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105a:	4a04      	ldr	r2, [pc, #16]	; (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001074:	4b04      	ldr	r3, [pc, #16]	; (8001088 <__NVIC_GetPriorityGrouping+0x18>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	f003 0307 	and.w	r3, r3, #7
}
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db0b      	blt.n	80010b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	f003 021f 	and.w	r2, r3, #31
 80010a4:	4907      	ldr	r1, [pc, #28]	; (80010c4 <__NVIC_EnableIRQ+0x38>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	2001      	movs	r0, #1
 80010ae:	fa00 f202 	lsl.w	r2, r0, r2
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000e100 	.word	0xe000e100

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	; (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	; (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3b01      	subs	r3, #1
 8001190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001194:	d301      	bcc.n	800119a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001196:	2301      	movs	r3, #1
 8001198:	e00f      	b.n	80011ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119a:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <SysTick_Config+0x40>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a2:	210f      	movs	r1, #15
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f7ff ff8e 	bl	80010c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <SysTick_Config+0x40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b2:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <SysTick_Config+0x40>)
 80011b4:	2207      	movs	r2, #7
 80011b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010

080011c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff29 	bl	8001028 <__NVIC_SetPriorityGrouping>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011de:	b580      	push	{r7, lr}
 80011e0:	b086      	sub	sp, #24
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
 80011ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011f0:	f7ff ff3e 	bl	8001070 <__NVIC_GetPriorityGrouping>
 80011f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	6978      	ldr	r0, [r7, #20]
 80011fc:	f7ff ff8e 	bl	800111c <NVIC_EncodePriority>
 8001200:	4602      	mov	r2, r0
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff5d 	bl	80010c8 <__NVIC_SetPriority>
}
 800120e:	bf00      	nop
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff31 	bl	800108c <__NVIC_EnableIRQ>
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ffa2 	bl	8001184 <SysTick_Config>
 8001240:	4603      	mov	r3, r0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	; 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
 8001266:	e16b      	b.n	8001540 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001268:	2201      	movs	r2, #1
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	429a      	cmp	r2, r3
 8001282:	f040 815a 	bne.w	800153a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	2b01      	cmp	r3, #1
 8001290:	d005      	beq.n	800129e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800129a:	2b02      	cmp	r3, #2
 800129c:	d130      	bne.n	8001300 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	2203      	movs	r2, #3
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	68da      	ldr	r2, [r3, #12]
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012d4:	2201      	movs	r2, #1
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	091b      	lsrs	r3, r3, #4
 80012ea:	f003 0201 	and.w	r2, r3, #1
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	2b03      	cmp	r3, #3
 800130a:	d017      	beq.n	800133c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2203      	movs	r2, #3
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	689a      	ldr	r2, [r3, #8]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 0303 	and.w	r3, r3, #3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d123      	bne.n	8001390 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	08da      	lsrs	r2, r3, #3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3208      	adds	r2, #8
 8001350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	220f      	movs	r2, #15
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	691a      	ldr	r2, [r3, #16]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	08da      	lsrs	r2, r3, #3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3208      	adds	r2, #8
 800138a:	69b9      	ldr	r1, [r7, #24]
 800138c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	2203      	movs	r2, #3
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0203 	and.w	r2, r3, #3
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 80b4 	beq.w	800153a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	4b60      	ldr	r3, [pc, #384]	; (8001558 <HAL_GPIO_Init+0x30c>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	4a5f      	ldr	r2, [pc, #380]	; (8001558 <HAL_GPIO_Init+0x30c>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	6453      	str	r3, [r2, #68]	; 0x44
 80013e2:	4b5d      	ldr	r3, [pc, #372]	; (8001558 <HAL_GPIO_Init+0x30c>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ee:	4a5b      	ldr	r2, [pc, #364]	; (800155c <HAL_GPIO_Init+0x310>)
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	089b      	lsrs	r3, r3, #2
 80013f4:	3302      	adds	r3, #2
 80013f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	f003 0303 	and.w	r3, r3, #3
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	220f      	movs	r2, #15
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	4013      	ands	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a52      	ldr	r2, [pc, #328]	; (8001560 <HAL_GPIO_Init+0x314>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d02b      	beq.n	8001472 <HAL_GPIO_Init+0x226>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a51      	ldr	r2, [pc, #324]	; (8001564 <HAL_GPIO_Init+0x318>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d025      	beq.n	800146e <HAL_GPIO_Init+0x222>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a50      	ldr	r2, [pc, #320]	; (8001568 <HAL_GPIO_Init+0x31c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d01f      	beq.n	800146a <HAL_GPIO_Init+0x21e>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4f      	ldr	r2, [pc, #316]	; (800156c <HAL_GPIO_Init+0x320>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d019      	beq.n	8001466 <HAL_GPIO_Init+0x21a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a4e      	ldr	r2, [pc, #312]	; (8001570 <HAL_GPIO_Init+0x324>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d013      	beq.n	8001462 <HAL_GPIO_Init+0x216>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a4d      	ldr	r2, [pc, #308]	; (8001574 <HAL_GPIO_Init+0x328>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d00d      	beq.n	800145e <HAL_GPIO_Init+0x212>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a4c      	ldr	r2, [pc, #304]	; (8001578 <HAL_GPIO_Init+0x32c>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d007      	beq.n	800145a <HAL_GPIO_Init+0x20e>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a4b      	ldr	r2, [pc, #300]	; (800157c <HAL_GPIO_Init+0x330>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_GPIO_Init+0x20a>
 8001452:	2307      	movs	r3, #7
 8001454:	e00e      	b.n	8001474 <HAL_GPIO_Init+0x228>
 8001456:	2308      	movs	r3, #8
 8001458:	e00c      	b.n	8001474 <HAL_GPIO_Init+0x228>
 800145a:	2306      	movs	r3, #6
 800145c:	e00a      	b.n	8001474 <HAL_GPIO_Init+0x228>
 800145e:	2305      	movs	r3, #5
 8001460:	e008      	b.n	8001474 <HAL_GPIO_Init+0x228>
 8001462:	2304      	movs	r3, #4
 8001464:	e006      	b.n	8001474 <HAL_GPIO_Init+0x228>
 8001466:	2303      	movs	r3, #3
 8001468:	e004      	b.n	8001474 <HAL_GPIO_Init+0x228>
 800146a:	2302      	movs	r3, #2
 800146c:	e002      	b.n	8001474 <HAL_GPIO_Init+0x228>
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_GPIO_Init+0x228>
 8001472:	2300      	movs	r3, #0
 8001474:	69fa      	ldr	r2, [r7, #28]
 8001476:	f002 0203 	and.w	r2, r2, #3
 800147a:	0092      	lsls	r2, r2, #2
 800147c:	4093      	lsls	r3, r2
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001484:	4935      	ldr	r1, [pc, #212]	; (800155c <HAL_GPIO_Init+0x310>)
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3302      	adds	r3, #2
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001492:	4b3b      	ldr	r3, [pc, #236]	; (8001580 <HAL_GPIO_Init+0x334>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014b6:	4a32      	ldr	r2, [pc, #200]	; (8001580 <HAL_GPIO_Init+0x334>)
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014bc:	4b30      	ldr	r3, [pc, #192]	; (8001580 <HAL_GPIO_Init+0x334>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014e0:	4a27      	ldr	r2, [pc, #156]	; (8001580 <HAL_GPIO_Init+0x334>)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014e6:	4b26      	ldr	r3, [pc, #152]	; (8001580 <HAL_GPIO_Init+0x334>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	43db      	mvns	r3, r3
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	4013      	ands	r3, r2
 80014f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4313      	orrs	r3, r2
 8001508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800150a:	4a1d      	ldr	r2, [pc, #116]	; (8001580 <HAL_GPIO_Init+0x334>)
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <HAL_GPIO_Init+0x334>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	43db      	mvns	r3, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	4313      	orrs	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001534:	4a12      	ldr	r2, [pc, #72]	; (8001580 <HAL_GPIO_Init+0x334>)
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3301      	adds	r3, #1
 800153e:	61fb      	str	r3, [r7, #28]
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	2b0f      	cmp	r3, #15
 8001544:	f67f ae90 	bls.w	8001268 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	3724      	adds	r7, #36	; 0x24
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	40013800 	.word	0x40013800
 8001560:	40020000 	.word	0x40020000
 8001564:	40020400 	.word	0x40020400
 8001568:	40020800 	.word	0x40020800
 800156c:	40020c00 	.word	0x40020c00
 8001570:	40021000 	.word	0x40021000
 8001574:	40021400 	.word	0x40021400
 8001578:	40021800 	.word	0x40021800
 800157c:	40021c00 	.word	0x40021c00
 8001580:	40013c00 	.word	0x40013c00

08001584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
 8001590:	4613      	mov	r3, r2
 8001592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001594:	787b      	ldrb	r3, [r7, #1]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800159a:	887a      	ldrh	r2, [r7, #2]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015a0:	e003      	b.n	80015aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015a2:	887b      	ldrh	r3, [r7, #2]
 80015a4:	041a      	lsls	r2, r3, #16
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	619a      	str	r2, [r3, #24]
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b085      	sub	sp, #20
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
 80015be:	460b      	mov	r3, r1
 80015c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	695b      	ldr	r3, [r3, #20]
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015c8:	887a      	ldrh	r2, [r7, #2]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	4013      	ands	r3, r2
 80015ce:	041a      	lsls	r2, r3, #16
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	43d9      	mvns	r1, r3
 80015d4:	887b      	ldrh	r3, [r7, #2]
 80015d6:	400b      	ands	r3, r1
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	619a      	str	r2, [r3, #24]
}
 80015de:	bf00      	nop
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80015ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ec:	b08f      	sub	sp, #60	; 0x3c
 80015ee:	af0a      	add	r7, sp, #40	; 0x28
 80015f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e054      	b.n	80016a6 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d106      	bne.n	800161c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f006 fcd6 	bl	8007fc8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2203      	movs	r2, #3
 8001620:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f003 fd04 	bl	8005048 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	603b      	str	r3, [r7, #0]
 8001646:	687e      	ldr	r6, [r7, #4]
 8001648:	466d      	mov	r5, sp
 800164a:	f106 0410 	add.w	r4, r6, #16
 800164e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001656:	e894 0003 	ldmia.w	r4, {r0, r1}
 800165a:	e885 0003 	stmia.w	r5, {r0, r1}
 800165e:	1d33      	adds	r3, r6, #4
 8001660:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001662:	6838      	ldr	r0, [r7, #0]
 8001664:	f003 fc7e 	bl	8004f64 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2101      	movs	r1, #1
 800166e:	4618      	mov	r0, r3
 8001670:	f003 fcfb 	bl	800506a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	687e      	ldr	r6, [r7, #4]
 800167c:	466d      	mov	r5, sp
 800167e:	f106 0410 	add.w	r4, r6, #16
 8001682:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001686:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800168a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800168e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001692:	1d33      	adds	r3, r6, #4
 8001694:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001696:	6838      	ldr	r0, [r7, #0]
 8001698:	f003 fe84 	bl	80053a4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016ae <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80016ae:	b590      	push	{r4, r7, lr}
 80016b0:	b089      	sub	sp, #36	; 0x24
 80016b2:	af04      	add	r7, sp, #16
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	4608      	mov	r0, r1
 80016b8:	4611      	mov	r1, r2
 80016ba:	461a      	mov	r2, r3
 80016bc:	4603      	mov	r3, r0
 80016be:	70fb      	strb	r3, [r7, #3]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70bb      	strb	r3, [r7, #2]
 80016c4:	4613      	mov	r3, r2
 80016c6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d101      	bne.n	80016d6 <HAL_HCD_HC_Init+0x28>
 80016d2:	2302      	movs	r3, #2
 80016d4:	e076      	b.n	80017c4 <HAL_HCD_HC_Init+0x116>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80016de:	78fb      	ldrb	r3, [r7, #3]
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	212c      	movs	r1, #44	; 0x2c
 80016e4:	fb01 f303 	mul.w	r3, r1, r3
 80016e8:	4413      	add	r3, r2
 80016ea:	333d      	adds	r3, #61	; 0x3d
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	212c      	movs	r1, #44	; 0x2c
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	3338      	adds	r3, #56	; 0x38
 80016fe:	787a      	ldrb	r2, [r7, #1]
 8001700:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	212c      	movs	r1, #44	; 0x2c
 8001708:	fb01 f303 	mul.w	r3, r1, r3
 800170c:	4413      	add	r3, r2
 800170e:	3340      	adds	r3, #64	; 0x40
 8001710:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001712:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001714:	78fb      	ldrb	r3, [r7, #3]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	212c      	movs	r1, #44	; 0x2c
 800171a:	fb01 f303 	mul.w	r3, r1, r3
 800171e:	4413      	add	r3, r2
 8001720:	3339      	adds	r3, #57	; 0x39
 8001722:	78fa      	ldrb	r2, [r7, #3]
 8001724:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	212c      	movs	r1, #44	; 0x2c
 800172c:	fb01 f303 	mul.w	r3, r1, r3
 8001730:	4413      	add	r3, r2
 8001732:	333f      	adds	r3, #63	; 0x3f
 8001734:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001738:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	78ba      	ldrb	r2, [r7, #2]
 800173e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001742:	b2d0      	uxtb	r0, r2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	212c      	movs	r1, #44	; 0x2c
 8001748:	fb01 f303 	mul.w	r3, r1, r3
 800174c:	4413      	add	r3, r2
 800174e:	333a      	adds	r3, #58	; 0x3a
 8001750:	4602      	mov	r2, r0
 8001752:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001754:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001758:	2b00      	cmp	r3, #0
 800175a:	da09      	bge.n	8001770 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800175c:	78fb      	ldrb	r3, [r7, #3]
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	212c      	movs	r1, #44	; 0x2c
 8001762:	fb01 f303 	mul.w	r3, r1, r3
 8001766:	4413      	add	r3, r2
 8001768:	333b      	adds	r3, #59	; 0x3b
 800176a:	2201      	movs	r2, #1
 800176c:	701a      	strb	r2, [r3, #0]
 800176e:	e008      	b.n	8001782 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001770:	78fb      	ldrb	r3, [r7, #3]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	212c      	movs	r1, #44	; 0x2c
 8001776:	fb01 f303 	mul.w	r3, r1, r3
 800177a:	4413      	add	r3, r2
 800177c:	333b      	adds	r3, #59	; 0x3b
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	212c      	movs	r1, #44	; 0x2c
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	4413      	add	r3, r2
 800178e:	333c      	adds	r3, #60	; 0x3c
 8001790:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001794:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6818      	ldr	r0, [r3, #0]
 800179a:	787c      	ldrb	r4, [r7, #1]
 800179c:	78ba      	ldrb	r2, [r7, #2]
 800179e:	78f9      	ldrb	r1, [r7, #3]
 80017a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	4623      	mov	r3, r4
 80017b2:	f003 ff7d 	bl	80056b0 <USB_HC_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd90      	pop	{r4, r7, pc}

080017cc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <HAL_HCD_HC_Halt+0x1e>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e00f      	b.n	800180a <HAL_HCD_HC_Halt+0x3e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	78fa      	ldrb	r2, [r7, #3]
 80017f8:	4611      	mov	r1, r2
 80017fa:	4618      	mov	r0, r3
 80017fc:	f004 f9cd 	bl	8005b9a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001808:	7bfb      	ldrb	r3, [r7, #15]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	4608      	mov	r0, r1
 800181e:	4611      	mov	r1, r2
 8001820:	461a      	mov	r2, r3
 8001822:	4603      	mov	r3, r0
 8001824:	70fb      	strb	r3, [r7, #3]
 8001826:	460b      	mov	r3, r1
 8001828:	70bb      	strb	r3, [r7, #2]
 800182a:	4613      	mov	r3, r2
 800182c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800182e:	78fb      	ldrb	r3, [r7, #3]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	212c      	movs	r1, #44	; 0x2c
 8001834:	fb01 f303 	mul.w	r3, r1, r3
 8001838:	4413      	add	r3, r2
 800183a:	333b      	adds	r3, #59	; 0x3b
 800183c:	78ba      	ldrb	r2, [r7, #2]
 800183e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001840:	78fb      	ldrb	r3, [r7, #3]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	212c      	movs	r1, #44	; 0x2c
 8001846:	fb01 f303 	mul.w	r3, r1, r3
 800184a:	4413      	add	r3, r2
 800184c:	333f      	adds	r3, #63	; 0x3f
 800184e:	787a      	ldrb	r2, [r7, #1]
 8001850:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001852:	7c3b      	ldrb	r3, [r7, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d112      	bne.n	800187e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	212c      	movs	r1, #44	; 0x2c
 800185e:	fb01 f303 	mul.w	r3, r1, r3
 8001862:	4413      	add	r3, r2
 8001864:	3342      	adds	r3, #66	; 0x42
 8001866:	2203      	movs	r2, #3
 8001868:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	212c      	movs	r1, #44	; 0x2c
 8001870:	fb01 f303 	mul.w	r3, r1, r3
 8001874:	4413      	add	r3, r2
 8001876:	333d      	adds	r3, #61	; 0x3d
 8001878:	7f3a      	ldrb	r2, [r7, #28]
 800187a:	701a      	strb	r2, [r3, #0]
 800187c:	e008      	b.n	8001890 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800187e:	78fb      	ldrb	r3, [r7, #3]
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	212c      	movs	r1, #44	; 0x2c
 8001884:	fb01 f303 	mul.w	r3, r1, r3
 8001888:	4413      	add	r3, r2
 800188a:	3342      	adds	r3, #66	; 0x42
 800188c:	2202      	movs	r2, #2
 800188e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001890:	787b      	ldrb	r3, [r7, #1]
 8001892:	2b03      	cmp	r3, #3
 8001894:	f200 80c6 	bhi.w	8001a24 <HAL_HCD_HC_SubmitRequest+0x210>
 8001898:	a201      	add	r2, pc, #4	; (adr r2, 80018a0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800189a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189e:	bf00      	nop
 80018a0:	080018b1 	.word	0x080018b1
 80018a4:	08001a11 	.word	0x08001a11
 80018a8:	08001915 	.word	0x08001915
 80018ac:	08001993 	.word	0x08001993
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80018b0:	7c3b      	ldrb	r3, [r7, #16]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	f040 80b8 	bne.w	8001a28 <HAL_HCD_HC_SubmitRequest+0x214>
 80018b8:	78bb      	ldrb	r3, [r7, #2]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f040 80b4 	bne.w	8001a28 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80018c0:	8b3b      	ldrh	r3, [r7, #24]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d108      	bne.n	80018d8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	212c      	movs	r1, #44	; 0x2c
 80018cc:	fb01 f303 	mul.w	r3, r1, r3
 80018d0:	4413      	add	r3, r2
 80018d2:	3355      	adds	r3, #85	; 0x55
 80018d4:	2201      	movs	r2, #1
 80018d6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80018d8:	78fb      	ldrb	r3, [r7, #3]
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	212c      	movs	r1, #44	; 0x2c
 80018de:	fb01 f303 	mul.w	r3, r1, r3
 80018e2:	4413      	add	r3, r2
 80018e4:	3355      	adds	r3, #85	; 0x55
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018ec:	78fb      	ldrb	r3, [r7, #3]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	212c      	movs	r1, #44	; 0x2c
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	4413      	add	r3, r2
 80018f8:	3342      	adds	r3, #66	; 0x42
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80018fe:	e093      	b.n	8001a28 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	212c      	movs	r1, #44	; 0x2c
 8001906:	fb01 f303 	mul.w	r3, r1, r3
 800190a:	4413      	add	r3, r2
 800190c:	3342      	adds	r3, #66	; 0x42
 800190e:	2202      	movs	r2, #2
 8001910:	701a      	strb	r2, [r3, #0]
      break;
 8001912:	e089      	b.n	8001a28 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001914:	78bb      	ldrb	r3, [r7, #2]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d11d      	bne.n	8001956 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800191a:	78fb      	ldrb	r3, [r7, #3]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	212c      	movs	r1, #44	; 0x2c
 8001920:	fb01 f303 	mul.w	r3, r1, r3
 8001924:	4413      	add	r3, r2
 8001926:	3355      	adds	r3, #85	; 0x55
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d109      	bne.n	8001942 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800192e:	78fb      	ldrb	r3, [r7, #3]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	212c      	movs	r1, #44	; 0x2c
 8001934:	fb01 f303 	mul.w	r3, r1, r3
 8001938:	4413      	add	r3, r2
 800193a:	3342      	adds	r3, #66	; 0x42
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001940:	e073      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001942:	78fb      	ldrb	r3, [r7, #3]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	212c      	movs	r1, #44	; 0x2c
 8001948:	fb01 f303 	mul.w	r3, r1, r3
 800194c:	4413      	add	r3, r2
 800194e:	3342      	adds	r3, #66	; 0x42
 8001950:	2202      	movs	r2, #2
 8001952:	701a      	strb	r2, [r3, #0]
      break;
 8001954:	e069      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001956:	78fb      	ldrb	r3, [r7, #3]
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	212c      	movs	r1, #44	; 0x2c
 800195c:	fb01 f303 	mul.w	r3, r1, r3
 8001960:	4413      	add	r3, r2
 8001962:	3354      	adds	r3, #84	; 0x54
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800196a:	78fb      	ldrb	r3, [r7, #3]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	212c      	movs	r1, #44	; 0x2c
 8001970:	fb01 f303 	mul.w	r3, r1, r3
 8001974:	4413      	add	r3, r2
 8001976:	3342      	adds	r3, #66	; 0x42
 8001978:	2200      	movs	r2, #0
 800197a:	701a      	strb	r2, [r3, #0]
      break;
 800197c:	e055      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	212c      	movs	r1, #44	; 0x2c
 8001984:	fb01 f303 	mul.w	r3, r1, r3
 8001988:	4413      	add	r3, r2
 800198a:	3342      	adds	r3, #66	; 0x42
 800198c:	2202      	movs	r2, #2
 800198e:	701a      	strb	r2, [r3, #0]
      break;
 8001990:	e04b      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001992:	78bb      	ldrb	r3, [r7, #2]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d11d      	bne.n	80019d4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001998:	78fb      	ldrb	r3, [r7, #3]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	212c      	movs	r1, #44	; 0x2c
 800199e:	fb01 f303 	mul.w	r3, r1, r3
 80019a2:	4413      	add	r3, r2
 80019a4:	3355      	adds	r3, #85	; 0x55
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d109      	bne.n	80019c0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	212c      	movs	r1, #44	; 0x2c
 80019b2:	fb01 f303 	mul.w	r3, r1, r3
 80019b6:	4413      	add	r3, r2
 80019b8:	3342      	adds	r3, #66	; 0x42
 80019ba:	2200      	movs	r2, #0
 80019bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80019be:	e034      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	212c      	movs	r1, #44	; 0x2c
 80019c6:	fb01 f303 	mul.w	r3, r1, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	3342      	adds	r3, #66	; 0x42
 80019ce:	2202      	movs	r2, #2
 80019d0:	701a      	strb	r2, [r3, #0]
      break;
 80019d2:	e02a      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019d4:	78fb      	ldrb	r3, [r7, #3]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	212c      	movs	r1, #44	; 0x2c
 80019da:	fb01 f303 	mul.w	r3, r1, r3
 80019de:	4413      	add	r3, r2
 80019e0:	3354      	adds	r3, #84	; 0x54
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d109      	bne.n	80019fc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019e8:	78fb      	ldrb	r3, [r7, #3]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	212c      	movs	r1, #44	; 0x2c
 80019ee:	fb01 f303 	mul.w	r3, r1, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	3342      	adds	r3, #66	; 0x42
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
      break;
 80019fa:	e016      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	212c      	movs	r1, #44	; 0x2c
 8001a02:	fb01 f303 	mul.w	r3, r1, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	3342      	adds	r3, #66	; 0x42
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	701a      	strb	r2, [r3, #0]
      break;
 8001a0e:	e00c      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a10:	78fb      	ldrb	r3, [r7, #3]
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	212c      	movs	r1, #44	; 0x2c
 8001a16:	fb01 f303 	mul.w	r3, r1, r3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	3342      	adds	r3, #66	; 0x42
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]
      break;
 8001a22:	e002      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001a24:	bf00      	nop
 8001a26:	e000      	b.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001a28:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	212c      	movs	r1, #44	; 0x2c
 8001a30:	fb01 f303 	mul.w	r3, r1, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	3344      	adds	r3, #68	; 0x44
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a3c:	78fb      	ldrb	r3, [r7, #3]
 8001a3e:	8b3a      	ldrh	r2, [r7, #24]
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	202c      	movs	r0, #44	; 0x2c
 8001a44:	fb00 f303 	mul.w	r3, r0, r3
 8001a48:	440b      	add	r3, r1
 8001a4a:	334c      	adds	r3, #76	; 0x4c
 8001a4c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001a4e:	78fb      	ldrb	r3, [r7, #3]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	212c      	movs	r1, #44	; 0x2c
 8001a54:	fb01 f303 	mul.w	r3, r1, r3
 8001a58:	4413      	add	r3, r2
 8001a5a:	3360      	adds	r3, #96	; 0x60
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001a60:	78fb      	ldrb	r3, [r7, #3]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	212c      	movs	r1, #44	; 0x2c
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	3350      	adds	r3, #80	; 0x50
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	212c      	movs	r1, #44	; 0x2c
 8001a78:	fb01 f303 	mul.w	r3, r1, r3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	3339      	adds	r3, #57	; 0x39
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a84:	78fb      	ldrb	r3, [r7, #3]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	212c      	movs	r1, #44	; 0x2c
 8001a8a:	fb01 f303 	mul.w	r3, r1, r3
 8001a8e:	4413      	add	r3, r2
 8001a90:	3361      	adds	r3, #97	; 0x61
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	78fb      	ldrb	r3, [r7, #3]
 8001a9c:	222c      	movs	r2, #44	; 0x2c
 8001a9e:	fb02 f303 	mul.w	r3, r2, r3
 8001aa2:	3338      	adds	r3, #56	; 0x38
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	18d1      	adds	r1, r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	461a      	mov	r2, r3
 8001ab0:	f003 ff20 	bl	80058f4 <USB_HC_StartXfer>
 8001ab4:	4603      	mov	r3, r0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop

08001ac0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f003 fc21 	bl	800531e <USB_GetMode>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	f040 80f6 	bne.w	8001cd0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 fc05 	bl	80052f8 <USB_ReadInterrupts>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 80ec 	beq.w	8001cce <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f003 fbfc 	bl	80052f8 <USB_ReadInterrupts>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b0a:	d104      	bne.n	8001b16 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001b14:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 fbec 	bl	80052f8 <USB_ReadInterrupts>
 8001b20:	4603      	mov	r3, r0
 8001b22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b2a:	d104      	bne.n	8001b36 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001b34:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f003 fbdc 	bl	80052f8 <USB_ReadInterrupts>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b46:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001b4a:	d104      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001b54:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 fbcc 	bl	80052f8 <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d103      	bne.n	8001b72 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 fbbe 	bl	80052f8 <USB_ReadInterrupts>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b86:	d11c      	bne.n	8001bc2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001b90:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d10f      	bne.n	8001bc2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ba2:	2110      	movs	r1, #16
 8001ba4:	6938      	ldr	r0, [r7, #16]
 8001ba6:	f003 faad 	bl	8005104 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001baa:	6938      	ldr	r0, [r7, #16]
 8001bac:	f003 fade 	bl	800516c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 fcb4 	bl	8005524 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f006 fa81 	bl	80080c4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 fb96 	bl	80052f8 <USB_ReadInterrupts>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bd2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bd6:	d102      	bne.n	8001bde <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f001 f89e 	bl	8002d1a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f003 fb88 	bl	80052f8 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	2b08      	cmp	r3, #8
 8001bf0:	d106      	bne.n	8001c00 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f006 fa4a 	bl	800808c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f003 fb77 	bl	80052f8 <USB_ReadInterrupts>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2b10      	cmp	r3, #16
 8001c12:	d101      	bne.n	8001c18 <HAL_HCD_IRQHandler+0x158>
 8001c14:	2301      	movs	r3, #1
 8001c16:	e000      	b.n	8001c1a <HAL_HCD_IRQHandler+0x15a>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d012      	beq.n	8001c44 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	699a      	ldr	r2, [r3, #24]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0210 	bic.w	r2, r2, #16
 8001c2c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 ffa1 	bl	8002b76 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699a      	ldr	r2, [r3, #24]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0210 	orr.w	r2, r2, #16
 8001c42:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f003 fb55 	bl	80052f8 <USB_ReadInterrupts>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c58:	d13a      	bne.n	8001cd0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f003 ff8a 	bl	8005b78 <USB_HC_ReadInterrupt>
 8001c64:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	e025      	b.n	8001cb8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	fa22 f303 	lsr.w	r3, r2, r3
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d018      	beq.n	8001cb2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	015a      	lsls	r2, r3, #5
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4413      	add	r3, r2
 8001c88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c96:	d106      	bne.n	8001ca6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f8ab 	bl	8001dfa <HCD_HC_IN_IRQHandler>
 8001ca4:	e005      	b.n	8001cb2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	4619      	mov	r1, r3
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 fbf9 	bl	80024a4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	617b      	str	r3, [r7, #20]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d3d4      	bcc.n	8001c6c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cca:	615a      	str	r2, [r3, #20]
 8001ccc:	e000      	b.n	8001cd0 <HAL_HCD_IRQHandler+0x210>
      return;
 8001cce:	bf00      	nop
    }
  }
}
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_HCD_Start+0x16>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e013      	b.n	8001d14 <HAL_HCD_Start+0x3e>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 fc76 	bl	80055ec <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f003 f98e 	bl	8005026 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_HCD_Stop+0x16>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e00d      	b.n	8001d4e <HAL_HCD_Stop+0x32>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f004 f864 	bl	8005e0c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f003 fc18 	bl	8005598 <USB_ResetPort>
 8001d68:	4603      	mov	r3, r0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	212c      	movs	r1, #44	; 0x2c
 8001d84:	fb01 f303 	mul.w	r3, r1, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	3360      	adds	r3, #96	; 0x60
 8001d8c:	781b      	ldrb	r3, [r3, #0]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
 8001da2:	460b      	mov	r3, r1
 8001da4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001da6:	78fb      	ldrb	r3, [r7, #3]
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	212c      	movs	r1, #44	; 0x2c
 8001dac:	fb01 f303 	mul.w	r3, r1, r3
 8001db0:	4413      	add	r3, r2
 8001db2:	3350      	adds	r3, #80	; 0x50
 8001db4:	681b      	ldr	r3, [r3, #0]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f003 fc5c 	bl	800568c <USB_GetCurrentFrame>
 8001dd4:	4603      	mov	r3, r0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f003 fc37 	bl	800565e <USB_GetHostSpeed>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
 8001e02:	460b      	mov	r3, r1
 8001e04:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	015a      	lsls	r2, r3, #5
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d11a      	bne.n	8001e60 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	015a      	lsls	r2, r3, #5
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4413      	add	r3, r2
 8001e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e36:	461a      	mov	r2, r3
 8001e38:	2304      	movs	r3, #4
 8001e3a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	212c      	movs	r1, #44	; 0x2c
 8001e42:	fb01 f303 	mul.w	r3, r1, r3
 8001e46:	4413      	add	r3, r2
 8001e48:	3361      	adds	r3, #97	; 0x61
 8001e4a:	2206      	movs	r2, #6
 8001e4c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	4611      	mov	r1, r2
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f003 fe9e 	bl	8005b9a <USB_HC_Halt>
 8001e5e:	e0af      	b.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	015a      	lsls	r2, r3, #5
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4413      	add	r3, r2
 8001e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e76:	d11b      	bne.n	8001eb0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	015a      	lsls	r2, r3, #5
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4413      	add	r3, r2
 8001e80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e84:	461a      	mov	r2, r3
 8001e86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	212c      	movs	r1, #44	; 0x2c
 8001e92:	fb01 f303 	mul.w	r3, r1, r3
 8001e96:	4413      	add	r3, r2
 8001e98:	3361      	adds	r3, #97	; 0x61
 8001e9a:	2207      	movs	r2, #7
 8001e9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f003 fe76 	bl	8005b9a <USB_HC_Halt>
 8001eae:	e087      	b.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	015a      	lsls	r2, r3, #5
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f003 0320 	and.w	r3, r3, #32
 8001ec2:	2b20      	cmp	r3, #32
 8001ec4:	d109      	bne.n	8001eda <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	015a      	lsls	r2, r3, #5
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4413      	add	r3, r2
 8001ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	2320      	movs	r3, #32
 8001ed6:	6093      	str	r3, [r2, #8]
 8001ed8:	e072      	b.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	015a      	lsls	r2, r3, #5
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d11a      	bne.n	8001f26 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	015a      	lsls	r2, r3, #5
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efc:	461a      	mov	r2, r3
 8001efe:	2308      	movs	r3, #8
 8001f00:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	212c      	movs	r1, #44	; 0x2c
 8001f08:	fb01 f303 	mul.w	r3, r1, r3
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3361      	adds	r3, #97	; 0x61
 8001f10:	2205      	movs	r2, #5
 8001f12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f003 fe3b 	bl	8005b9a <USB_HC_Halt>
 8001f24:	e04c      	b.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	015a      	lsls	r2, r3, #5
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f3c:	d11b      	bne.n	8001f76 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	015a      	lsls	r2, r3, #5
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4413      	add	r3, r2
 8001f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f50:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	212c      	movs	r1, #44	; 0x2c
 8001f58:	fb01 f303 	mul.w	r3, r1, r3
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3361      	adds	r3, #97	; 0x61
 8001f60:	2208      	movs	r2, #8
 8001f62:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f003 fe13 	bl	8005b9a <USB_HC_Halt>
 8001f74:	e024      	b.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	015a      	lsls	r2, r3, #5
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f88:	2b80      	cmp	r3, #128	; 0x80
 8001f8a:	d119      	bne.n	8001fc0 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	015a      	lsls	r2, r3, #5
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	4413      	add	r3, r2
 8001f94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f98:	461a      	mov	r2, r3
 8001f9a:	2380      	movs	r3, #128	; 0x80
 8001f9c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	212c      	movs	r1, #44	; 0x2c
 8001fa4:	fb01 f303 	mul.w	r3, r1, r3
 8001fa8:	4413      	add	r3, r2
 8001faa:	3361      	adds	r3, #97	; 0x61
 8001fac:	2206      	movs	r2, #6
 8001fae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	4611      	mov	r1, r2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f003 fded 	bl	8005b9a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fd6:	d112      	bne.n	8001ffe <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f003 fdd9 	bl	8005b9a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	015a      	lsls	r2, r3, #5
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	4413      	add	r3, r2
 8001ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ffa:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001ffc:	e24e      	b.n	800249c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	015a      	lsls	r2, r3, #5
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4413      	add	r3, r2
 8002006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b01      	cmp	r3, #1
 8002012:	f040 80df 	bne.w	80021d4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d019      	beq.n	8002052 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	212c      	movs	r1, #44	; 0x2c
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	3348      	adds	r3, #72	; 0x48
 800202c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	0159      	lsls	r1, r3, #5
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	440b      	add	r3, r1
 8002036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002040:	1ad2      	subs	r2, r2, r3
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	202c      	movs	r0, #44	; 0x2c
 8002048:	fb00 f303 	mul.w	r3, r0, r3
 800204c:	440b      	add	r3, r1
 800204e:	3350      	adds	r3, #80	; 0x50
 8002050:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	212c      	movs	r1, #44	; 0x2c
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	4413      	add	r3, r2
 800205e:	3361      	adds	r3, #97	; 0x61
 8002060:	2201      	movs	r2, #1
 8002062:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	212c      	movs	r1, #44	; 0x2c
 800206a:	fb01 f303 	mul.w	r3, r1, r3
 800206e:	4413      	add	r3, r2
 8002070:	335c      	adds	r3, #92	; 0x5c
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	015a      	lsls	r2, r3, #5
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	4413      	add	r3, r2
 800207e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002082:	461a      	mov	r2, r3
 8002084:	2301      	movs	r3, #1
 8002086:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	212c      	movs	r1, #44	; 0x2c
 800208e:	fb01 f303 	mul.w	r3, r1, r3
 8002092:	4413      	add	r3, r2
 8002094:	333f      	adds	r3, #63	; 0x3f
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d009      	beq.n	80020b0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	212c      	movs	r1, #44	; 0x2c
 80020a2:	fb01 f303 	mul.w	r3, r1, r3
 80020a6:	4413      	add	r3, r2
 80020a8:	333f      	adds	r3, #63	; 0x3f
 80020aa:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d111      	bne.n	80020d4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f003 fd6d 	bl	8005b9a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	015a      	lsls	r2, r3, #5
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4413      	add	r3, r2
 80020c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020cc:	461a      	mov	r2, r3
 80020ce:	2310      	movs	r3, #16
 80020d0:	6093      	str	r3, [r2, #8]
 80020d2:	e03a      	b.n	800214a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	212c      	movs	r1, #44	; 0x2c
 80020da:	fb01 f303 	mul.w	r3, r1, r3
 80020de:	4413      	add	r3, r2
 80020e0:	333f      	adds	r3, #63	; 0x3f
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d009      	beq.n	80020fc <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	212c      	movs	r1, #44	; 0x2c
 80020ee:	fb01 f303 	mul.w	r3, r1, r3
 80020f2:	4413      	add	r3, r2
 80020f4:	333f      	adds	r3, #63	; 0x3f
 80020f6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d126      	bne.n	800214a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	015a      	lsls	r2, r3, #5
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	4413      	add	r3, r2
 8002104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	0151      	lsls	r1, r2, #5
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	440a      	add	r2, r1
 8002112:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002116:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800211a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	212c      	movs	r1, #44	; 0x2c
 8002122:	fb01 f303 	mul.w	r3, r1, r3
 8002126:	4413      	add	r3, r2
 8002128:	3360      	adds	r3, #96	; 0x60
 800212a:	2201      	movs	r2, #1
 800212c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	b2d9      	uxtb	r1, r3
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	202c      	movs	r0, #44	; 0x2c
 8002138:	fb00 f303 	mul.w	r3, r0, r3
 800213c:	4413      	add	r3, r2
 800213e:	3360      	adds	r3, #96	; 0x60
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	461a      	mov	r2, r3
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f005 ffcb 	bl	80080e0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d12b      	bne.n	80021aa <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	212c      	movs	r1, #44	; 0x2c
 8002158:	fb01 f303 	mul.w	r3, r1, r3
 800215c:	4413      	add	r3, r2
 800215e:	3348      	adds	r3, #72	; 0x48
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	202c      	movs	r0, #44	; 0x2c
 8002168:	fb00 f202 	mul.w	r2, r0, r2
 800216c:	440a      	add	r2, r1
 800216e:	3240      	adds	r2, #64	; 0x40
 8002170:	8812      	ldrh	r2, [r2, #0]
 8002172:	fbb3 f3f2 	udiv	r3, r3, r2
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 818e 	beq.w	800249c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	212c      	movs	r1, #44	; 0x2c
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	4413      	add	r3, r2
 800218c:	3354      	adds	r3, #84	; 0x54
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	f083 0301 	eor.w	r3, r3, #1
 8002194:	b2d8      	uxtb	r0, r3
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	212c      	movs	r1, #44	; 0x2c
 800219c:	fb01 f303 	mul.w	r3, r1, r3
 80021a0:	4413      	add	r3, r2
 80021a2:	3354      	adds	r3, #84	; 0x54
 80021a4:	4602      	mov	r2, r0
 80021a6:	701a      	strb	r2, [r3, #0]
}
 80021a8:	e178      	b.n	800249c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	212c      	movs	r1, #44	; 0x2c
 80021b0:	fb01 f303 	mul.w	r3, r1, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	3354      	adds	r3, #84	; 0x54
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	f083 0301 	eor.w	r3, r3, #1
 80021be:	b2d8      	uxtb	r0, r3
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	212c      	movs	r1, #44	; 0x2c
 80021c6:	fb01 f303 	mul.w	r3, r1, r3
 80021ca:	4413      	add	r3, r2
 80021cc:	3354      	adds	r3, #84	; 0x54
 80021ce:	4602      	mov	r2, r0
 80021d0:	701a      	strb	r2, [r3, #0]
}
 80021d2:	e163      	b.n	800249c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	f040 80f6 	bne.w	80023d8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	212c      	movs	r1, #44	; 0x2c
 80021f2:	fb01 f303 	mul.w	r3, r1, r3
 80021f6:	4413      	add	r3, r2
 80021f8:	3361      	adds	r3, #97	; 0x61
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d109      	bne.n	8002214 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	212c      	movs	r1, #44	; 0x2c
 8002206:	fb01 f303 	mul.w	r3, r1, r3
 800220a:	4413      	add	r3, r2
 800220c:	3360      	adds	r3, #96	; 0x60
 800220e:	2201      	movs	r2, #1
 8002210:	701a      	strb	r2, [r3, #0]
 8002212:	e0c9      	b.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	212c      	movs	r1, #44	; 0x2c
 800221a:	fb01 f303 	mul.w	r3, r1, r3
 800221e:	4413      	add	r3, r2
 8002220:	3361      	adds	r3, #97	; 0x61
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b05      	cmp	r3, #5
 8002226:	d109      	bne.n	800223c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	212c      	movs	r1, #44	; 0x2c
 800222e:	fb01 f303 	mul.w	r3, r1, r3
 8002232:	4413      	add	r3, r2
 8002234:	3360      	adds	r3, #96	; 0x60
 8002236:	2205      	movs	r2, #5
 8002238:	701a      	strb	r2, [r3, #0]
 800223a:	e0b5      	b.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	212c      	movs	r1, #44	; 0x2c
 8002242:	fb01 f303 	mul.w	r3, r1, r3
 8002246:	4413      	add	r3, r2
 8002248:	3361      	adds	r3, #97	; 0x61
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b06      	cmp	r3, #6
 800224e:	d009      	beq.n	8002264 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	212c      	movs	r1, #44	; 0x2c
 8002256:	fb01 f303 	mul.w	r3, r1, r3
 800225a:	4413      	add	r3, r2
 800225c:	3361      	adds	r3, #97	; 0x61
 800225e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002260:	2b08      	cmp	r3, #8
 8002262:	d150      	bne.n	8002306 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	212c      	movs	r1, #44	; 0x2c
 800226a:	fb01 f303 	mul.w	r3, r1, r3
 800226e:	4413      	add	r3, r2
 8002270:	335c      	adds	r3, #92	; 0x5c
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	202c      	movs	r0, #44	; 0x2c
 800227c:	fb00 f303 	mul.w	r3, r0, r3
 8002280:	440b      	add	r3, r1
 8002282:	335c      	adds	r3, #92	; 0x5c
 8002284:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	212c      	movs	r1, #44	; 0x2c
 800228c:	fb01 f303 	mul.w	r3, r1, r3
 8002290:	4413      	add	r3, r2
 8002292:	335c      	adds	r3, #92	; 0x5c
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d912      	bls.n	80022c0 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	212c      	movs	r1, #44	; 0x2c
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	335c      	adds	r3, #92	; 0x5c
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	212c      	movs	r1, #44	; 0x2c
 80022b2:	fb01 f303 	mul.w	r3, r1, r3
 80022b6:	4413      	add	r3, r2
 80022b8:	3360      	adds	r3, #96	; 0x60
 80022ba:	2204      	movs	r2, #4
 80022bc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80022be:	e073      	b.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	212c      	movs	r1, #44	; 0x2c
 80022c6:	fb01 f303 	mul.w	r3, r1, r3
 80022ca:	4413      	add	r3, r2
 80022cc:	3360      	adds	r3, #96	; 0x60
 80022ce:	2202      	movs	r2, #2
 80022d0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	015a      	lsls	r2, r3, #5
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4413      	add	r3, r2
 80022da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022e8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022f0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	015a      	lsls	r2, r3, #5
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4413      	add	r3, r2
 80022fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022fe:	461a      	mov	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002304:	e050      	b.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	212c      	movs	r1, #44	; 0x2c
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	3361      	adds	r3, #97	; 0x61
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b03      	cmp	r3, #3
 8002318:	d122      	bne.n	8002360 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	212c      	movs	r1, #44	; 0x2c
 8002320:	fb01 f303 	mul.w	r3, r1, r3
 8002324:	4413      	add	r3, r2
 8002326:	3360      	adds	r3, #96	; 0x60
 8002328:	2202      	movs	r2, #2
 800232a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	015a      	lsls	r2, r3, #5
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	4413      	add	r3, r2
 8002334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002342:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800234a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	015a      	lsls	r2, r3, #5
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	4413      	add	r3, r2
 8002354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002358:	461a      	mov	r2, r3
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e023      	b.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	212c      	movs	r1, #44	; 0x2c
 8002366:	fb01 f303 	mul.w	r3, r1, r3
 800236a:	4413      	add	r3, r2
 800236c:	3361      	adds	r3, #97	; 0x61
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b07      	cmp	r3, #7
 8002372:	d119      	bne.n	80023a8 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	212c      	movs	r1, #44	; 0x2c
 800237a:	fb01 f303 	mul.w	r3, r1, r3
 800237e:	4413      	add	r3, r2
 8002380:	335c      	adds	r3, #92	; 0x5c
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	202c      	movs	r0, #44	; 0x2c
 800238c:	fb00 f303 	mul.w	r3, r0, r3
 8002390:	440b      	add	r3, r1
 8002392:	335c      	adds	r3, #92	; 0x5c
 8002394:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	212c      	movs	r1, #44	; 0x2c
 800239c:	fb01 f303 	mul.w	r3, r1, r3
 80023a0:	4413      	add	r3, r2
 80023a2:	3360      	adds	r3, #96	; 0x60
 80023a4:	2204      	movs	r2, #4
 80023a6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	015a      	lsls	r2, r3, #5
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4413      	add	r3, r2
 80023b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b4:	461a      	mov	r2, r3
 80023b6:	2302      	movs	r3, #2
 80023b8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	b2d9      	uxtb	r1, r3
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	202c      	movs	r0, #44	; 0x2c
 80023c4:	fb00 f303 	mul.w	r3, r0, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	3360      	adds	r3, #96	; 0x60
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f005 fe85 	bl	80080e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80023d6:	e061      	b.n	800249c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	2b10      	cmp	r3, #16
 80023ec:	d156      	bne.n	800249c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	212c      	movs	r1, #44	; 0x2c
 80023f4:	fb01 f303 	mul.w	r3, r1, r3
 80023f8:	4413      	add	r3, r2
 80023fa:	333f      	adds	r3, #63	; 0x3f
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d111      	bne.n	8002426 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	212c      	movs	r1, #44	; 0x2c
 8002408:	fb01 f303 	mul.w	r3, r1, r3
 800240c:	4413      	add	r3, r2
 800240e:	335c      	adds	r3, #92	; 0x5c
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f003 fbbb 	bl	8005b9a <USB_HC_Halt>
 8002424:	e031      	b.n	800248a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	212c      	movs	r1, #44	; 0x2c
 800242c:	fb01 f303 	mul.w	r3, r1, r3
 8002430:	4413      	add	r3, r2
 8002432:	333f      	adds	r3, #63	; 0x3f
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	212c      	movs	r1, #44	; 0x2c
 8002440:	fb01 f303 	mul.w	r3, r1, r3
 8002444:	4413      	add	r3, r2
 8002446:	333f      	adds	r3, #63	; 0x3f
 8002448:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800244a:	2b02      	cmp	r3, #2
 800244c:	d11d      	bne.n	800248a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	212c      	movs	r1, #44	; 0x2c
 8002454:	fb01 f303 	mul.w	r3, r1, r3
 8002458:	4413      	add	r3, r2
 800245a:	335c      	adds	r3, #92	; 0x5c
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d110      	bne.n	800248a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	212c      	movs	r1, #44	; 0x2c
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	3361      	adds	r3, #97	; 0x61
 8002476:	2203      	movs	r2, #3
 8002478:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	4611      	mov	r1, r2
 8002484:	4618      	mov	r0, r3
 8002486:	f003 fb88 	bl	8005b9a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	015a      	lsls	r2, r3, #5
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	4413      	add	r3, r2
 8002492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002496:	461a      	mov	r2, r3
 8002498:	2310      	movs	r3, #16
 800249a:	6093      	str	r3, [r2, #8]
}
 800249c:	bf00      	nop
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	015a      	lsls	r2, r3, #5
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	4413      	add	r3, r2
 80024c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d11a      	bne.n	800250a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	015a      	lsls	r2, r3, #5
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	4413      	add	r3, r2
 80024dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e0:	461a      	mov	r2, r3
 80024e2:	2304      	movs	r3, #4
 80024e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	212c      	movs	r1, #44	; 0x2c
 80024ec:	fb01 f303 	mul.w	r3, r1, r3
 80024f0:	4413      	add	r3, r2
 80024f2:	3361      	adds	r3, #97	; 0x61
 80024f4:	2206      	movs	r2, #6
 80024f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f003 fb49 	bl	8005b9a <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002508:	e331      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	015a      	lsls	r2, r3, #5
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	4413      	add	r3, r2
 8002512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0320 	and.w	r3, r3, #32
 800251c:	2b20      	cmp	r3, #32
 800251e:	d12e      	bne.n	800257e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	015a      	lsls	r2, r3, #5
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	4413      	add	r3, r2
 8002528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800252c:	461a      	mov	r2, r3
 800252e:	2320      	movs	r3, #32
 8002530:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	212c      	movs	r1, #44	; 0x2c
 8002538:	fb01 f303 	mul.w	r3, r1, r3
 800253c:	4413      	add	r3, r2
 800253e:	333d      	adds	r3, #61	; 0x3d
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b01      	cmp	r3, #1
 8002544:	f040 8313 	bne.w	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	212c      	movs	r1, #44	; 0x2c
 800254e:	fb01 f303 	mul.w	r3, r1, r3
 8002552:	4413      	add	r3, r2
 8002554:	333d      	adds	r3, #61	; 0x3d
 8002556:	2200      	movs	r2, #0
 8002558:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	212c      	movs	r1, #44	; 0x2c
 8002560:	fb01 f303 	mul.w	r3, r1, r3
 8002564:	4413      	add	r3, r2
 8002566:	3360      	adds	r3, #96	; 0x60
 8002568:	2202      	movs	r2, #2
 800256a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f003 fb0f 	bl	8005b9a <USB_HC_Halt>
}
 800257c:	e2f7      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	015a      	lsls	r2, r3, #5
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	4413      	add	r3, r2
 8002586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002594:	d112      	bne.n	80025bc <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	015a      	lsls	r2, r3, #5
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	4413      	add	r3, r2
 800259e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a2:	461a      	mov	r2, r3
 80025a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025a8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	697a      	ldr	r2, [r7, #20]
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f003 faf0 	bl	8005b9a <USB_HC_Halt>
}
 80025ba:	e2d8      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	015a      	lsls	r2, r3, #5
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	4413      	add	r3, r2
 80025c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d140      	bne.n	8002654 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	212c      	movs	r1, #44	; 0x2c
 80025d8:	fb01 f303 	mul.w	r3, r1, r3
 80025dc:	4413      	add	r3, r2
 80025de:	335c      	adds	r3, #92	; 0x5c
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f6:	2b40      	cmp	r3, #64	; 0x40
 80025f8:	d111      	bne.n	800261e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	212c      	movs	r1, #44	; 0x2c
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	4413      	add	r3, r2
 8002606:	333d      	adds	r3, #61	; 0x3d
 8002608:	2201      	movs	r2, #1
 800260a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	015a      	lsls	r2, r3, #5
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	4413      	add	r3, r2
 8002614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002618:	461a      	mov	r2, r3
 800261a:	2340      	movs	r3, #64	; 0x40
 800261c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	015a      	lsls	r2, r3, #5
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	4413      	add	r3, r2
 8002626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262a:	461a      	mov	r2, r3
 800262c:	2301      	movs	r3, #1
 800262e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	212c      	movs	r1, #44	; 0x2c
 8002636:	fb01 f303 	mul.w	r3, r1, r3
 800263a:	4413      	add	r3, r2
 800263c:	3361      	adds	r3, #97	; 0x61
 800263e:	2201      	movs	r2, #1
 8002640:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	4611      	mov	r1, r2
 800264c:	4618      	mov	r0, r3
 800264e:	f003 faa4 	bl	8005b9a <USB_HC_Halt>
}
 8002652:	e28c      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	4413      	add	r3, r2
 800265c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002666:	2b40      	cmp	r3, #64	; 0x40
 8002668:	d12c      	bne.n	80026c4 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	212c      	movs	r1, #44	; 0x2c
 8002670:	fb01 f303 	mul.w	r3, r1, r3
 8002674:	4413      	add	r3, r2
 8002676:	3361      	adds	r3, #97	; 0x61
 8002678:	2204      	movs	r2, #4
 800267a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	212c      	movs	r1, #44	; 0x2c
 8002682:	fb01 f303 	mul.w	r3, r1, r3
 8002686:	4413      	add	r3, r2
 8002688:	333d      	adds	r3, #61	; 0x3d
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	212c      	movs	r1, #44	; 0x2c
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	4413      	add	r3, r2
 800269a:	335c      	adds	r3, #92	; 0x5c
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	4611      	mov	r1, r2
 80026aa:	4618      	mov	r0, r3
 80026ac:	f003 fa75 	bl	8005b9a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	015a      	lsls	r2, r3, #5
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	4413      	add	r3, r2
 80026b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026bc:	461a      	mov	r2, r3
 80026be:	2340      	movs	r3, #64	; 0x40
 80026c0:	6093      	str	r3, [r2, #8]
}
 80026c2:	e254      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d11a      	bne.n	8002710 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	015a      	lsls	r2, r3, #5
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4413      	add	r3, r2
 80026e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e6:	461a      	mov	r2, r3
 80026e8:	2308      	movs	r3, #8
 80026ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	212c      	movs	r1, #44	; 0x2c
 80026f2:	fb01 f303 	mul.w	r3, r1, r3
 80026f6:	4413      	add	r3, r2
 80026f8:	3361      	adds	r3, #97	; 0x61
 80026fa:	2205      	movs	r2, #5
 80026fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f003 fa46 	bl	8005b9a <USB_HC_Halt>
}
 800270e:	e22e      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	015a      	lsls	r2, r3, #5
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	4413      	add	r3, r2
 8002718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 0310 	and.w	r3, r3, #16
 8002722:	2b10      	cmp	r3, #16
 8002724:	d140      	bne.n	80027a8 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	212c      	movs	r1, #44	; 0x2c
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	4413      	add	r3, r2
 8002732:	335c      	adds	r3, #92	; 0x5c
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	212c      	movs	r1, #44	; 0x2c
 800273e:	fb01 f303 	mul.w	r3, r1, r3
 8002742:	4413      	add	r3, r2
 8002744:	3361      	adds	r3, #97	; 0x61
 8002746:	2203      	movs	r2, #3
 8002748:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	212c      	movs	r1, #44	; 0x2c
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	4413      	add	r3, r2
 8002756:	333d      	adds	r3, #61	; 0x3d
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d112      	bne.n	8002784 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	212c      	movs	r1, #44	; 0x2c
 8002764:	fb01 f303 	mul.w	r3, r1, r3
 8002768:	4413      	add	r3, r2
 800276a:	333c      	adds	r3, #60	; 0x3c
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d108      	bne.n	8002784 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	212c      	movs	r1, #44	; 0x2c
 8002778:	fb01 f303 	mul.w	r3, r1, r3
 800277c:	4413      	add	r3, r2
 800277e:	333d      	adds	r3, #61	; 0x3d
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	4611      	mov	r1, r2
 800278e:	4618      	mov	r0, r3
 8002790:	f003 fa03 	bl	8005b9a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	4413      	add	r3, r2
 800279c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a0:	461a      	mov	r2, r3
 80027a2:	2310      	movs	r3, #16
 80027a4:	6093      	str	r3, [r2, #8]
}
 80027a6:	e1e2      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	015a      	lsls	r2, r3, #5
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	4413      	add	r3, r2
 80027b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ba:	2b80      	cmp	r3, #128	; 0x80
 80027bc:	d164      	bne.n	8002888 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d111      	bne.n	80027ea <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	212c      	movs	r1, #44	; 0x2c
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	4413      	add	r3, r2
 80027d2:	3361      	adds	r3, #97	; 0x61
 80027d4:	2206      	movs	r2, #6
 80027d6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 f9d9 	bl	8005b9a <USB_HC_Halt>
 80027e8:	e044      	b.n	8002874 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	212c      	movs	r1, #44	; 0x2c
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	4413      	add	r3, r2
 80027f6:	335c      	adds	r3, #92	; 0x5c
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	202c      	movs	r0, #44	; 0x2c
 8002802:	fb00 f303 	mul.w	r3, r0, r3
 8002806:	440b      	add	r3, r1
 8002808:	335c      	adds	r3, #92	; 0x5c
 800280a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	212c      	movs	r1, #44	; 0x2c
 8002812:	fb01 f303 	mul.w	r3, r1, r3
 8002816:	4413      	add	r3, r2
 8002818:	335c      	adds	r3, #92	; 0x5c
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b02      	cmp	r3, #2
 800281e:	d920      	bls.n	8002862 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	212c      	movs	r1, #44	; 0x2c
 8002826:	fb01 f303 	mul.w	r3, r1, r3
 800282a:	4413      	add	r3, r2
 800282c:	335c      	adds	r3, #92	; 0x5c
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	212c      	movs	r1, #44	; 0x2c
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	3360      	adds	r3, #96	; 0x60
 8002840:	2204      	movs	r2, #4
 8002842:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	b2d9      	uxtb	r1, r3
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	202c      	movs	r0, #44	; 0x2c
 800284e:	fb00 f303 	mul.w	r3, r0, r3
 8002852:	4413      	add	r3, r2
 8002854:	3360      	adds	r3, #96	; 0x60
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f005 fc40 	bl	80080e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002860:	e008      	b.n	8002874 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	212c      	movs	r1, #44	; 0x2c
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	3360      	adds	r3, #96	; 0x60
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002880:	461a      	mov	r2, r3
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	6093      	str	r3, [r2, #8]
}
 8002886:	e172      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	4413      	add	r3, r2
 8002890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800289a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800289e:	d11b      	bne.n	80028d8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	212c      	movs	r1, #44	; 0x2c
 80028a6:	fb01 f303 	mul.w	r3, r1, r3
 80028aa:	4413      	add	r3, r2
 80028ac:	3361      	adds	r3, #97	; 0x61
 80028ae:	2208      	movs	r2, #8
 80028b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	4611      	mov	r1, r2
 80028bc:	4618      	mov	r0, r3
 80028be:	f003 f96c 	bl	8005b9a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	015a      	lsls	r2, r3, #5
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	4413      	add	r3, r2
 80028ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ce:	461a      	mov	r2, r3
 80028d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028d4:	6093      	str	r3, [r2, #8]
}
 80028d6:	e14a      	b.n	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	015a      	lsls	r2, r3, #5
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	4413      	add	r3, r2
 80028e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	f040 813f 	bne.w	8002b6e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	212c      	movs	r1, #44	; 0x2c
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	4413      	add	r3, r2
 80028fc:	3361      	adds	r3, #97	; 0x61
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d17d      	bne.n	8002a00 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	212c      	movs	r1, #44	; 0x2c
 800290a:	fb01 f303 	mul.w	r3, r1, r3
 800290e:	4413      	add	r3, r2
 8002910:	3360      	adds	r3, #96	; 0x60
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	212c      	movs	r1, #44	; 0x2c
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	333f      	adds	r3, #63	; 0x3f
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b02      	cmp	r3, #2
 8002928:	d00a      	beq.n	8002940 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	212c      	movs	r1, #44	; 0x2c
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	4413      	add	r3, r2
 8002936:	333f      	adds	r3, #63	; 0x3f
 8002938:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800293a:	2b03      	cmp	r3, #3
 800293c:	f040 8100 	bne.w	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d113      	bne.n	8002970 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	212c      	movs	r1, #44	; 0x2c
 800294e:	fb01 f303 	mul.w	r3, r1, r3
 8002952:	4413      	add	r3, r2
 8002954:	3355      	adds	r3, #85	; 0x55
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	f083 0301 	eor.w	r3, r3, #1
 800295c:	b2d8      	uxtb	r0, r3
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	212c      	movs	r1, #44	; 0x2c
 8002964:	fb01 f303 	mul.w	r3, r1, r3
 8002968:	4413      	add	r3, r2
 800296a:	3355      	adds	r3, #85	; 0x55
 800296c:	4602      	mov	r2, r0
 800296e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	2b01      	cmp	r3, #1
 8002976:	f040 80e3 	bne.w	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	212c      	movs	r1, #44	; 0x2c
 8002980:	fb01 f303 	mul.w	r3, r1, r3
 8002984:	4413      	add	r3, r2
 8002986:	334c      	adds	r3, #76	; 0x4c
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80d8 	beq.w	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	212c      	movs	r1, #44	; 0x2c
 8002996:	fb01 f303 	mul.w	r3, r1, r3
 800299a:	4413      	add	r3, r2
 800299c:	334c      	adds	r3, #76	; 0x4c
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	202c      	movs	r0, #44	; 0x2c
 80029a6:	fb00 f202 	mul.w	r2, r0, r2
 80029aa:	440a      	add	r2, r1
 80029ac:	3240      	adds	r2, #64	; 0x40
 80029ae:	8812      	ldrh	r2, [r2, #0]
 80029b0:	4413      	add	r3, r2
 80029b2:	3b01      	subs	r3, #1
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	202c      	movs	r0, #44	; 0x2c
 80029ba:	fb00 f202 	mul.w	r2, r0, r2
 80029be:	440a      	add	r2, r1
 80029c0:	3240      	adds	r2, #64	; 0x40
 80029c2:	8812      	ldrh	r2, [r2, #0]
 80029c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 80b5 	beq.w	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	212c      	movs	r1, #44	; 0x2c
 80029dc:	fb01 f303 	mul.w	r3, r1, r3
 80029e0:	4413      	add	r3, r2
 80029e2:	3355      	adds	r3, #85	; 0x55
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	f083 0301 	eor.w	r3, r3, #1
 80029ea:	b2d8      	uxtb	r0, r3
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	212c      	movs	r1, #44	; 0x2c
 80029f2:	fb01 f303 	mul.w	r3, r1, r3
 80029f6:	4413      	add	r3, r2
 80029f8:	3355      	adds	r3, #85	; 0x55
 80029fa:	4602      	mov	r2, r0
 80029fc:	701a      	strb	r2, [r3, #0]
 80029fe:	e09f      	b.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	212c      	movs	r1, #44	; 0x2c
 8002a06:	fb01 f303 	mul.w	r3, r1, r3
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3361      	adds	r3, #97	; 0x61
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d109      	bne.n	8002a28 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	212c      	movs	r1, #44	; 0x2c
 8002a1a:	fb01 f303 	mul.w	r3, r1, r3
 8002a1e:	4413      	add	r3, r2
 8002a20:	3360      	adds	r3, #96	; 0x60
 8002a22:	2202      	movs	r2, #2
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	e08b      	b.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	212c      	movs	r1, #44	; 0x2c
 8002a2e:	fb01 f303 	mul.w	r3, r1, r3
 8002a32:	4413      	add	r3, r2
 8002a34:	3361      	adds	r3, #97	; 0x61
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d109      	bne.n	8002a50 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	212c      	movs	r1, #44	; 0x2c
 8002a42:	fb01 f303 	mul.w	r3, r1, r3
 8002a46:	4413      	add	r3, r2
 8002a48:	3360      	adds	r3, #96	; 0x60
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	701a      	strb	r2, [r3, #0]
 8002a4e:	e077      	b.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	212c      	movs	r1, #44	; 0x2c
 8002a56:	fb01 f303 	mul.w	r3, r1, r3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3361      	adds	r3, #97	; 0x61
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b05      	cmp	r3, #5
 8002a62:	d109      	bne.n	8002a78 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	212c      	movs	r1, #44	; 0x2c
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	4413      	add	r3, r2
 8002a70:	3360      	adds	r3, #96	; 0x60
 8002a72:	2205      	movs	r2, #5
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	e063      	b.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	212c      	movs	r1, #44	; 0x2c
 8002a7e:	fb01 f303 	mul.w	r3, r1, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	3361      	adds	r3, #97	; 0x61
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b06      	cmp	r3, #6
 8002a8a:	d009      	beq.n	8002aa0 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	212c      	movs	r1, #44	; 0x2c
 8002a92:	fb01 f303 	mul.w	r3, r1, r3
 8002a96:	4413      	add	r3, r2
 8002a98:	3361      	adds	r3, #97	; 0x61
 8002a9a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d14f      	bne.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	212c      	movs	r1, #44	; 0x2c
 8002aa6:	fb01 f303 	mul.w	r3, r1, r3
 8002aaa:	4413      	add	r3, r2
 8002aac:	335c      	adds	r3, #92	; 0x5c
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	1c5a      	adds	r2, r3, #1
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	202c      	movs	r0, #44	; 0x2c
 8002ab8:	fb00 f303 	mul.w	r3, r0, r3
 8002abc:	440b      	add	r3, r1
 8002abe:	335c      	adds	r3, #92	; 0x5c
 8002ac0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	212c      	movs	r1, #44	; 0x2c
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	4413      	add	r3, r2
 8002ace:	335c      	adds	r3, #92	; 0x5c
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d912      	bls.n	8002afc <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	212c      	movs	r1, #44	; 0x2c
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	335c      	adds	r3, #92	; 0x5c
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	212c      	movs	r1, #44	; 0x2c
 8002aee:	fb01 f303 	mul.w	r3, r1, r3
 8002af2:	4413      	add	r3, r2
 8002af4:	3360      	adds	r3, #96	; 0x60
 8002af6:	2204      	movs	r2, #4
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e021      	b.n	8002b40 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	212c      	movs	r1, #44	; 0x2c
 8002b02:	fb01 f303 	mul.w	r3, r1, r3
 8002b06:	4413      	add	r3, r2
 8002b08:	3360      	adds	r3, #96	; 0x60
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	015a      	lsls	r2, r3, #5
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	4413      	add	r3, r2
 8002b16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b24:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b2c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	015a      	lsls	r2, r3, #5
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	015a      	lsls	r2, r3, #5
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	4413      	add	r3, r2
 8002b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	2302      	movs	r3, #2
 8002b50:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	b2d9      	uxtb	r1, r3
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	202c      	movs	r0, #44	; 0x2c
 8002b5c:	fb00 f303 	mul.w	r3, r0, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	3360      	adds	r3, #96	; 0x60
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	461a      	mov	r2, r3
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f005 fab9 	bl	80080e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002b6e:	bf00      	nop
 8002b70:	3720      	adds	r7, #32
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b08a      	sub	sp, #40	; 0x28
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b86:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f003 030f 	and.w	r3, r3, #15
 8002b96:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	0c5b      	lsrs	r3, r3, #17
 8002b9c:	f003 030f 	and.w	r3, r3, #15
 8002ba0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002baa:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d004      	beq.n	8002bbc <HCD_RXQLVL_IRQHandler+0x46>
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2b05      	cmp	r3, #5
 8002bb6:	f000 80a9 	beq.w	8002d0c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002bba:	e0aa      	b.n	8002d12 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80a6 	beq.w	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	212c      	movs	r1, #44	; 0x2c
 8002bca:	fb01 f303 	mul.w	r3, r1, r3
 8002bce:	4413      	add	r3, r2
 8002bd0:	3344      	adds	r3, #68	; 0x44
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 809b 	beq.w	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	212c      	movs	r1, #44	; 0x2c
 8002be0:	fb01 f303 	mul.w	r3, r1, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	3350      	adds	r3, #80	; 0x50
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	441a      	add	r2, r3
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	202c      	movs	r0, #44	; 0x2c
 8002bf4:	fb00 f303 	mul.w	r3, r0, r3
 8002bf8:	440b      	add	r3, r1
 8002bfa:	334c      	adds	r3, #76	; 0x4c
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d87a      	bhi.n	8002cf8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	212c      	movs	r1, #44	; 0x2c
 8002c0c:	fb01 f303 	mul.w	r3, r1, r3
 8002c10:	4413      	add	r3, r2
 8002c12:	3344      	adds	r3, #68	; 0x44
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	b292      	uxth	r2, r2
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	f002 fb14 	bl	8005248 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	212c      	movs	r1, #44	; 0x2c
 8002c26:	fb01 f303 	mul.w	r3, r1, r3
 8002c2a:	4413      	add	r3, r2
 8002c2c:	3344      	adds	r3, #68	; 0x44
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	441a      	add	r2, r3
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	202c      	movs	r0, #44	; 0x2c
 8002c3a:	fb00 f303 	mul.w	r3, r0, r3
 8002c3e:	440b      	add	r3, r1
 8002c40:	3344      	adds	r3, #68	; 0x44
 8002c42:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	212c      	movs	r1, #44	; 0x2c
 8002c4a:	fb01 f303 	mul.w	r3, r1, r3
 8002c4e:	4413      	add	r3, r2
 8002c50:	3350      	adds	r3, #80	; 0x50
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	441a      	add	r2, r3
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	202c      	movs	r0, #44	; 0x2c
 8002c5e:	fb00 f303 	mul.w	r3, r0, r3
 8002c62:	440b      	add	r3, r1
 8002c64:	3350      	adds	r3, #80	; 0x50
 8002c66:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	015a      	lsls	r2, r3, #5
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	0cdb      	lsrs	r3, r3, #19
 8002c78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c7c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	212c      	movs	r1, #44	; 0x2c
 8002c84:	fb01 f303 	mul.w	r3, r1, r3
 8002c88:	4413      	add	r3, r2
 8002c8a:	3340      	adds	r3, #64	; 0x40
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d13c      	bne.n	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d039      	beq.n	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002cb2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cba:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	015a      	lsls	r2, r3, #5
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cc8:	461a      	mov	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	212c      	movs	r1, #44	; 0x2c
 8002cd4:	fb01 f303 	mul.w	r3, r1, r3
 8002cd8:	4413      	add	r3, r2
 8002cda:	3354      	adds	r3, #84	; 0x54
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	f083 0301 	eor.w	r3, r3, #1
 8002ce2:	b2d8      	uxtb	r0, r3
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	212c      	movs	r1, #44	; 0x2c
 8002cea:	fb01 f303 	mul.w	r3, r1, r3
 8002cee:	4413      	add	r3, r2
 8002cf0:	3354      	adds	r3, #84	; 0x54
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	701a      	strb	r2, [r3, #0]
      break;
 8002cf6:	e00b      	b.n	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	212c      	movs	r1, #44	; 0x2c
 8002cfe:	fb01 f303 	mul.w	r3, r1, r3
 8002d02:	4413      	add	r3, r2
 8002d04:	3360      	adds	r3, #96	; 0x60
 8002d06:	2204      	movs	r2, #4
 8002d08:	701a      	strb	r2, [r3, #0]
      break;
 8002d0a:	e001      	b.n	8002d10 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002d0c:	bf00      	nop
 8002d0e:	e000      	b.n	8002d12 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002d10:	bf00      	nop
  }
}
 8002d12:	bf00      	nop
 8002d14:	3728      	adds	r7, #40	; 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b086      	sub	sp, #24
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002d46:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d10b      	bne.n	8002d6a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d102      	bne.n	8002d62 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f005 f9a3 	bl	80080a8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	f043 0302 	orr.w	r3, r3, #2
 8002d68:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d132      	bne.n	8002dda <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f043 0308 	orr.w	r3, r3, #8
 8002d7a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d126      	bne.n	8002dd4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d113      	bne.n	8002db6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d98:	d106      	bne.n	8002da8 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2102      	movs	r1, #2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f002 fbbf 	bl	8005524 <USB_InitFSLSPClkSel>
 8002da6:	e011      	b.n	8002dcc <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2101      	movs	r1, #1
 8002dae:	4618      	mov	r0, r3
 8002db0:	f002 fbb8 	bl	8005524 <USB_InitFSLSPClkSel>
 8002db4:	e00a      	b.n	8002dcc <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d106      	bne.n	8002dcc <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002dca:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f005 f995 	bl	80080fc <HAL_HCD_PortEnabled_Callback>
 8002dd2:	e002      	b.n	8002dda <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f005 f99f 	bl	8008118 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f003 0320 	and.w	r3, r3, #32
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d103      	bne.n	8002dec <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f043 0320 	orr.w	r3, r3, #32
 8002dea:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002df2:	461a      	mov	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	6013      	str	r3, [r2, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e12b      	b.n	800306a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d106      	bne.n	8002e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7fd fe5a 	bl	8000ae0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2224      	movs	r2, #36	; 0x24
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0201 	bic.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e64:	f001 fa20 	bl	80042a8 <HAL_RCC_GetPCLK1Freq>
 8002e68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	4a81      	ldr	r2, [pc, #516]	; (8003074 <HAL_I2C_Init+0x274>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d807      	bhi.n	8002e84 <HAL_I2C_Init+0x84>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4a80      	ldr	r2, [pc, #512]	; (8003078 <HAL_I2C_Init+0x278>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	bf94      	ite	ls
 8002e7c:	2301      	movls	r3, #1
 8002e7e:	2300      	movhi	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	e006      	b.n	8002e92 <HAL_I2C_Init+0x92>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a7d      	ldr	r2, [pc, #500]	; (800307c <HAL_I2C_Init+0x27c>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	bf94      	ite	ls
 8002e8c:	2301      	movls	r3, #1
 8002e8e:	2300      	movhi	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e0e7      	b.n	800306a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4a78      	ldr	r2, [pc, #480]	; (8003080 <HAL_I2C_Init+0x280>)
 8002e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea2:	0c9b      	lsrs	r3, r3, #18
 8002ea4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4a6a      	ldr	r2, [pc, #424]	; (8003074 <HAL_I2C_Init+0x274>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d802      	bhi.n	8002ed4 <HAL_I2C_Init+0xd4>
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	e009      	b.n	8002ee8 <HAL_I2C_Init+0xe8>
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002eda:	fb02 f303 	mul.w	r3, r2, r3
 8002ede:	4a69      	ldr	r2, [pc, #420]	; (8003084 <HAL_I2C_Init+0x284>)
 8002ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee4:	099b      	lsrs	r3, r3, #6
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002efa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	495c      	ldr	r1, [pc, #368]	; (8003074 <HAL_I2C_Init+0x274>)
 8002f04:	428b      	cmp	r3, r1
 8002f06:	d819      	bhi.n	8002f3c <HAL_I2C_Init+0x13c>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1e59      	subs	r1, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f16:	1c59      	adds	r1, r3, #1
 8002f18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f1c:	400b      	ands	r3, r1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00a      	beq.n	8002f38 <HAL_I2C_Init+0x138>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1e59      	subs	r1, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f30:	3301      	adds	r3, #1
 8002f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f36:	e051      	b.n	8002fdc <HAL_I2C_Init+0x1dc>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	e04f      	b.n	8002fdc <HAL_I2C_Init+0x1dc>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d111      	bne.n	8002f68 <HAL_I2C_Init+0x168>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1e58      	subs	r0, r3, #1
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6859      	ldr	r1, [r3, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	440b      	add	r3, r1
 8002f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f56:	3301      	adds	r3, #1
 8002f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	bf0c      	ite	eq
 8002f60:	2301      	moveq	r3, #1
 8002f62:	2300      	movne	r3, #0
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	e012      	b.n	8002f8e <HAL_I2C_Init+0x18e>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1e58      	subs	r0, r3, #1
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6859      	ldr	r1, [r3, #4]
 8002f70:	460b      	mov	r3, r1
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	0099      	lsls	r1, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7e:	3301      	adds	r3, #1
 8002f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	bf0c      	ite	eq
 8002f88:	2301      	moveq	r3, #1
 8002f8a:	2300      	movne	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2C_Init+0x196>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e022      	b.n	8002fdc <HAL_I2C_Init+0x1dc>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10e      	bne.n	8002fbc <HAL_I2C_Init+0x1bc>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1e58      	subs	r0, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6859      	ldr	r1, [r3, #4]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	440b      	add	r3, r1
 8002fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fba:	e00f      	b.n	8002fdc <HAL_I2C_Init+0x1dc>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1e58      	subs	r0, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6859      	ldr	r1, [r3, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	440b      	add	r3, r1
 8002fca:	0099      	lsls	r1, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	6809      	ldr	r1, [r1, #0]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69da      	ldr	r2, [r3, #28]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800300a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6911      	ldr	r1, [r2, #16]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	68d2      	ldr	r2, [r2, #12]
 8003016:	4311      	orrs	r1, r2
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	430b      	orrs	r3, r1
 800301e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2220      	movs	r2, #32
 8003056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	000186a0 	.word	0x000186a0
 8003078:	001e847f 	.word	0x001e847f
 800307c:	003d08ff 	.word	0x003d08ff
 8003080:	431bde83 	.word	0x431bde83
 8003084:	10624dd3 	.word	0x10624dd3

08003088 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e128      	b.n	80032ec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d109      	bne.n	80030ba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a90      	ldr	r2, [pc, #576]	; (80032f4 <HAL_I2S_Init+0x26c>)
 80030b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7fd fd5b 	bl	8000b70 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2202      	movs	r2, #2
 80030be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6812      	ldr	r2, [r2, #0]
 80030cc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80030d0:	f023 030f 	bic.w	r3, r3, #15
 80030d4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2202      	movs	r2, #2
 80030dc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d060      	beq.n	80031a8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d102      	bne.n	80030f4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80030ee:	2310      	movs	r3, #16
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e001      	b.n	80030f8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80030f4:	2320      	movs	r3, #32
 80030f6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d802      	bhi.n	8003106 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003106:	2001      	movs	r0, #1
 8003108:	f001 f9c4 	bl	8004494 <HAL_RCCEx_GetPeriphCLKFreq>
 800310c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003116:	d125      	bne.n	8003164 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d010      	beq.n	8003142 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	fbb2 f2f3 	udiv	r2, r2, r3
 800312a:	4613      	mov	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	461a      	mov	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	fbb2 f3f3 	udiv	r3, r2, r3
 800313c:	3305      	adds	r3, #5
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	e01f      	b.n	8003182 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	fbb2 f2f3 	udiv	r2, r2, r3
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	461a      	mov	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	fbb2 f3f3 	udiv	r3, r2, r3
 800315e:	3305      	adds	r3, #5
 8003160:	613b      	str	r3, [r7, #16]
 8003162:	e00e      	b.n	8003182 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	fbb2 f2f3 	udiv	r2, r2, r3
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	461a      	mov	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	fbb2 f3f3 	udiv	r3, r2, r3
 800317e:	3305      	adds	r3, #5
 8003180:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4a5c      	ldr	r2, [pc, #368]	; (80032f8 <HAL_I2S_Init+0x270>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	08db      	lsrs	r3, r3, #3
 800318c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	085b      	lsrs	r3, r3, #1
 800319e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	021b      	lsls	r3, r3, #8
 80031a4:	61bb      	str	r3, [r7, #24]
 80031a6:	e003      	b.n	80031b0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80031a8:	2302      	movs	r3, #2
 80031aa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d902      	bls.n	80031bc <HAL_I2S_Init+0x134>
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	2bff      	cmp	r3, #255	; 0xff
 80031ba:	d907      	bls.n	80031cc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c0:	f043 0210 	orr.w	r2, r3, #16
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e08f      	b.n	80032ec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	ea42 0103 	orr.w	r1, r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	430a      	orrs	r2, r1
 80031de:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031ea:	f023 030f 	bic.w	r3, r3, #15
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6851      	ldr	r1, [r2, #4]
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6892      	ldr	r2, [r2, #8]
 80031f6:	4311      	orrs	r1, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	68d2      	ldr	r2, [r2, #12]
 80031fc:	4311      	orrs	r1, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6992      	ldr	r2, [r2, #24]
 8003202:	430a      	orrs	r2, r1
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800320e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d161      	bne.n	80032dc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a38      	ldr	r2, [pc, #224]	; (80032fc <HAL_I2S_Init+0x274>)
 800321c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a37      	ldr	r2, [pc, #220]	; (8003300 <HAL_I2S_Init+0x278>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d101      	bne.n	800322c <HAL_I2S_Init+0x1a4>
 8003228:	4b36      	ldr	r3, [pc, #216]	; (8003304 <HAL_I2S_Init+0x27c>)
 800322a:	e001      	b.n	8003230 <HAL_I2S_Init+0x1a8>
 800322c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	4932      	ldr	r1, [pc, #200]	; (8003300 <HAL_I2S_Init+0x278>)
 8003238:	428a      	cmp	r2, r1
 800323a:	d101      	bne.n	8003240 <HAL_I2S_Init+0x1b8>
 800323c:	4a31      	ldr	r2, [pc, #196]	; (8003304 <HAL_I2S_Init+0x27c>)
 800323e:	e001      	b.n	8003244 <HAL_I2S_Init+0x1bc>
 8003240:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003244:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003248:	f023 030f 	bic.w	r3, r3, #15
 800324c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a2b      	ldr	r2, [pc, #172]	; (8003300 <HAL_I2S_Init+0x278>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d101      	bne.n	800325c <HAL_I2S_Init+0x1d4>
 8003258:	4b2a      	ldr	r3, [pc, #168]	; (8003304 <HAL_I2S_Init+0x27c>)
 800325a:	e001      	b.n	8003260 <HAL_I2S_Init+0x1d8>
 800325c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003260:	2202      	movs	r2, #2
 8003262:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a25      	ldr	r2, [pc, #148]	; (8003300 <HAL_I2S_Init+0x278>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d101      	bne.n	8003272 <HAL_I2S_Init+0x1ea>
 800326e:	4b25      	ldr	r3, [pc, #148]	; (8003304 <HAL_I2S_Init+0x27c>)
 8003270:	e001      	b.n	8003276 <HAL_I2S_Init+0x1ee>
 8003272:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003282:	d003      	beq.n	800328c <HAL_I2S_Init+0x204>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800328c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	e001      	b.n	8003298 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032a2:	4313      	orrs	r3, r2
 80032a4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032ac:	4313      	orrs	r3, r2
 80032ae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032b6:	4313      	orrs	r3, r2
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	897b      	ldrh	r3, [r7, #10]
 80032bc:	4313      	orrs	r3, r2
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032c4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a0d      	ldr	r2, [pc, #52]	; (8003300 <HAL_I2S_Init+0x278>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d101      	bne.n	80032d4 <HAL_I2S_Init+0x24c>
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <HAL_I2S_Init+0x27c>)
 80032d2:	e001      	b.n	80032d8 <HAL_I2S_Init+0x250>
 80032d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032d8:	897a      	ldrh	r2, [r7, #10]
 80032da:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3720      	adds	r7, #32
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	080033ff 	.word	0x080033ff
 80032f8:	cccccccd 	.word	0xcccccccd
 80032fc:	08003515 	.word	0x08003515
 8003300:	40003800 	.word	0x40003800
 8003304:	40003400 	.word	0x40003400

08003308 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003350:	881a      	ldrh	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335c:	1c9a      	adds	r2, r3, #2
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10e      	bne.n	8003398 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003388:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7ff ffb8 	bl	8003308 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68da      	ldr	r2, [r3, #12]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	b292      	uxth	r2, r2
 80033b4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	1c9a      	adds	r2, r3, #2
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10e      	bne.n	80033f6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033e6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7ff ff93 	bl	800331c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b086      	sub	sp, #24
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b04      	cmp	r3, #4
 8003418:	d13a      	bne.n	8003490 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b01      	cmp	r3, #1
 8003422:	d109      	bne.n	8003438 <I2S_IRQHandler+0x3a>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342e:	2b40      	cmp	r3, #64	; 0x40
 8003430:	d102      	bne.n	8003438 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ffb4 	bl	80033a0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800343e:	2b40      	cmp	r3, #64	; 0x40
 8003440:	d126      	bne.n	8003490 <I2S_IRQHandler+0x92>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0320 	and.w	r3, r3, #32
 800344c:	2b20      	cmp	r3, #32
 800344e:	d11f      	bne.n	8003490 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800345e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003460:	2300      	movs	r3, #0
 8003462:	613b      	str	r3, [r7, #16]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	613b      	str	r3, [r7, #16]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003482:	f043 0202 	orr.w	r2, r3, #2
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7ff ff50 	bl	8003330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b03      	cmp	r3, #3
 800349a:	d136      	bne.n	800350a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d109      	bne.n	80034ba <I2S_IRQHandler+0xbc>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b0:	2b80      	cmp	r3, #128	; 0x80
 80034b2:	d102      	bne.n	80034ba <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7ff ff45 	bl	8003344 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d122      	bne.n	800350a <I2S_IRQHandler+0x10c>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 0320 	and.w	r3, r3, #32
 80034ce:	2b20      	cmp	r3, #32
 80034d0:	d11b      	bne.n	800350a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034e0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fc:	f043 0204 	orr.w	r2, r3, #4
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff13 	bl	8003330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800350a:	bf00      	nop
 800350c:	3718      	adds	r7, #24
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
	...

08003514 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a92      	ldr	r2, [pc, #584]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d101      	bne.n	8003532 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800352e:	4b92      	ldr	r3, [pc, #584]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003530:	e001      	b.n	8003536 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003532:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a8b      	ldr	r2, [pc, #556]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d101      	bne.n	8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800354c:	4b8a      	ldr	r3, [pc, #552]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800354e:	e001      	b.n	8003554 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003560:	d004      	beq.n	800356c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 8099 	bne.w	800369e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b02      	cmp	r3, #2
 8003574:	d107      	bne.n	8003586 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357c:	2b00      	cmp	r3, #0
 800357e:	d002      	beq.n	8003586 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f925 	bl	80037d0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d107      	bne.n	80035a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f9c8 	bl	8003930 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a6:	2b40      	cmp	r3, #64	; 0x40
 80035a8:	d13a      	bne.n	8003620 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f003 0320 	and.w	r3, r3, #32
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d035      	beq.n	8003620 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a6e      	ldr	r2, [pc, #440]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d101      	bne.n	80035c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80035be:	4b6e      	ldr	r3, [pc, #440]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035c0:	e001      	b.n	80035c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80035c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4969      	ldr	r1, [pc, #420]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035ce:	428b      	cmp	r3, r1
 80035d0:	d101      	bne.n	80035d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80035d2:	4b69      	ldr	r3, [pc, #420]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035d4:	e001      	b.n	80035da <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80035d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035de:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035ee:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f043 0202 	orr.w	r2, r3, #2
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff fe88 	bl	8003330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f003 0308 	and.w	r3, r3, #8
 8003626:	2b08      	cmp	r3, #8
 8003628:	f040 80c3 	bne.w	80037b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f003 0320 	and.w	r3, r3, #32
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 80bd 	beq.w	80037b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003646:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a49      	ldr	r2, [pc, #292]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d101      	bne.n	8003656 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003652:	4b49      	ldr	r3, [pc, #292]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003654:	e001      	b.n	800365a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003656:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4944      	ldr	r1, [pc, #272]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003662:	428b      	cmp	r3, r1
 8003664:	d101      	bne.n	800366a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003666:	4b44      	ldr	r3, [pc, #272]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003668:	e001      	b.n	800366e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800366a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800366e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003672:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003674:	2300      	movs	r3, #0
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	f043 0204 	orr.w	r2, r3, #4
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7ff fe4a 	bl	8003330 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800369c:	e089      	b.n	80037b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d107      	bne.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f8be 	bl	8003834 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d107      	bne.n	80036d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f8fd 	bl	80038cc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d8:	2b40      	cmp	r3, #64	; 0x40
 80036da:	d12f      	bne.n	800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d02a      	beq.n	800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036f4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a1e      	ldr	r2, [pc, #120]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d101      	bne.n	8003704 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003700:	4b1d      	ldr	r3, [pc, #116]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003702:	e001      	b.n	8003708 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003704:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4919      	ldr	r1, [pc, #100]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003710:	428b      	cmp	r3, r1
 8003712:	d101      	bne.n	8003718 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003716:	e001      	b.n	800371c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003718:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800371c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003720:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372e:	f043 0202 	orr.w	r2, r3, #2
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff fdfa 	bl	8003330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b08      	cmp	r3, #8
 8003744:	d136      	bne.n	80037b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f003 0320 	and.w	r3, r3, #32
 800374c:	2b00      	cmp	r3, #0
 800374e:	d031      	beq.n	80037b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a07      	ldr	r2, [pc, #28]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800375c:	e001      	b.n	8003762 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800375e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4902      	ldr	r1, [pc, #8]	; (8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800376a:	428b      	cmp	r3, r1
 800376c:	d106      	bne.n	800377c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800376e:	4b02      	ldr	r3, [pc, #8]	; (8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003770:	e006      	b.n	8003780 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003772:	bf00      	nop
 8003774:	40003800 	.word	0x40003800
 8003778:	40003400 	.word	0x40003400
 800377c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003780:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003784:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003794:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	f043 0204 	orr.w	r2, r3, #4
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7ff fdc0 	bl	8003330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037b0:	e000      	b.n	80037b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037b2:	bf00      	nop
}
 80037b4:	bf00      	nop
 80037b6:	3720      	adds	r7, #32
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037dc:	1c99      	adds	r1, r3, #2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6251      	str	r1, [r2, #36]	; 0x24
 80037e2:	881a      	ldrh	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d113      	bne.n	800382a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003810:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d106      	bne.n	800382a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff ffc9 	bl	80037bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800382a:	bf00      	nop
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	1c99      	adds	r1, r3, #2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6251      	str	r1, [r2, #36]	; 0x24
 8003846:	8819      	ldrh	r1, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <I2SEx_TxISR_I2SExt+0x90>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d101      	bne.n	8003856 <I2SEx_TxISR_I2SExt+0x22>
 8003852:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <I2SEx_TxISR_I2SExt+0x94>)
 8003854:	e001      	b.n	800385a <I2SEx_TxISR_I2SExt+0x26>
 8003856:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800385a:	460a      	mov	r2, r1
 800385c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003862:	b29b      	uxth	r3, r3
 8003864:	3b01      	subs	r3, #1
 8003866:	b29a      	uxth	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003870:	b29b      	uxth	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d121      	bne.n	80038ba <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a12      	ldr	r2, [pc, #72]	; (80038c4 <I2SEx_TxISR_I2SExt+0x90>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d101      	bne.n	8003884 <I2SEx_TxISR_I2SExt+0x50>
 8003880:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <I2SEx_TxISR_I2SExt+0x94>)
 8003882:	e001      	b.n	8003888 <I2SEx_TxISR_I2SExt+0x54>
 8003884:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	490d      	ldr	r1, [pc, #52]	; (80038c4 <I2SEx_TxISR_I2SExt+0x90>)
 8003890:	428b      	cmp	r3, r1
 8003892:	d101      	bne.n	8003898 <I2SEx_TxISR_I2SExt+0x64>
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <I2SEx_TxISR_I2SExt+0x94>)
 8003896:	e001      	b.n	800389c <I2SEx_TxISR_I2SExt+0x68>
 8003898:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800389c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d106      	bne.n	80038ba <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ff81 	bl	80037bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40003800 	.word	0x40003800
 80038c8:	40003400 	.word	0x40003400

080038cc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68d8      	ldr	r0, [r3, #12]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038de:	1c99      	adds	r1, r3, #2
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80038e4:	b282      	uxth	r2, r0
 80038e6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	3b01      	subs	r3, #1
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d113      	bne.n	8003928 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800390e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ff4a 	bl	80037bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003928:	bf00      	nop
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a20      	ldr	r2, [pc, #128]	; (80039c0 <I2SEx_RxISR_I2SExt+0x90>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d101      	bne.n	8003946 <I2SEx_RxISR_I2SExt+0x16>
 8003942:	4b20      	ldr	r3, [pc, #128]	; (80039c4 <I2SEx_RxISR_I2SExt+0x94>)
 8003944:	e001      	b.n	800394a <I2SEx_RxISR_I2SExt+0x1a>
 8003946:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800394a:	68d8      	ldr	r0, [r3, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003950:	1c99      	adds	r1, r3, #2
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003956:	b282      	uxth	r2, r0
 8003958:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d121      	bne.n	80039b6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a12      	ldr	r2, [pc, #72]	; (80039c0 <I2SEx_RxISR_I2SExt+0x90>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d101      	bne.n	8003980 <I2SEx_RxISR_I2SExt+0x50>
 800397c:	4b11      	ldr	r3, [pc, #68]	; (80039c4 <I2SEx_RxISR_I2SExt+0x94>)
 800397e:	e001      	b.n	8003984 <I2SEx_RxISR_I2SExt+0x54>
 8003980:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	490d      	ldr	r1, [pc, #52]	; (80039c0 <I2SEx_RxISR_I2SExt+0x90>)
 800398c:	428b      	cmp	r3, r1
 800398e:	d101      	bne.n	8003994 <I2SEx_RxISR_I2SExt+0x64>
 8003990:	4b0c      	ldr	r3, [pc, #48]	; (80039c4 <I2SEx_RxISR_I2SExt+0x94>)
 8003992:	e001      	b.n	8003998 <I2SEx_RxISR_I2SExt+0x68>
 8003994:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003998:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800399c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d106      	bne.n	80039b6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff ff03 	bl	80037bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	40003800 	.word	0x40003800
 80039c4:	40003400 	.word	0x40003400

080039c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e267      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d075      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039e6:	4b88      	ldr	r3, [pc, #544]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 030c 	and.w	r3, r3, #12
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d00c      	beq.n	8003a0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039f2:	4b85      	ldr	r3, [pc, #532]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d112      	bne.n	8003a24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039fe:	4b82      	ldr	r3, [pc, #520]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a0a:	d10b      	bne.n	8003a24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0c:	4b7e      	ldr	r3, [pc, #504]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d05b      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x108>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d157      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e242      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a2c:	d106      	bne.n	8003a3c <HAL_RCC_OscConfig+0x74>
 8003a2e:	4b76      	ldr	r3, [pc, #472]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a75      	ldr	r2, [pc, #468]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	e01d      	b.n	8003a78 <HAL_RCC_OscConfig+0xb0>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a44:	d10c      	bne.n	8003a60 <HAL_RCC_OscConfig+0x98>
 8003a46:	4b70      	ldr	r3, [pc, #448]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a6f      	ldr	r2, [pc, #444]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	4b6d      	ldr	r3, [pc, #436]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a6c      	ldr	r2, [pc, #432]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a5c:	6013      	str	r3, [r2, #0]
 8003a5e:	e00b      	b.n	8003a78 <HAL_RCC_OscConfig+0xb0>
 8003a60:	4b69      	ldr	r3, [pc, #420]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a68      	ldr	r2, [pc, #416]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a6a:	6013      	str	r3, [r2, #0]
 8003a6c:	4b66      	ldr	r3, [pc, #408]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a65      	ldr	r2, [pc, #404]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d013      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7fd faa2 	bl	8000fc8 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fd fa9e 	bl	8000fc8 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e207      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9a:	4b5b      	ldr	r3, [pc, #364]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0xc0>
 8003aa6:	e014      	b.n	8003ad2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa8:	f7fd fa8e 	bl	8000fc8 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ab0:	f7fd fa8a 	bl	8000fc8 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b64      	cmp	r3, #100	; 0x64
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e1f3      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ac2:	4b51      	ldr	r3, [pc, #324]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1f0      	bne.n	8003ab0 <HAL_RCC_OscConfig+0xe8>
 8003ace:	e000      	b.n	8003ad2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d063      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ade:	4b4a      	ldr	r3, [pc, #296]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 030c 	and.w	r3, r3, #12
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00b      	beq.n	8003b02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aea:	4b47      	ldr	r3, [pc, #284]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d11c      	bne.n	8003b30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003af6:	4b44      	ldr	r3, [pc, #272]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d116      	bne.n	8003b30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b02:	4b41      	ldr	r3, [pc, #260]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_RCC_OscConfig+0x152>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d001      	beq.n	8003b1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e1c7      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b1a:	4b3b      	ldr	r3, [pc, #236]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	4937      	ldr	r1, [pc, #220]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b2e:	e03a      	b.n	8003ba6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d020      	beq.n	8003b7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b38:	4b34      	ldr	r3, [pc, #208]	; (8003c0c <HAL_RCC_OscConfig+0x244>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3e:	f7fd fa43 	bl	8000fc8 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b46:	f7fd fa3f 	bl	8000fc8 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e1a8      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b58:	4b2b      	ldr	r3, [pc, #172]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b64:	4b28      	ldr	r3, [pc, #160]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	00db      	lsls	r3, r3, #3
 8003b72:	4925      	ldr	r1, [pc, #148]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	600b      	str	r3, [r1, #0]
 8003b78:	e015      	b.n	8003ba6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b7a:	4b24      	ldr	r3, [pc, #144]	; (8003c0c <HAL_RCC_OscConfig+0x244>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b80:	f7fd fa22 	bl	8000fc8 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b88:	f7fd fa1e 	bl	8000fc8 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e187      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b9a:	4b1b      	ldr	r3, [pc, #108]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d036      	beq.n	8003c20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d016      	beq.n	8003be8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bba:	4b15      	ldr	r3, [pc, #84]	; (8003c10 <HAL_RCC_OscConfig+0x248>)
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc0:	f7fd fa02 	bl	8000fc8 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bc8:	f7fd f9fe 	bl	8000fc8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e167      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0f0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x200>
 8003be6:	e01b      	b.n	8003c20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003be8:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <HAL_RCC_OscConfig+0x248>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bee:	f7fd f9eb 	bl	8000fc8 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf4:	e00e      	b.n	8003c14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bf6:	f7fd f9e7 	bl	8000fc8 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d907      	bls.n	8003c14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e150      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	42470000 	.word	0x42470000
 8003c10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c14:	4b88      	ldr	r3, [pc, #544]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003c16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1ea      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 8097 	beq.w	8003d5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c32:	4b81      	ldr	r3, [pc, #516]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10f      	bne.n	8003c5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60bb      	str	r3, [r7, #8]
 8003c42:	4b7d      	ldr	r3, [pc, #500]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	4a7c      	ldr	r2, [pc, #496]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c4e:	4b7a      	ldr	r3, [pc, #488]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c56:	60bb      	str	r3, [r7, #8]
 8003c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5e:	4b77      	ldr	r3, [pc, #476]	; (8003e3c <HAL_RCC_OscConfig+0x474>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d118      	bne.n	8003c9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c6a:	4b74      	ldr	r3, [pc, #464]	; (8003e3c <HAL_RCC_OscConfig+0x474>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a73      	ldr	r2, [pc, #460]	; (8003e3c <HAL_RCC_OscConfig+0x474>)
 8003c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c76:	f7fd f9a7 	bl	8000fc8 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c7e:	f7fd f9a3 	bl	8000fc8 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e10c      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c90:	4b6a      	ldr	r3, [pc, #424]	; (8003e3c <HAL_RCC_OscConfig+0x474>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0f0      	beq.n	8003c7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d106      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x2ea>
 8003ca4:	4b64      	ldr	r3, [pc, #400]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	4a63      	ldr	r2, [pc, #396]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb0:	e01c      	b.n	8003cec <HAL_RCC_OscConfig+0x324>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b05      	cmp	r3, #5
 8003cb8:	d10c      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x30c>
 8003cba:	4b5f      	ldr	r3, [pc, #380]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cbe:	4a5e      	ldr	r2, [pc, #376]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	f043 0304 	orr.w	r3, r3, #4
 8003cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8003cc6:	4b5c      	ldr	r3, [pc, #368]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cca:	4a5b      	ldr	r2, [pc, #364]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6713      	str	r3, [r2, #112]	; 0x70
 8003cd2:	e00b      	b.n	8003cec <HAL_RCC_OscConfig+0x324>
 8003cd4:	4b58      	ldr	r3, [pc, #352]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd8:	4a57      	ldr	r2, [pc, #348]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003cda:	f023 0301 	bic.w	r3, r3, #1
 8003cde:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce0:	4b55      	ldr	r3, [pc, #340]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce4:	4a54      	ldr	r2, [pc, #336]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003ce6:	f023 0304 	bic.w	r3, r3, #4
 8003cea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d015      	beq.n	8003d20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf4:	f7fd f968 	bl	8000fc8 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfa:	e00a      	b.n	8003d12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cfc:	f7fd f964 	bl	8000fc8 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e0cb      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d12:	4b49      	ldr	r3, [pc, #292]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d0ee      	beq.n	8003cfc <HAL_RCC_OscConfig+0x334>
 8003d1e:	e014      	b.n	8003d4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d20:	f7fd f952 	bl	8000fc8 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d26:	e00a      	b.n	8003d3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d28:	f7fd f94e 	bl	8000fc8 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e0b5      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d3e:	4b3e      	ldr	r3, [pc, #248]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1ee      	bne.n	8003d28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d4a:	7dfb      	ldrb	r3, [r7, #23]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d105      	bne.n	8003d5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d50:	4b39      	ldr	r3, [pc, #228]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	4a38      	ldr	r2, [pc, #224]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 80a1 	beq.w	8003ea8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d66:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
 8003d6e:	2b08      	cmp	r3, #8
 8003d70:	d05c      	beq.n	8003e2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d141      	bne.n	8003dfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7a:	4b31      	ldr	r3, [pc, #196]	; (8003e40 <HAL_RCC_OscConfig+0x478>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d80:	f7fd f922 	bl	8000fc8 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d88:	f7fd f91e 	bl	8000fc8 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e087      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9a:	4b27      	ldr	r3, [pc, #156]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f0      	bne.n	8003d88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69da      	ldr	r2, [r3, #28]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	019b      	lsls	r3, r3, #6
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbc:	085b      	lsrs	r3, r3, #1
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	041b      	lsls	r3, r3, #16
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc8:	061b      	lsls	r3, r3, #24
 8003dca:	491b      	ldr	r1, [pc, #108]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dd0:	4b1b      	ldr	r3, [pc, #108]	; (8003e40 <HAL_RCC_OscConfig+0x478>)
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd6:	f7fd f8f7 	bl	8000fc8 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ddc:	e008      	b.n	8003df0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dde:	f7fd f8f3 	bl	8000fc8 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e05c      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003df0:	4b11      	ldr	r3, [pc, #68]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d0f0      	beq.n	8003dde <HAL_RCC_OscConfig+0x416>
 8003dfc:	e054      	b.n	8003ea8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfe:	4b10      	ldr	r3, [pc, #64]	; (8003e40 <HAL_RCC_OscConfig+0x478>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e04:	f7fd f8e0 	bl	8000fc8 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e0c:	f7fd f8dc 	bl	8000fc8 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e045      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e1e:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <HAL_RCC_OscConfig+0x470>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x444>
 8003e2a:	e03d      	b.n	8003ea8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d107      	bne.n	8003e44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e038      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40007000 	.word	0x40007000
 8003e40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e44:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <HAL_RCC_OscConfig+0x4ec>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d028      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d121      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d11a      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e74:	4013      	ands	r3, r2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d111      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8a:	085b      	lsrs	r3, r3, #1
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d107      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e000      	b.n	8003eaa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40023800 	.word	0x40023800

08003eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0cc      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ecc:	4b68      	ldr	r3, [pc, #416]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d90c      	bls.n	8003ef4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eda:	4b65      	ldr	r3, [pc, #404]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee2:	4b63      	ldr	r3, [pc, #396]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0b8      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d020      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f0c:	4b59      	ldr	r3, [pc, #356]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	4a58      	ldr	r2, [pc, #352]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0308 	and.w	r3, r3, #8
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d005      	beq.n	8003f30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f24:	4b53      	ldr	r3, [pc, #332]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	4a52      	ldr	r2, [pc, #328]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f30:	4b50      	ldr	r3, [pc, #320]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	494d      	ldr	r1, [pc, #308]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d044      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d107      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f56:	4b47      	ldr	r3, [pc, #284]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d119      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e07f      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d003      	beq.n	8003f76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d107      	bne.n	8003f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f76:	4b3f      	ldr	r3, [pc, #252]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d109      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e06f      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f86:	4b3b      	ldr	r3, [pc, #236]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e067      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f96:	4b37      	ldr	r3, [pc, #220]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f023 0203 	bic.w	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	4934      	ldr	r1, [pc, #208]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fa8:	f7fd f80e 	bl	8000fc8 <HAL_GetTick>
 8003fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fae:	e00a      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb0:	f7fd f80a 	bl	8000fc8 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e04f      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fc6:	4b2b      	ldr	r3, [pc, #172]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 020c 	and.w	r2, r3, #12
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d1eb      	bne.n	8003fb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fd8:	4b25      	ldr	r3, [pc, #148]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d20c      	bcs.n	8004000 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe6:	4b22      	ldr	r3, [pc, #136]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fee:	4b20      	ldr	r3, [pc, #128]	; (8004070 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d001      	beq.n	8004000 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e032      	b.n	8004066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800400c:	4b19      	ldr	r3, [pc, #100]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	4916      	ldr	r1, [pc, #88]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 800401a:	4313      	orrs	r3, r2
 800401c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b00      	cmp	r3, #0
 8004028:	d009      	beq.n	800403e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800402a:	4b12      	ldr	r3, [pc, #72]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	490e      	ldr	r1, [pc, #56]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	4313      	orrs	r3, r2
 800403c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800403e:	f000 f821 	bl	8004084 <HAL_RCC_GetSysClockFreq>
 8004042:	4602      	mov	r2, r0
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	f003 030f 	and.w	r3, r3, #15
 800404e:	490a      	ldr	r1, [pc, #40]	; (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8004050:	5ccb      	ldrb	r3, [r1, r3]
 8004052:	fa22 f303 	lsr.w	r3, r2, r3
 8004056:	4a09      	ldr	r2, [pc, #36]	; (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8004058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800405a:	4b09      	ldr	r3, [pc, #36]	; (8004080 <HAL_RCC_ClockConfig+0x1c8>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f7fc ff6e 	bl	8000f40 <HAL_InitTick>

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40023c00 	.word	0x40023c00
 8004074:	40023800 	.word	0x40023800
 8004078:	080087b8 	.word	0x080087b8
 800407c:	20000000 	.word	0x20000000
 8004080:	20000004 	.word	0x20000004

08004084 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004088:	b094      	sub	sp, #80	; 0x50
 800408a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	647b      	str	r3, [r7, #68]	; 0x44
 8004090:	2300      	movs	r3, #0
 8004092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004094:	2300      	movs	r3, #0
 8004096:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800409c:	4b79      	ldr	r3, [pc, #484]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d00d      	beq.n	80040c4 <HAL_RCC_GetSysClockFreq+0x40>
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	f200 80e1 	bhi.w	8004270 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_RCC_GetSysClockFreq+0x34>
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d003      	beq.n	80040be <HAL_RCC_GetSysClockFreq+0x3a>
 80040b6:	e0db      	b.n	8004270 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040b8:	4b73      	ldr	r3, [pc, #460]	; (8004288 <HAL_RCC_GetSysClockFreq+0x204>)
 80040ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80040bc:	e0db      	b.n	8004276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040be:	4b73      	ldr	r3, [pc, #460]	; (800428c <HAL_RCC_GetSysClockFreq+0x208>)
 80040c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040c2:	e0d8      	b.n	8004276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040c4:	4b6f      	ldr	r3, [pc, #444]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040ce:	4b6d      	ldr	r3, [pc, #436]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d063      	beq.n	80041a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040da:	4b6a      	ldr	r3, [pc, #424]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	099b      	lsrs	r3, r3, #6
 80040e0:	2200      	movs	r2, #0
 80040e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80040e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80040e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ec:	633b      	str	r3, [r7, #48]	; 0x30
 80040ee:	2300      	movs	r3, #0
 80040f0:	637b      	str	r3, [r7, #52]	; 0x34
 80040f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80040f6:	4622      	mov	r2, r4
 80040f8:	462b      	mov	r3, r5
 80040fa:	f04f 0000 	mov.w	r0, #0
 80040fe:	f04f 0100 	mov.w	r1, #0
 8004102:	0159      	lsls	r1, r3, #5
 8004104:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004108:	0150      	lsls	r0, r2, #5
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	4621      	mov	r1, r4
 8004110:	1a51      	subs	r1, r2, r1
 8004112:	6139      	str	r1, [r7, #16]
 8004114:	4629      	mov	r1, r5
 8004116:	eb63 0301 	sbc.w	r3, r3, r1
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004128:	4659      	mov	r1, fp
 800412a:	018b      	lsls	r3, r1, #6
 800412c:	4651      	mov	r1, sl
 800412e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004132:	4651      	mov	r1, sl
 8004134:	018a      	lsls	r2, r1, #6
 8004136:	4651      	mov	r1, sl
 8004138:	ebb2 0801 	subs.w	r8, r2, r1
 800413c:	4659      	mov	r1, fp
 800413e:	eb63 0901 	sbc.w	r9, r3, r1
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800414e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004152:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004156:	4690      	mov	r8, r2
 8004158:	4699      	mov	r9, r3
 800415a:	4623      	mov	r3, r4
 800415c:	eb18 0303 	adds.w	r3, r8, r3
 8004160:	60bb      	str	r3, [r7, #8]
 8004162:	462b      	mov	r3, r5
 8004164:	eb49 0303 	adc.w	r3, r9, r3
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	f04f 0200 	mov.w	r2, #0
 800416e:	f04f 0300 	mov.w	r3, #0
 8004172:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004176:	4629      	mov	r1, r5
 8004178:	024b      	lsls	r3, r1, #9
 800417a:	4621      	mov	r1, r4
 800417c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004180:	4621      	mov	r1, r4
 8004182:	024a      	lsls	r2, r1, #9
 8004184:	4610      	mov	r0, r2
 8004186:	4619      	mov	r1, r3
 8004188:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800418a:	2200      	movs	r2, #0
 800418c:	62bb      	str	r3, [r7, #40]	; 0x28
 800418e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004190:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004194:	f7fc f818 	bl	80001c8 <__aeabi_uldivmod>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4613      	mov	r3, r2
 800419e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041a0:	e058      	b.n	8004254 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a2:	4b38      	ldr	r3, [pc, #224]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	099b      	lsrs	r3, r3, #6
 80041a8:	2200      	movs	r2, #0
 80041aa:	4618      	mov	r0, r3
 80041ac:	4611      	mov	r1, r2
 80041ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041b2:	623b      	str	r3, [r7, #32]
 80041b4:	2300      	movs	r3, #0
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
 80041b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041bc:	4642      	mov	r2, r8
 80041be:	464b      	mov	r3, r9
 80041c0:	f04f 0000 	mov.w	r0, #0
 80041c4:	f04f 0100 	mov.w	r1, #0
 80041c8:	0159      	lsls	r1, r3, #5
 80041ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ce:	0150      	lsls	r0, r2, #5
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4641      	mov	r1, r8
 80041d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80041da:	4649      	mov	r1, r9
 80041dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80041e0:	f04f 0200 	mov.w	r2, #0
 80041e4:	f04f 0300 	mov.w	r3, #0
 80041e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041f4:	ebb2 040a 	subs.w	r4, r2, sl
 80041f8:	eb63 050b 	sbc.w	r5, r3, fp
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	f04f 0300 	mov.w	r3, #0
 8004204:	00eb      	lsls	r3, r5, #3
 8004206:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800420a:	00e2      	lsls	r2, r4, #3
 800420c:	4614      	mov	r4, r2
 800420e:	461d      	mov	r5, r3
 8004210:	4643      	mov	r3, r8
 8004212:	18e3      	adds	r3, r4, r3
 8004214:	603b      	str	r3, [r7, #0]
 8004216:	464b      	mov	r3, r9
 8004218:	eb45 0303 	adc.w	r3, r5, r3
 800421c:	607b      	str	r3, [r7, #4]
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	e9d7 4500 	ldrd	r4, r5, [r7]
 800422a:	4629      	mov	r1, r5
 800422c:	028b      	lsls	r3, r1, #10
 800422e:	4621      	mov	r1, r4
 8004230:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004234:	4621      	mov	r1, r4
 8004236:	028a      	lsls	r2, r1, #10
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800423e:	2200      	movs	r2, #0
 8004240:	61bb      	str	r3, [r7, #24]
 8004242:	61fa      	str	r2, [r7, #28]
 8004244:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004248:	f7fb ffbe 	bl	80001c8 <__aeabi_uldivmod>
 800424c:	4602      	mov	r2, r0
 800424e:	460b      	mov	r3, r1
 8004250:	4613      	mov	r3, r2
 8004252:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004254:	4b0b      	ldr	r3, [pc, #44]	; (8004284 <HAL_RCC_GetSysClockFreq+0x200>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	3301      	adds	r3, #1
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004264:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004266:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800426e:	e002      	b.n	8004276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004270:	4b05      	ldr	r3, [pc, #20]	; (8004288 <HAL_RCC_GetSysClockFreq+0x204>)
 8004272:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004274:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004278:	4618      	mov	r0, r3
 800427a:	3750      	adds	r7, #80	; 0x50
 800427c:	46bd      	mov	sp, r7
 800427e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800
 8004288:	00f42400 	.word	0x00f42400
 800428c:	007a1200 	.word	0x007a1200

08004290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004294:	4b03      	ldr	r3, [pc, #12]	; (80042a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004296:	681b      	ldr	r3, [r3, #0]
}
 8004298:	4618      	mov	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000000 	.word	0x20000000

080042a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042ac:	f7ff fff0 	bl	8004290 <HAL_RCC_GetHCLKFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0a9b      	lsrs	r3, r3, #10
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	4903      	ldr	r1, [pc, #12]	; (80042cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80042be:	5ccb      	ldrb	r3, [r1, r3]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40023800 	.word	0x40023800
 80042cc:	080087c8 	.word	0x080087c8

080042d0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d105      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d035      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80042f8:	4b62      	ldr	r3, [pc, #392]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042fe:	f7fc fe63 	bl	8000fc8 <HAL_GetTick>
 8004302:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004304:	e008      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004306:	f7fc fe5f 	bl	8000fc8 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d901      	bls.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e0b0      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004318:	4b5b      	ldr	r3, [pc, #364]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1f0      	bne.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	019a      	lsls	r2, r3, #6
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	071b      	lsls	r3, r3, #28
 8004330:	4955      	ldr	r1, [pc, #340]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004338:	4b52      	ldr	r3, [pc, #328]	; (8004484 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800433a:	2201      	movs	r2, #1
 800433c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800433e:	f7fc fe43 	bl	8000fc8 <HAL_GetTick>
 8004342:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004344:	e008      	b.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004346:	f7fc fe3f 	bl	8000fc8 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e090      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004358:	4b4b      	ldr	r3, [pc, #300]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0f0      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8083 	beq.w	8004478 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	4b44      	ldr	r3, [pc, #272]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	4a43      	ldr	r2, [pc, #268]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800437c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004380:	6413      	str	r3, [r2, #64]	; 0x40
 8004382:	4b41      	ldr	r3, [pc, #260]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800438e:	4b3f      	ldr	r3, [pc, #252]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a3e      	ldr	r2, [pc, #248]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800439a:	f7fc fe15 	bl	8000fc8 <HAL_GetTick>
 800439e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043a0:	e008      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80043a2:	f7fc fe11 	bl	8000fc8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e062      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043b4:	4b35      	ldr	r3, [pc, #212]	; (800448c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043c0:	4b31      	ldr	r3, [pc, #196]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d02f      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d028      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043de:	4b2a      	ldr	r3, [pc, #168]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043e6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043e8:	4b29      	ldr	r3, [pc, #164]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043ea:	2201      	movs	r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043ee:	4b28      	ldr	r3, [pc, #160]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80043f4:	4a24      	ldr	r2, [pc, #144]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80043fa:	4b23      	ldr	r3, [pc, #140]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b01      	cmp	r3, #1
 8004404:	d114      	bne.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004406:	f7fc fddf 	bl	8000fc8 <HAL_GetTick>
 800440a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800440c:	e00a      	b.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800440e:	f7fc fddb 	bl	8000fc8 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	f241 3288 	movw	r2, #5000	; 0x1388
 800441c:	4293      	cmp	r3, r2
 800441e:	d901      	bls.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e02a      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004424:	4b18      	ldr	r3, [pc, #96]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d0ee      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004438:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800443c:	d10d      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800443e:	4b12      	ldr	r3, [pc, #72]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800444e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004452:	490d      	ldr	r1, [pc, #52]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004454:	4313      	orrs	r3, r2
 8004456:	608b      	str	r3, [r1, #8]
 8004458:	e005      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	4a0a      	ldr	r2, [pc, #40]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004460:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004464:	6093      	str	r3, [r2, #8]
 8004466:	4b08      	ldr	r3, [pc, #32]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004468:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004472:	4905      	ldr	r1, [pc, #20]	; (8004488 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004474:	4313      	orrs	r3, r2
 8004476:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	42470068 	.word	0x42470068
 8004488:	40023800 	.word	0x40023800
 800448c:	40007000 	.word	0x40007000
 8004490:	42470e40 	.word	0x42470e40

08004494 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d13e      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80044b2:	4b23      	ldr	r3, [pc, #140]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044ba:	60fb      	str	r3, [r7, #12]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d005      	beq.n	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d12f      	bne.n	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80044c8:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80044ca:	617b      	str	r3, [r7, #20]
          break;
 80044cc:	e02f      	b.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80044ce:	4b1c      	ldr	r3, [pc, #112]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044da:	d108      	bne.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044dc:	4b18      	ldr	r3, [pc, #96]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044e4:	4a18      	ldr	r2, [pc, #96]	; (8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	e007      	b.n	80044fe <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80044ee:	4b14      	ldr	r3, [pc, #80]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044f6:	4a15      	ldr	r2, [pc, #84]	; (800454c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80044fe:	4b10      	ldr	r3, [pc, #64]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004500:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004504:	099b      	lsrs	r3, r3, #6
 8004506:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	fb02 f303 	mul.w	r3, r2, r3
 8004510:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004512:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004518:	0f1b      	lsrs	r3, r3, #28
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	617b      	str	r3, [r7, #20]
          break;
 8004526:	e002      	b.n	800452e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	617b      	str	r3, [r7, #20]
          break;
 800452c:	bf00      	nop
        }
      }
      break;
 800452e:	bf00      	nop
    }
  }
  return frequency;
 8004530:	697b      	ldr	r3, [r7, #20]
}
 8004532:	4618      	mov	r0, r3
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	40023800 	.word	0x40023800
 8004544:	00bb8000 	.word	0x00bb8000
 8004548:	007a1200 	.word	0x007a1200
 800454c:	00f42400 	.word	0x00f42400

08004550 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e07b      	b.n	800465a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004566:	2b00      	cmp	r3, #0
 8004568:	d108      	bne.n	800457c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004572:	d009      	beq.n	8004588 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	61da      	str	r2, [r3, #28]
 800457a:	e005      	b.n	8004588 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fc fb64 	bl	8000c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045f8:	431a      	orrs	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460c:	ea42 0103 	orr.w	r1, r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004614:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	0c1b      	lsrs	r3, r3, #16
 8004626:	f003 0104 	and.w	r1, r3, #4
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462e:	f003 0210 	and.w	r2, r3, #16
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69da      	ldr	r2, [r3, #28]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004648:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b082      	sub	sp, #8
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e041      	b.n	80046f8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	d106      	bne.n	800468e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7fc fb39 	bl	8000d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2202      	movs	r2, #2
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	3304      	adds	r3, #4
 800469e:	4619      	mov	r1, r3
 80046a0:	4610      	mov	r0, r2
 80046a2:	f000 fa95 	bl	8004bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d001      	beq.n	8004718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e04e      	b.n	80047b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0201 	orr.w	r2, r2, #1
 800472e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a23      	ldr	r2, [pc, #140]	; (80047c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d022      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004742:	d01d      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a1f      	ldr	r2, [pc, #124]	; (80047c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d018      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a1e      	ldr	r2, [pc, #120]	; (80047cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d013      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a1c      	ldr	r2, [pc, #112]	; (80047d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00e      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a1b      	ldr	r2, [pc, #108]	; (80047d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d009      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a19      	ldr	r2, [pc, #100]	; (80047d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d004      	beq.n	8004780 <HAL_TIM_Base_Start_IT+0x80>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a18      	ldr	r2, [pc, #96]	; (80047dc <HAL_TIM_Base_Start_IT+0xdc>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d111      	bne.n	80047a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b06      	cmp	r3, #6
 8004790:	d010      	beq.n	80047b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 0201 	orr.w	r2, r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a2:	e007      	b.n	80047b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	40010000 	.word	0x40010000
 80047c8:	40000400 	.word	0x40000400
 80047cc:	40000800 	.word	0x40000800
 80047d0:	40000c00 	.word	0x40000c00
 80047d4:	40010400 	.word	0x40010400
 80047d8:	40014000 	.word	0x40014000
 80047dc:	40001800 	.word	0x40001800

080047e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d122      	bne.n	800483c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b02      	cmp	r3, #2
 8004802:	d11b      	bne.n	800483c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f06f 0202 	mvn.w	r2, #2
 800480c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f9b5 	bl	8004b92 <HAL_TIM_IC_CaptureCallback>
 8004828:	e005      	b.n	8004836 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f9a7 	bl	8004b7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f9b8 	bl	8004ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b04      	cmp	r3, #4
 8004848:	d122      	bne.n	8004890 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f003 0304 	and.w	r3, r3, #4
 8004854:	2b04      	cmp	r3, #4
 8004856:	d11b      	bne.n	8004890 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0204 	mvn.w	r2, #4
 8004860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2202      	movs	r2, #2
 8004866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f98b 	bl	8004b92 <HAL_TIM_IC_CaptureCallback>
 800487c:	e005      	b.n	800488a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f97d 	bl	8004b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f98e 	bl	8004ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b08      	cmp	r3, #8
 800489c:	d122      	bne.n	80048e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d11b      	bne.n	80048e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f06f 0208 	mvn.w	r2, #8
 80048b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2204      	movs	r2, #4
 80048ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f961 	bl	8004b92 <HAL_TIM_IC_CaptureCallback>
 80048d0:	e005      	b.n	80048de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f953 	bl	8004b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f964 	bl	8004ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	f003 0310 	and.w	r3, r3, #16
 80048ee:	2b10      	cmp	r3, #16
 80048f0:	d122      	bne.n	8004938 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	d11b      	bne.n	8004938 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f06f 0210 	mvn.w	r2, #16
 8004908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2208      	movs	r2, #8
 800490e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f937 	bl	8004b92 <HAL_TIM_IC_CaptureCallback>
 8004924:	e005      	b.n	8004932 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f929 	bl	8004b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 f93a 	bl	8004ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b01      	cmp	r3, #1
 8004944:	d10e      	bne.n	8004964 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	2b01      	cmp	r3, #1
 8004952:	d107      	bne.n	8004964 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0201 	mvn.w	r2, #1
 800495c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7fc f86e 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496e:	2b80      	cmp	r3, #128	; 0x80
 8004970:	d10e      	bne.n	8004990 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800497c:	2b80      	cmp	r3, #128	; 0x80
 800497e:	d107      	bne.n	8004990 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 fae0 	bl	8004f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499a:	2b40      	cmp	r3, #64	; 0x40
 800499c:	d10e      	bne.n	80049bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a8:	2b40      	cmp	r3, #64	; 0x40
 80049aa:	d107      	bne.n	80049bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f8ff 	bl	8004bba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	f003 0320 	and.w	r3, r3, #32
 80049c6:	2b20      	cmp	r3, #32
 80049c8:	d10e      	bne.n	80049e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d107      	bne.n	80049e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f06f 0220 	mvn.w	r2, #32
 80049e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 faaa 	bl	8004f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049e8:	bf00      	nop
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049fa:	2300      	movs	r3, #0
 80049fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_TIM_ConfigClockSource+0x1c>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e0b4      	b.n	8004b76 <HAL_TIM_ConfigClockSource+0x186>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a44:	d03e      	beq.n	8004ac4 <HAL_TIM_ConfigClockSource+0xd4>
 8004a46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a4a:	f200 8087 	bhi.w	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a52:	f000 8086 	beq.w	8004b62 <HAL_TIM_ConfigClockSource+0x172>
 8004a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a5a:	d87f      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a5c:	2b70      	cmp	r3, #112	; 0x70
 8004a5e:	d01a      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0xa6>
 8004a60:	2b70      	cmp	r3, #112	; 0x70
 8004a62:	d87b      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a64:	2b60      	cmp	r3, #96	; 0x60
 8004a66:	d050      	beq.n	8004b0a <HAL_TIM_ConfigClockSource+0x11a>
 8004a68:	2b60      	cmp	r3, #96	; 0x60
 8004a6a:	d877      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a6c:	2b50      	cmp	r3, #80	; 0x50
 8004a6e:	d03c      	beq.n	8004aea <HAL_TIM_ConfigClockSource+0xfa>
 8004a70:	2b50      	cmp	r3, #80	; 0x50
 8004a72:	d873      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a74:	2b40      	cmp	r3, #64	; 0x40
 8004a76:	d058      	beq.n	8004b2a <HAL_TIM_ConfigClockSource+0x13a>
 8004a78:	2b40      	cmp	r3, #64	; 0x40
 8004a7a:	d86f      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a7c:	2b30      	cmp	r3, #48	; 0x30
 8004a7e:	d064      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x15a>
 8004a80:	2b30      	cmp	r3, #48	; 0x30
 8004a82:	d86b      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d060      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x15a>
 8004a88:	2b20      	cmp	r3, #32
 8004a8a:	d867      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d05c      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x15a>
 8004a90:	2b10      	cmp	r3, #16
 8004a92:	d05a      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x15a>
 8004a94:	e062      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6818      	ldr	r0, [r3, #0]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	6899      	ldr	r1, [r3, #8]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f000 f9ad 	bl	8004e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ab8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	609a      	str	r2, [r3, #8]
      break;
 8004ac2:	e04f      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6818      	ldr	r0, [r3, #0]
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6899      	ldr	r1, [r3, #8]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f000 f996 	bl	8004e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689a      	ldr	r2, [r3, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ae6:	609a      	str	r2, [r3, #8]
      break;
 8004ae8:	e03c      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	6859      	ldr	r1, [r3, #4]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	461a      	mov	r2, r3
 8004af8:	f000 f90a 	bl	8004d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2150      	movs	r1, #80	; 0x50
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 f963 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b08:	e02c      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6859      	ldr	r1, [r3, #4]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	461a      	mov	r2, r3
 8004b18:	f000 f929 	bl	8004d6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2160      	movs	r1, #96	; 0x60
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 f953 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b28:	e01c      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6818      	ldr	r0, [r3, #0]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6859      	ldr	r1, [r3, #4]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	461a      	mov	r2, r3
 8004b38:	f000 f8ea 	bl	8004d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2140      	movs	r1, #64	; 0x40
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 f943 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b48:	e00c      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4619      	mov	r1, r3
 8004b54:	4610      	mov	r0, r2
 8004b56:	f000 f93a 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b5a:	e003      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b60:	e000      	b.n	8004b64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
	...

08004bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a40      	ldr	r2, [pc, #256]	; (8004ce4 <TIM_Base_SetConfig+0x114>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d013      	beq.n	8004c10 <TIM_Base_SetConfig+0x40>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bee:	d00f      	beq.n	8004c10 <TIM_Base_SetConfig+0x40>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a3d      	ldr	r2, [pc, #244]	; (8004ce8 <TIM_Base_SetConfig+0x118>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d00b      	beq.n	8004c10 <TIM_Base_SetConfig+0x40>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a3c      	ldr	r2, [pc, #240]	; (8004cec <TIM_Base_SetConfig+0x11c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d007      	beq.n	8004c10 <TIM_Base_SetConfig+0x40>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a3b      	ldr	r2, [pc, #236]	; (8004cf0 <TIM_Base_SetConfig+0x120>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d003      	beq.n	8004c10 <TIM_Base_SetConfig+0x40>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a3a      	ldr	r2, [pc, #232]	; (8004cf4 <TIM_Base_SetConfig+0x124>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d108      	bne.n	8004c22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a2f      	ldr	r2, [pc, #188]	; (8004ce4 <TIM_Base_SetConfig+0x114>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d02b      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c30:	d027      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a2c      	ldr	r2, [pc, #176]	; (8004ce8 <TIM_Base_SetConfig+0x118>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d023      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a2b      	ldr	r2, [pc, #172]	; (8004cec <TIM_Base_SetConfig+0x11c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d01f      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a2a      	ldr	r2, [pc, #168]	; (8004cf0 <TIM_Base_SetConfig+0x120>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d01b      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a29      	ldr	r2, [pc, #164]	; (8004cf4 <TIM_Base_SetConfig+0x124>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d017      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a28      	ldr	r2, [pc, #160]	; (8004cf8 <TIM_Base_SetConfig+0x128>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d013      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a27      	ldr	r2, [pc, #156]	; (8004cfc <TIM_Base_SetConfig+0x12c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d00f      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a26      	ldr	r2, [pc, #152]	; (8004d00 <TIM_Base_SetConfig+0x130>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d00b      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a25      	ldr	r2, [pc, #148]	; (8004d04 <TIM_Base_SetConfig+0x134>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d007      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a24      	ldr	r2, [pc, #144]	; (8004d08 <TIM_Base_SetConfig+0x138>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d003      	beq.n	8004c82 <TIM_Base_SetConfig+0xb2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a23      	ldr	r2, [pc, #140]	; (8004d0c <TIM_Base_SetConfig+0x13c>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d108      	bne.n	8004c94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a0a      	ldr	r2, [pc, #40]	; (8004ce4 <TIM_Base_SetConfig+0x114>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d003      	beq.n	8004cc8 <TIM_Base_SetConfig+0xf8>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a0c      	ldr	r2, [pc, #48]	; (8004cf4 <TIM_Base_SetConfig+0x124>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d103      	bne.n	8004cd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	691a      	ldr	r2, [r3, #16]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	615a      	str	r2, [r3, #20]
}
 8004cd6:	bf00      	nop
 8004cd8:	3714      	adds	r7, #20
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40000400 	.word	0x40000400
 8004cec:	40000800 	.word	0x40000800
 8004cf0:	40000c00 	.word	0x40000c00
 8004cf4:	40010400 	.word	0x40010400
 8004cf8:	40014000 	.word	0x40014000
 8004cfc:	40014400 	.word	0x40014400
 8004d00:	40014800 	.word	0x40014800
 8004d04:	40001800 	.word	0x40001800
 8004d08:	40001c00 	.word	0x40001c00
 8004d0c:	40002000 	.word	0x40002000

08004d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	f023 0201 	bic.w	r2, r3, #1
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f023 030a 	bic.w	r3, r3, #10
 8004d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	621a      	str	r2, [r3, #32]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr

08004d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b087      	sub	sp, #28
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f023 0210 	bic.w	r2, r3, #16
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	031b      	lsls	r3, r3, #12
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004daa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	621a      	str	r2, [r3, #32]
}
 8004dc2:	bf00      	nop
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	f043 0307 	orr.w	r3, r3, #7
 8004df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	609a      	str	r2, [r3, #8]
}
 8004df8:	bf00      	nop
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
 8004e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	021a      	lsls	r2, r3, #8
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	609a      	str	r2, [r3, #8]
}
 8004e38:	bf00      	nop
 8004e3a:	371c      	adds	r7, #28
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e05a      	b.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a21      	ldr	r2, [pc, #132]	; (8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d022      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea8:	d01d      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a1d      	ldr	r2, [pc, #116]	; (8004f24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d018      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1b      	ldr	r2, [pc, #108]	; (8004f28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d013      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a1a      	ldr	r2, [pc, #104]	; (8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00e      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a18      	ldr	r2, [pc, #96]	; (8004f30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d009      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a17      	ldr	r2, [pc, #92]	; (8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d004      	beq.n	8004ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a15      	ldr	r2, [pc, #84]	; (8004f38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d10c      	bne.n	8004f00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004eec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	40010000 	.word	0x40010000
 8004f24:	40000400 	.word	0x40000400
 8004f28:	40000800 	.word	0x40000800
 8004f2c:	40000c00 	.word	0x40000c00
 8004f30:	40010400 	.word	0x40010400
 8004f34:	40014000 	.word	0x40014000
 8004f38:	40001800 	.word	0x40001800

08004f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f64:	b084      	sub	sp, #16
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b084      	sub	sp, #16
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
 8004f6e:	f107 001c 	add.w	r0, r7, #28
 8004f72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d122      	bne.n	8004fc2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f80:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004f90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d105      	bne.n	8004fb6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f9c0 	bl	800533c <USB_CoreReset>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	73fb      	strb	r3, [r7, #15]
 8004fc0:	e01a      	b.n	8004ff8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f9b4 	bl	800533c <USB_CoreReset>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	639a      	str	r2, [r3, #56]	; 0x38
 8004fea:	e005      	b.n	8004ff8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d10b      	bne.n	8005016 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f043 0206 	orr.w	r2, r3, #6
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f043 0220 	orr.w	r2, r3, #32
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005016:	7bfb      	ldrb	r3, [r7, #15]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005022:	b004      	add	sp, #16
 8005024:	4770      	bx	lr

08005026 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f043 0201 	orr.w	r2, r3, #1
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f023 0201 	bic.w	r2, r3, #1
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b084      	sub	sp, #16
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	460b      	mov	r3, r1
 8005074:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005086:	78fb      	ldrb	r3, [r7, #3]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d115      	bne.n	80050b8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005098:	2001      	movs	r0, #1
 800509a:	f7fb ffa1 	bl	8000fe0 <HAL_Delay>
      ms++;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	3301      	adds	r3, #1
 80050a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f93a 	bl	800531e <USB_GetMode>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d01e      	beq.n	80050ee <USB_SetCurrentMode+0x84>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b31      	cmp	r3, #49	; 0x31
 80050b4:	d9f0      	bls.n	8005098 <USB_SetCurrentMode+0x2e>
 80050b6:	e01a      	b.n	80050ee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050b8:	78fb      	ldrb	r3, [r7, #3]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d115      	bne.n	80050ea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80050ca:	2001      	movs	r0, #1
 80050cc:	f7fb ff88 	bl	8000fe0 <HAL_Delay>
      ms++;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	3301      	adds	r3, #1
 80050d4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f921 	bl	800531e <USB_GetMode>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d005      	beq.n	80050ee <USB_SetCurrentMode+0x84>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b31      	cmp	r3, #49	; 0x31
 80050e6:	d9f0      	bls.n	80050ca <USB_SetCurrentMode+0x60>
 80050e8:	e001      	b.n	80050ee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e005      	b.n	80050fa <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2b32      	cmp	r3, #50	; 0x32
 80050f2:	d101      	bne.n	80050f8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e000      	b.n	80050fa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	3301      	adds	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4a13      	ldr	r2, [pc, #76]	; (8005168 <USB_FlushTxFifo+0x64>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d901      	bls.n	8005124 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e01b      	b.n	800515c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	2b00      	cmp	r3, #0
 800512a:	daf2      	bge.n	8005112 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	019b      	lsls	r3, r3, #6
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3301      	adds	r3, #1
 8005140:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	4a08      	ldr	r2, [pc, #32]	; (8005168 <USB_FlushTxFifo+0x64>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d901      	bls.n	800514e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e006      	b.n	800515c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f003 0320 	and.w	r3, r3, #32
 8005156:	2b20      	cmp	r3, #32
 8005158:	d0f0      	beq.n	800513c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3714      	adds	r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	00030d40 	.word	0x00030d40

0800516c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	3301      	adds	r3, #1
 800517c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4a11      	ldr	r2, [pc, #68]	; (80051c8 <USB_FlushRxFifo+0x5c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d901      	bls.n	800518a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e018      	b.n	80051bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	daf2      	bge.n	8005178 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2210      	movs	r2, #16
 800519a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	3301      	adds	r3, #1
 80051a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4a08      	ldr	r2, [pc, #32]	; (80051c8 <USB_FlushRxFifo+0x5c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d901      	bls.n	80051ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e006      	b.n	80051bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b10      	cmp	r3, #16
 80051b8:	d0f0      	beq.n	800519c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3714      	adds	r7, #20
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr
 80051c8:	00030d40 	.word	0x00030d40

080051cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b089      	sub	sp, #36	; 0x24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	4611      	mov	r1, r2
 80051d8:	461a      	mov	r2, r3
 80051da:	460b      	mov	r3, r1
 80051dc:	71fb      	strb	r3, [r7, #7]
 80051de:	4613      	mov	r3, r2
 80051e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80051ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d123      	bne.n	800523a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80051f2:	88bb      	ldrh	r3, [r7, #4]
 80051f4:	3303      	adds	r3, #3
 80051f6:	089b      	lsrs	r3, r3, #2
 80051f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80051fa:	2300      	movs	r3, #0
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	e018      	b.n	8005232 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005200:	79fb      	ldrb	r3, [r7, #7]
 8005202:	031a      	lsls	r2, r3, #12
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	4413      	add	r3, r2
 8005208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800520c:	461a      	mov	r2, r3
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	3301      	adds	r3, #1
 8005218:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	3301      	adds	r3, #1
 800521e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	3301      	adds	r3, #1
 8005224:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	3301      	adds	r3, #1
 800522a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	3301      	adds	r3, #1
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	429a      	cmp	r2, r3
 8005238:	d3e2      	bcc.n	8005200 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3724      	adds	r7, #36	; 0x24
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005248:	b480      	push	{r7}
 800524a:	b08b      	sub	sp, #44	; 0x2c
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	4613      	mov	r3, r2
 8005254:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800525e:	88fb      	ldrh	r3, [r7, #6]
 8005260:	089b      	lsrs	r3, r3, #2
 8005262:	b29b      	uxth	r3, r3
 8005264:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005266:	88fb      	ldrh	r3, [r7, #6]
 8005268:	f003 0303 	and.w	r3, r3, #3
 800526c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800526e:	2300      	movs	r3, #0
 8005270:	623b      	str	r3, [r7, #32]
 8005272:	e014      	b.n	800529e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005282:	3301      	adds	r3, #1
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005288:	3301      	adds	r3, #1
 800528a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800528c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528e:	3301      	adds	r3, #1
 8005290:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	3301      	adds	r3, #1
 8005296:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	3301      	adds	r3, #1
 800529c:	623b      	str	r3, [r7, #32]
 800529e:	6a3a      	ldr	r2, [r7, #32]
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d3e6      	bcc.n	8005274 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80052a6:	8bfb      	ldrh	r3, [r7, #30]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d01e      	beq.n	80052ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052b6:	461a      	mov	r2, r3
 80052b8:	f107 0310 	add.w	r3, r7, #16
 80052bc:	6812      	ldr	r2, [r2, #0]
 80052be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	fa22 f303 	lsr.w	r3, r2, r3
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d0:	701a      	strb	r2, [r3, #0]
      i++;
 80052d2:	6a3b      	ldr	r3, [r7, #32]
 80052d4:	3301      	adds	r3, #1
 80052d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	3301      	adds	r3, #1
 80052dc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80052de:	8bfb      	ldrh	r3, [r7, #30]
 80052e0:	3b01      	subs	r3, #1
 80052e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80052e4:	8bfb      	ldrh	r3, [r7, #30]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1ea      	bne.n	80052c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	372c      	adds	r7, #44	; 0x2c
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	4013      	ands	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005310:	68fb      	ldr	r3, [r7, #12]
}
 8005312:	4618      	mov	r0, r3
 8005314:	3714      	adds	r7, #20
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr

0800531e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f003 0301 	and.w	r3, r3, #1
}
 800532e:	4618      	mov	r0, r3
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
	...

0800533c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3301      	adds	r3, #1
 800534c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	4a13      	ldr	r2, [pc, #76]	; (80053a0 <USB_CoreReset+0x64>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d901      	bls.n	800535a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e01b      	b.n	8005392 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	2b00      	cmp	r3, #0
 8005360:	daf2      	bge.n	8005348 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005362:	2300      	movs	r3, #0
 8005364:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f043 0201 	orr.w	r2, r3, #1
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	3301      	adds	r3, #1
 8005376:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4a09      	ldr	r2, [pc, #36]	; (80053a0 <USB_CoreReset+0x64>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d901      	bls.n	8005384 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e006      	b.n	8005392 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b01      	cmp	r3, #1
 800538e:	d0f0      	beq.n	8005372 <USB_CoreReset+0x36>

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	00030d40 	.word	0x00030d40

080053a4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80053a4:	b084      	sub	sp, #16
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b086      	sub	sp, #24
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
 80053ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80053b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053c4:	461a      	mov	r2, r3
 80053c6:	2300      	movs	r3, #0
 80053c8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d018      	beq.n	800542c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80053fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10a      	bne.n	8005416 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800540e:	f043 0304 	orr.w	r3, r3, #4
 8005412:	6013      	str	r3, [r2, #0]
 8005414:	e014      	b.n	8005440 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005424:	f023 0304 	bic.w	r3, r3, #4
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	e009      	b.n	8005440 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800543a:	f023 0304 	bic.w	r3, r3, #4
 800543e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005440:	2110      	movs	r1, #16
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7ff fe5e 	bl	8005104 <USB_FlushTxFifo>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff fe8a 	bl	800516c <USB_FlushRxFifo>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005462:	2300      	movs	r3, #0
 8005464:	613b      	str	r3, [r7, #16]
 8005466:	e015      	b.n	8005494 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005474:	461a      	mov	r2, r3
 8005476:	f04f 33ff 	mov.w	r3, #4294967295
 800547a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4413      	add	r3, r2
 8005484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005488:	461a      	mov	r2, r3
 800548a:	2300      	movs	r3, #0
 800548c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	3301      	adds	r3, #1
 8005492:	613b      	str	r3, [r7, #16]
 8005494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	429a      	cmp	r2, r3
 800549a:	d3e5      	bcc.n	8005468 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f04f 32ff 	mov.w	r2, #4294967295
 80054a8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00b      	beq.n	80054ce <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a13      	ldr	r2, [pc, #76]	; (8005510 <USB_HostInit+0x16c>)
 80054c2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a13      	ldr	r2, [pc, #76]	; (8005514 <USB_HostInit+0x170>)
 80054c8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80054cc:	e009      	b.n	80054e2 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2280      	movs	r2, #128	; 0x80
 80054d2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a10      	ldr	r2, [pc, #64]	; (8005518 <USB_HostInit+0x174>)
 80054d8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a0f      	ldr	r2, [pc, #60]	; (800551c <USB_HostInit+0x178>)
 80054de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	f043 0210 	orr.w	r2, r3, #16
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699a      	ldr	r2, [r3, #24]
 80054f8:	4b09      	ldr	r3, [pc, #36]	; (8005520 <USB_HostInit+0x17c>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005500:	7dfb      	ldrb	r3, [r7, #23]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800550c:	b004      	add	sp, #16
 800550e:	4770      	bx	lr
 8005510:	01000200 	.word	0x01000200
 8005514:	00e00300 	.word	0x00e00300
 8005518:	00600080 	.word	0x00600080
 800551c:	004000e0 	.word	0x004000e0
 8005520:	a3200008 	.word	0xa3200008

08005524 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005542:	f023 0303 	bic.w	r3, r3, #3
 8005546:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	78fb      	ldrb	r3, [r7, #3]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	68f9      	ldr	r1, [r7, #12]
 8005558:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800555c:	4313      	orrs	r3, r2
 800555e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d107      	bne.n	8005576 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800556c:	461a      	mov	r2, r3
 800556e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005572:	6053      	str	r3, [r2, #4]
 8005574:	e009      	b.n	800558a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005576:	78fb      	ldrb	r3, [r7, #3]
 8005578:	2b02      	cmp	r3, #2
 800557a:	d106      	bne.n	800558a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005582:	461a      	mov	r2, r3
 8005584:	f241 7370 	movw	r3, #6000	; 0x1770
 8005588:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80055b8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80055c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055c6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80055c8:	2064      	movs	r0, #100	; 0x64
 80055ca:	f7fb fd09 	bl	8000fe0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80055d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055da:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80055dc:	200a      	movs	r0, #10
 80055de:	f7fb fcff 	bl	8000fe0 <HAL_Delay>

  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	460b      	mov	r3, r1
 80055f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005610:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d109      	bne.n	8005630 <USB_DriveVbus+0x44>
 800561c:	78fb      	ldrb	r3, [r7, #3]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d106      	bne.n	8005630 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800562a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800562e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800563a:	d109      	bne.n	8005650 <USB_DriveVbus+0x64>
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d106      	bne.n	8005650 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800564a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800564e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800565e:	b480      	push	{r7}
 8005660:	b085      	sub	sp, #20
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	0c5b      	lsrs	r3, r3, #17
 800567c:	f003 0303 	and.w	r3, r3, #3
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	b29b      	uxth	r3, r3
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
	...

080056b0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	4608      	mov	r0, r1
 80056ba:	4611      	mov	r1, r2
 80056bc:	461a      	mov	r2, r3
 80056be:	4603      	mov	r3, r0
 80056c0:	70fb      	strb	r3, [r7, #3]
 80056c2:	460b      	mov	r3, r1
 80056c4:	70bb      	strb	r3, [r7, #2]
 80056c6:	4613      	mov	r3, r2
 80056c8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80056d2:	78fb      	ldrb	r3, [r7, #3]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056de:	461a      	mov	r2, r3
 80056e0:	f04f 33ff 	mov.w	r3, #4294967295
 80056e4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80056e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d87e      	bhi.n	80057ec <USB_HC_Init+0x13c>
 80056ee:	a201      	add	r2, pc, #4	; (adr r2, 80056f4 <USB_HC_Init+0x44>)
 80056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f4:	08005705 	.word	0x08005705
 80056f8:	080057af 	.word	0x080057af
 80056fc:	08005705 	.word	0x08005705
 8005700:	08005771 	.word	0x08005771
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005704:	78fb      	ldrb	r3, [r7, #3]
 8005706:	015a      	lsls	r2, r3, #5
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	4413      	add	r3, r2
 800570c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005710:	461a      	mov	r2, r3
 8005712:	f240 439d 	movw	r3, #1181	; 0x49d
 8005716:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005718:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800571c:	2b00      	cmp	r3, #0
 800571e:	da10      	bge.n	8005742 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005720:	78fb      	ldrb	r3, [r7, #3]
 8005722:	015a      	lsls	r2, r3, #5
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	4413      	add	r3, r2
 8005728:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	0151      	lsls	r1, r2, #5
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	440a      	add	r2, r1
 8005736:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800573a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800573e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005740:	e057      	b.n	80057f2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574a:	2b00      	cmp	r3, #0
 800574c:	d051      	beq.n	80057f2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800574e:	78fb      	ldrb	r3, [r7, #3]
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	4413      	add	r3, r2
 8005756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	78fa      	ldrb	r2, [r7, #3]
 800575e:	0151      	lsls	r1, r2, #5
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	440a      	add	r2, r1
 8005764:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005768:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800576c:	60d3      	str	r3, [r2, #12]
      break;
 800576e:	e040      	b.n	80057f2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005770:	78fb      	ldrb	r3, [r7, #3]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	4413      	add	r3, r2
 8005778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800577c:	461a      	mov	r2, r3
 800577e:	f240 639d 	movw	r3, #1693	; 0x69d
 8005782:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005784:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005788:	2b00      	cmp	r3, #0
 800578a:	da34      	bge.n	80057f6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800578c:	78fb      	ldrb	r3, [r7, #3]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	4413      	add	r3, r2
 8005794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	0151      	lsls	r1, r2, #5
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	440a      	add	r2, r1
 80057a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057aa:	60d3      	str	r3, [r2, #12]
      }

      break;
 80057ac:	e023      	b.n	80057f6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80057ae:	78fb      	ldrb	r3, [r7, #3]
 80057b0:	015a      	lsls	r2, r3, #5
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4413      	add	r3, r2
 80057b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ba:	461a      	mov	r2, r3
 80057bc:	f240 2325 	movw	r3, #549	; 0x225
 80057c0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80057c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	da17      	bge.n	80057fa <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80057ca:	78fb      	ldrb	r3, [r7, #3]
 80057cc:	015a      	lsls	r2, r3, #5
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	4413      	add	r3, r2
 80057d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	78fa      	ldrb	r2, [r7, #3]
 80057da:	0151      	lsls	r1, r2, #5
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	440a      	add	r2, r1
 80057e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057e4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80057e8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80057ea:	e006      	b.n	80057fa <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	77fb      	strb	r3, [r7, #31]
      break;
 80057f0:	e004      	b.n	80057fc <USB_HC_Init+0x14c>
      break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <USB_HC_Init+0x14c>
      break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <USB_HC_Init+0x14c>
      break;
 80057fa:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80057fc:	78fb      	ldrb	r3, [r7, #3]
 80057fe:	015a      	lsls	r2, r3, #5
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	4413      	add	r3, r2
 8005804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	78fa      	ldrb	r2, [r7, #3]
 800580c:	0151      	lsls	r1, r2, #5
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	440a      	add	r2, r1
 8005812:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005816:	f043 0302 	orr.w	r3, r3, #2
 800581a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005822:	699a      	ldr	r2, [r3, #24]
 8005824:	78fb      	ldrb	r3, [r7, #3]
 8005826:	f003 030f 	and.w	r3, r3, #15
 800582a:	2101      	movs	r1, #1
 800582c:	fa01 f303 	lsl.w	r3, r1, r3
 8005830:	6939      	ldr	r1, [r7, #16]
 8005832:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005836:	4313      	orrs	r3, r2
 8005838:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005846:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800584a:	2b00      	cmp	r3, #0
 800584c:	da03      	bge.n	8005856 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800584e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005852:	61bb      	str	r3, [r7, #24]
 8005854:	e001      	b.n	800585a <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff feff 	bl	800565e <USB_GetHostSpeed>
 8005860:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005862:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005866:	2b02      	cmp	r3, #2
 8005868:	d106      	bne.n	8005878 <USB_HC_Init+0x1c8>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2b02      	cmp	r3, #2
 800586e:	d003      	beq.n	8005878 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005870:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	e001      	b.n	800587c <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800587c:	787b      	ldrb	r3, [r7, #1]
 800587e:	059b      	lsls	r3, r3, #22
 8005880:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005884:	78bb      	ldrb	r3, [r7, #2]
 8005886:	02db      	lsls	r3, r3, #11
 8005888:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800588c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800588e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005892:	049b      	lsls	r3, r3, #18
 8005894:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005898:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800589a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800589c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80058a0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80058a6:	78fb      	ldrb	r3, [r7, #3]
 80058a8:	0159      	lsls	r1, r3, #5
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	440b      	add	r3, r1
 80058ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058b2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80058b8:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80058ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80058be:	2b03      	cmp	r3, #3
 80058c0:	d003      	beq.n	80058ca <USB_HC_Init+0x21a>
 80058c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d10f      	bne.n	80058ea <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80058ca:	78fb      	ldrb	r3, [r7, #3]
 80058cc:	015a      	lsls	r2, r3, #5
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	4413      	add	r3, r2
 80058d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	78fa      	ldrb	r2, [r7, #3]
 80058da:	0151      	lsls	r1, r2, #5
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	440a      	add	r2, r1
 80058e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058e8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80058ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3720      	adds	r7, #32
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08c      	sub	sp, #48	; 0x30
 80058f8:	af02      	add	r7, sp, #8
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	4613      	mov	r3, r2
 8005900:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	785b      	ldrb	r3, [r3, #1]
 800590a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800590c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005910:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591a:	2b00      	cmp	r3, #0
 800591c:	d02d      	beq.n	800597a <USB_HC_StartXfer+0x86>
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	791b      	ldrb	r3, [r3, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d129      	bne.n	800597a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005926:	79fb      	ldrb	r3, [r7, #7]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d117      	bne.n	800595c <USB_HC_StartXfer+0x68>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	79db      	ldrb	r3, [r3, #7]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d003      	beq.n	800593c <USB_HC_StartXfer+0x48>
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	79db      	ldrb	r3, [r3, #7]
 8005938:	2b02      	cmp	r3, #2
 800593a:	d10f      	bne.n	800595c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	6a3b      	ldr	r3, [r7, #32]
 8005942:	4413      	add	r3, r2
 8005944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	0151      	lsls	r1, r2, #5
 800594e:	6a3a      	ldr	r2, [r7, #32]
 8005950:	440a      	add	r2, r1
 8005952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800595c:	79fb      	ldrb	r3, [r7, #7]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10b      	bne.n	800597a <USB_HC_StartXfer+0x86>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	795b      	ldrb	r3, [r3, #5]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d107      	bne.n	800597a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	785b      	ldrb	r3, [r3, #1]
 800596e:	4619      	mov	r1, r3
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fa0f 	bl	8005d94 <USB_DoPing>
      return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e0f8      	b.n	8005b6c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d018      	beq.n	80059b4 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	8912      	ldrh	r2, [r2, #8]
 800598a:	4413      	add	r3, r2
 800598c:	3b01      	subs	r3, #1
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	8912      	ldrh	r2, [r2, #8]
 8005992:	fbb3 f3f2 	udiv	r3, r3, r2
 8005996:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005998:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800599a:	8b7b      	ldrh	r3, [r7, #26]
 800599c:	429a      	cmp	r2, r3
 800599e:	d90b      	bls.n	80059b8 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80059a0:	8b7b      	ldrh	r3, [r7, #26]
 80059a2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	8912      	ldrh	r2, [r2, #8]
 80059aa:	fb03 f202 	mul.w	r2, r3, r2
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	611a      	str	r2, [r3, #16]
 80059b2:	e001      	b.n	80059b8 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80059b4:	2301      	movs	r3, #1
 80059b6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	78db      	ldrb	r3, [r3, #3]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	8912      	ldrh	r2, [r2, #8]
 80059c6:	fb03 f202 	mul.w	r2, r3, r2
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	611a      	str	r2, [r3, #16]
 80059ce:	e003      	b.n	80059d8 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	695a      	ldr	r2, [r3, #20]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80059e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059e2:	04d9      	lsls	r1, r3, #19
 80059e4:	4b63      	ldr	r3, [pc, #396]	; (8005b74 <USB_HC_StartXfer+0x280>)
 80059e6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059e8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	7a9b      	ldrb	r3, [r3, #10]
 80059ee:	075b      	lsls	r3, r3, #29
 80059f0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059f4:	69f9      	ldr	r1, [r7, #28]
 80059f6:	0148      	lsls	r0, r1, #5
 80059f8:	6a39      	ldr	r1, [r7, #32]
 80059fa:	4401      	add	r1, r0
 80059fc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a00:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a02:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005a04:	79fb      	ldrb	r3, [r7, #7]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d009      	beq.n	8005a1e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	68d9      	ldr	r1, [r3, #12]
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	015a      	lsls	r2, r3, #5
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	4413      	add	r3, r2
 8005a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a1a:	460a      	mov	r2, r1
 8005a1c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005a1e:	6a3b      	ldr	r3, [r7, #32]
 8005a20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	bf0c      	ite	eq
 8005a2e:	2301      	moveq	r3, #1
 8005a30:	2300      	movne	r3, #0
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	015a      	lsls	r2, r3, #5
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	69fa      	ldr	r2, [r7, #28]
 8005a46:	0151      	lsls	r1, r2, #5
 8005a48:	6a3a      	ldr	r2, [r7, #32]
 8005a4a:	440a      	add	r2, r1
 8005a4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a50:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005a54:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	6a3b      	ldr	r3, [r7, #32]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	7e7b      	ldrb	r3, [r7, #25]
 8005a66:	075b      	lsls	r3, r3, #29
 8005a68:	69f9      	ldr	r1, [r7, #28]
 8005a6a:	0148      	lsls	r0, r1, #5
 8005a6c:	6a39      	ldr	r1, [r7, #32]
 8005a6e:	4401      	add	r1, r0
 8005a70:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005a74:	4313      	orrs	r3, r2
 8005a76:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a8e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	78db      	ldrb	r3, [r3, #3]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d004      	beq.n	8005aa2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a9e:	613b      	str	r3, [r7, #16]
 8005aa0:	e003      	b.n	8005aaa <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005aa8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ab0:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005abe:	461a      	mov	r2, r3
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005ac4:	79fb      	ldrb	r3, [r7, #7]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	e04e      	b.n	8005b6c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	78db      	ldrb	r3, [r3, #3]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d149      	bne.n	8005b6a <USB_HC_StartXfer+0x276>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d045      	beq.n	8005b6a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	79db      	ldrb	r3, [r3, #7]
 8005ae2:	2b03      	cmp	r3, #3
 8005ae4:	d830      	bhi.n	8005b48 <USB_HC_StartXfer+0x254>
 8005ae6:	a201      	add	r2, pc, #4	; (adr r2, 8005aec <USB_HC_StartXfer+0x1f8>)
 8005ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aec:	08005afd 	.word	0x08005afd
 8005af0:	08005b21 	.word	0x08005b21
 8005af4:	08005afd 	.word	0x08005afd
 8005af8:	08005b21 	.word	0x08005b21
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	3303      	adds	r3, #3
 8005b02:	089b      	lsrs	r3, r3, #2
 8005b04:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005b06:	8afa      	ldrh	r2, [r7, #22]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d91c      	bls.n	8005b4c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	f043 0220 	orr.w	r2, r3, #32
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	619a      	str	r2, [r3, #24]
        }
        break;
 8005b1e:	e015      	b.n	8005b4c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	3303      	adds	r3, #3
 8005b26:	089b      	lsrs	r3, r3, #2
 8005b28:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005b2a:	8afa      	ldrh	r2, [r7, #22]
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d90a      	bls.n	8005b50 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	619a      	str	r2, [r3, #24]
        }
        break;
 8005b46:	e003      	b.n	8005b50 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005b48:	bf00      	nop
 8005b4a:	e002      	b.n	8005b52 <USB_HC_StartXfer+0x25e>
        break;
 8005b4c:	bf00      	nop
 8005b4e:	e000      	b.n	8005b52 <USB_HC_StartXfer+0x25e>
        break;
 8005b50:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	68d9      	ldr	r1, [r3, #12]
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	785a      	ldrb	r2, [r3, #1]
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2000      	movs	r0, #0
 8005b62:	9000      	str	r0, [sp, #0]
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f7ff fb31 	bl	80051cc <USB_WritePacket>
  }

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3728      	adds	r7, #40	; 0x28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	1ff80000 	.word	0x1ff80000

08005b78 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	b29b      	uxth	r3, r3
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b089      	sub	sp, #36	; 0x24
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005baa:	78fb      	ldrb	r3, [r7, #3]
 8005bac:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	0c9b      	lsrs	r3, r3, #18
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	0fdb      	lsrs	r3, r3, #31
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d104      	bne.n	8005bf4 <USB_HC_Halt+0x5a>
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d101      	bne.n	8005bf4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	e0c8      	b.n	8005d86 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <USB_HC_Halt+0x66>
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d163      	bne.n	8005cc8 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	015a      	lsls	r2, r3, #5
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	4413      	add	r3, r2
 8005c08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	0151      	lsls	r1, r2, #5
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	440a      	add	r2, r1
 8005c16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c1e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0320 	and.w	r3, r3, #32
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f040 80ab 	bne.w	8005d84 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d133      	bne.n	8005ca2 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	015a      	lsls	r2, r3, #5
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	4413      	add	r3, r2
 8005c42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	0151      	lsls	r1, r2, #5
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	440a      	add	r2, r1
 8005c50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c58:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	015a      	lsls	r2, r3, #5
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	4413      	add	r3, r2
 8005c62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	0151      	lsls	r1, r2, #5
 8005c6c:	69fa      	ldr	r2, [r7, #28]
 8005c6e:	440a      	add	r2, r1
 8005c70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c78:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c86:	d81d      	bhi.n	8005cc4 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	015a      	lsls	r2, r3, #5
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	4413      	add	r3, r2
 8005c90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c9e:	d0ec      	beq.n	8005c7a <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ca0:	e070      	b.n	8005d84 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	0151      	lsls	r1, r2, #5
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	440a      	add	r2, r1
 8005cb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005cc0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005cc2:	e05f      	b.n	8005d84 <USB_HC_Halt+0x1ea>
            break;
 8005cc4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005cc6:	e05d      	b.n	8005d84 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	015a      	lsls	r2, r3, #5
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	4413      	add	r3, r2
 8005cd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	0151      	lsls	r1, r2, #5
 8005cda:	69fa      	ldr	r2, [r7, #28]
 8005cdc:	440a      	add	r2, r1
 8005cde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ce2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ce6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d133      	bne.n	8005d60 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	015a      	lsls	r2, r3, #5
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69ba      	ldr	r2, [r7, #24]
 8005d08:	0151      	lsls	r1, r2, #5
 8005d0a:	69fa      	ldr	r2, [r7, #28]
 8005d0c:	440a      	add	r2, r1
 8005d0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d16:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	0151      	lsls	r1, r2, #5
 8005d2a:	69fa      	ldr	r2, [r7, #28]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005d36:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d44:	d81d      	bhi.n	8005d82 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	015a      	lsls	r2, r3, #5
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d5c:	d0ec      	beq.n	8005d38 <USB_HC_Halt+0x19e>
 8005d5e:	e011      	b.n	8005d84 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	69ba      	ldr	r2, [r7, #24]
 8005d70:	0151      	lsls	r1, r2, #5
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	440a      	add	r2, r1
 8005d76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005d7e:	6013      	str	r3, [r2, #0]
 8005d80:	e000      	b.n	8005d84 <USB_HC_Halt+0x1ea>
          break;
 8005d82:	bf00      	nop
    }
  }

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3724      	adds	r7, #36	; 0x24
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
	...

08005d94 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005da8:	2301      	movs	r3, #1
 8005daa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	04da      	lsls	r2, r3, #19
 8005db0:	4b15      	ldr	r3, [pc, #84]	; (8005e08 <USB_DoPing+0x74>)
 8005db2:	4013      	ands	r3, r2
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	0151      	lsls	r1, r2, #5
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	440a      	add	r2, r1
 8005dbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ddc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005de4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df2:	461a      	mov	r2, r3
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	1ff80000 	.word	0x1ff80000

08005e0c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b088      	sub	sp, #32
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e14:	2300      	movs	r3, #0
 8005e16:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7ff f911 	bl	8005048 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e26:	2110      	movs	r1, #16
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7ff f96b 	bl	8005104 <USB_FlushTxFifo>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f7ff f997 	bl	800516c <USB_FlushRxFifo>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61bb      	str	r3, [r7, #24]
 8005e4c:	e01f      	b.n	8005e8e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	015a      	lsls	r2, r3, #5
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	4413      	add	r3, r2
 8005e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e64:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005e74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	015a      	lsls	r2, r3, #5
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e82:	461a      	mov	r2, r3
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	61bb      	str	r3, [r7, #24]
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	2b0f      	cmp	r3, #15
 8005e92:	d9dc      	bls.n	8005e4e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005e94:	2300      	movs	r3, #0
 8005e96:	61bb      	str	r3, [r7, #24]
 8005e98:	e034      	b.n	8005f04 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	015a      	lsls	r2, r3, #5
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005eb0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005eb8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ec0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	015a      	lsls	r2, r3, #5
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ece:	461a      	mov	r2, r3
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ee0:	d80c      	bhi.n	8005efc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	015a      	lsls	r2, r3, #5
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ef8:	d0ec      	beq.n	8005ed4 <USB_StopHost+0xc8>
 8005efa:	e000      	b.n	8005efe <USB_StopHost+0xf2>
        break;
 8005efc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	3301      	adds	r3, #1
 8005f02:	61bb      	str	r3, [r7, #24]
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b0f      	cmp	r3, #15
 8005f08:	d9c7      	bls.n	8005e9a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f10:	461a      	mov	r2, r3
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7ff f880 	bl	8005026 <USB_EnableGlobalInt>

  return ret;
 8005f26:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3720      	adds	r7, #32
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005f30:	b590      	push	{r4, r7, lr}
 8005f32:	b089      	sub	sp, #36	; 0x24
 8005f34:	af04      	add	r7, sp, #16
 8005f36:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005f38:	2301      	movs	r3, #1
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 fc66 	bl	8006810 <USBH_FindInterface>
 8005f44:	4603      	mov	r3, r0
 8005f46:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	2bff      	cmp	r3, #255	; 0xff
 8005f4c:	d002      	beq.n	8005f54 <USBH_CDC_InterfaceInit+0x24>
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d901      	bls.n	8005f58 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005f54:	2302      	movs	r3, #2
 8005f56:	e13d      	b.n	80061d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 fc3b 	bl	80067d8 <USBH_SelectInterface>
 8005f62:	4603      	mov	r3, r0
 8005f64:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005f66:	7bbb      	ldrb	r3, [r7, #14]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e131      	b.n	80061d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005f76:	2050      	movs	r0, #80	; 0x50
 8005f78:	f002 fafa 	bl	8008570 <malloc>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005f90:	2302      	movs	r3, #2
 8005f92:	e11f      	b.n	80061d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005f94:	2250      	movs	r2, #80	; 0x50
 8005f96:	2100      	movs	r1, #0
 8005f98:	68b8      	ldr	r0, [r7, #8]
 8005f9a:	f002 faf9 	bl	8008590 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	211a      	movs	r1, #26
 8005fa4:	fb01 f303 	mul.w	r3, r1, r3
 8005fa8:	4413      	add	r3, r2
 8005faa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	b25b      	sxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	da15      	bge.n	8005fe2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	211a      	movs	r1, #26
 8005fbc:	fb01 f303 	mul.w	r3, r1, r3
 8005fc0:	4413      	add	r3, r2
 8005fc2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005fc6:	781a      	ldrb	r2, [r3, #0]
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	211a      	movs	r1, #26
 8005fd2:	fb01 f303 	mul.w	r3, r1, r3
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005fdc:	881a      	ldrh	r2, [r3, #0]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	785b      	ldrb	r3, [r3, #1]
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f001 ff2c 	bl	8007e46 <USBH_AllocPipe>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	7819      	ldrb	r1, [r3, #0]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	7858      	ldrb	r0, [r3, #1]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	8952      	ldrh	r2, [r2, #10]
 800600e:	9202      	str	r2, [sp, #8]
 8006010:	2203      	movs	r2, #3
 8006012:	9201      	str	r2, [sp, #4]
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	4623      	mov	r3, r4
 8006018:	4602      	mov	r2, r0
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f001 fee4 	bl	8007de8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	2200      	movs	r2, #0
 8006026:	4619      	mov	r1, r3
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f002 f9f3 	bl	8008414 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800602e:	2300      	movs	r3, #0
 8006030:	2200      	movs	r2, #0
 8006032:	210a      	movs	r1, #10
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fbeb 	bl	8006810 <USBH_FindInterface>
 800603a:	4603      	mov	r3, r0
 800603c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800603e:	7bfb      	ldrb	r3, [r7, #15]
 8006040:	2bff      	cmp	r3, #255	; 0xff
 8006042:	d002      	beq.n	800604a <USBH_CDC_InterfaceInit+0x11a>
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d901      	bls.n	800604e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800604a:	2302      	movs	r3, #2
 800604c:	e0c2      	b.n	80061d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800604e:	7bfb      	ldrb	r3, [r7, #15]
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	211a      	movs	r1, #26
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	4413      	add	r3, r2
 800605a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	b25b      	sxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	da16      	bge.n	8006094 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006066:	7bfb      	ldrb	r3, [r7, #15]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	211a      	movs	r1, #26
 800606c:	fb01 f303 	mul.w	r3, r1, r3
 8006070:	4413      	add	r3, r2
 8006072:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006076:	781a      	ldrb	r2, [r3, #0]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800607c:	7bfb      	ldrb	r3, [r7, #15]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	211a      	movs	r1, #26
 8006082:	fb01 f303 	mul.w	r3, r1, r3
 8006086:	4413      	add	r3, r2
 8006088:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800608c:	881a      	ldrh	r2, [r3, #0]
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	835a      	strh	r2, [r3, #26]
 8006092:	e015      	b.n	80060c0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	211a      	movs	r1, #26
 800609a:	fb01 f303 	mul.w	r3, r1, r3
 800609e:	4413      	add	r3, r2
 80060a0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80060a4:	781a      	ldrb	r2, [r3, #0]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	211a      	movs	r1, #26
 80060b0:	fb01 f303 	mul.w	r3, r1, r3
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80060ba:	881a      	ldrh	r2, [r3, #0]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	687a      	ldr	r2, [r7, #4]
 80060c4:	211a      	movs	r1, #26
 80060c6:	fb01 f303 	mul.w	r3, r1, r3
 80060ca:	4413      	add	r3, r2
 80060cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	b25b      	sxtb	r3, r3
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	da16      	bge.n	8006106 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	211a      	movs	r1, #26
 80060de:	fb01 f303 	mul.w	r3, r1, r3
 80060e2:	4413      	add	r3, r2
 80060e4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80060e8:	781a      	ldrb	r2, [r3, #0]
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	211a      	movs	r1, #26
 80060f4:	fb01 f303 	mul.w	r3, r1, r3
 80060f8:	4413      	add	r3, r2
 80060fa:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80060fe:	881a      	ldrh	r2, [r3, #0]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	835a      	strh	r2, [r3, #26]
 8006104:	e015      	b.n	8006132 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006106:	7bfb      	ldrb	r3, [r7, #15]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	211a      	movs	r1, #26
 800610c:	fb01 f303 	mul.w	r3, r1, r3
 8006110:	4413      	add	r3, r2
 8006112:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006116:	781a      	ldrb	r2, [r3, #0]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800611c:	7bfb      	ldrb	r3, [r7, #15]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	211a      	movs	r1, #26
 8006122:	fb01 f303 	mul.w	r3, r1, r3
 8006126:	4413      	add	r3, r2
 8006128:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800612c:	881a      	ldrh	r2, [r3, #0]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	7b9b      	ldrb	r3, [r3, #14]
 8006136:	4619      	mov	r1, r3
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f001 fe84 	bl	8007e46 <USBH_AllocPipe>
 800613e:	4603      	mov	r3, r0
 8006140:	461a      	mov	r2, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	7bdb      	ldrb	r3, [r3, #15]
 800614a:	4619      	mov	r1, r3
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f001 fe7a 	bl	8007e46 <USBH_AllocPipe>
 8006152:	4603      	mov	r3, r0
 8006154:	461a      	mov	r2, r3
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	7b59      	ldrb	r1, [r3, #13]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	7b98      	ldrb	r0, [r3, #14]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	8b12      	ldrh	r2, [r2, #24]
 8006172:	9202      	str	r2, [sp, #8]
 8006174:	2202      	movs	r2, #2
 8006176:	9201      	str	r2, [sp, #4]
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	4623      	mov	r3, r4
 800617c:	4602      	mov	r2, r0
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f001 fe32 	bl	8007de8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	7b19      	ldrb	r1, [r3, #12]
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	7bd8      	ldrb	r0, [r3, #15]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	8b52      	ldrh	r2, [r2, #26]
 800619c:	9202      	str	r2, [sp, #8]
 800619e:	2202      	movs	r2, #2
 80061a0:	9201      	str	r2, [sp, #4]
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	4623      	mov	r3, r4
 80061a6:	4602      	mov	r2, r0
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f001 fe1d 	bl	8007de8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	7b5b      	ldrb	r3, [r3, #13]
 80061ba:	2200      	movs	r2, #0
 80061bc:	4619      	mov	r1, r3
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f002 f928 	bl	8008414 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	7b1b      	ldrb	r3, [r3, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	4619      	mov	r1, r3
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f002 f921 	bl	8008414 <USBH_LL_SetToggle>

  return USBH_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd90      	pop	{r4, r7, pc}

080061dc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00e      	beq.n	8006214 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	4619      	mov	r1, r3
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f001 fe12 	bl	8007e26 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	4619      	mov	r1, r3
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f001 fe3d 	bl	8007e88 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	7b1b      	ldrb	r3, [r3, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00e      	beq.n	800623a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	7b1b      	ldrb	r3, [r3, #12]
 8006220:	4619      	mov	r1, r3
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f001 fdff 	bl	8007e26 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	7b1b      	ldrb	r3, [r3, #12]
 800622c:	4619      	mov	r1, r3
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f001 fe2a 	bl	8007e88 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	7b5b      	ldrb	r3, [r3, #13]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00e      	beq.n	8006260 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	7b5b      	ldrb	r3, [r3, #13]
 8006246:	4619      	mov	r1, r3
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f001 fdec 	bl	8007e26 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	7b5b      	ldrb	r3, [r3, #13]
 8006252:	4619      	mov	r1, r3
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f001 fe17 	bl	8007e88 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00b      	beq.n	8006284 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	4618      	mov	r0, r3
 8006276:	f002 f983 	bl	8008580 <free>
    phost->pActiveClass->pData = 0U;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006280:	2200      	movs	r2, #0
 8006282:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b084      	sub	sp, #16
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	3340      	adds	r3, #64	; 0x40
 80062a4:	4619      	mov	r1, r3
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f8b1 	bl	800640e <GetLineCoding>
 80062ac:	4603      	mov	r3, r0
 80062ae:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80062b0:	7afb      	ldrb	r3, [r7, #11]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d105      	bne.n	80062c2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80062bc:	2102      	movs	r1, #2
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80062c2:	7afb      	ldrb	r3, [r7, #11]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80062d4:	2301      	movs	r3, #1
 80062d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d877      	bhi.n	80063e0 <USBH_CDC_Process+0x114>
 80062f0:	a201      	add	r2, pc, #4	; (adr r2, 80062f8 <USBH_CDC_Process+0x2c>)
 80062f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f6:	bf00      	nop
 80062f8:	0800630d 	.word	0x0800630d
 80062fc:	08006313 	.word	0x08006313
 8006300:	08006343 	.word	0x08006343
 8006304:	080063b7 	.word	0x080063b7
 8006308:	080063c5 	.word	0x080063c5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800630c:	2300      	movs	r3, #0
 800630e:	73fb      	strb	r3, [r7, #15]
      break;
 8006310:	e06d      	b.n	80063ee <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006316:	4619      	mov	r1, r3
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f897 	bl	800644c <SetLineCoding>
 800631e:	4603      	mov	r3, r0
 8006320:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006322:	7bbb      	ldrb	r3, [r7, #14]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d104      	bne.n	8006332 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006330:	e058      	b.n	80063e4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006332:	7bbb      	ldrb	r3, [r7, #14]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d055      	beq.n	80063e4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2204      	movs	r2, #4
 800633c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006340:	e050      	b.n	80063e4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	3340      	adds	r3, #64	; 0x40
 8006346:	4619      	mov	r1, r3
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 f860 	bl	800640e <GetLineCoding>
 800634e:	4603      	mov	r3, r0
 8006350:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006352:	7bbb      	ldrb	r3, [r7, #14]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d126      	bne.n	80063a6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800636a:	791b      	ldrb	r3, [r3, #4]
 800636c:	429a      	cmp	r2, r3
 800636e:	d13b      	bne.n	80063e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800637a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800637c:	429a      	cmp	r2, r3
 800637e:	d133      	bne.n	80063e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800638a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800638c:	429a      	cmp	r2, r3
 800638e:	d12b      	bne.n	80063e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006398:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800639a:	429a      	cmp	r2, r3
 800639c:	d124      	bne.n	80063e8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 f958 	bl	8006654 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80063a4:	e020      	b.n	80063e8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80063a6:	7bbb      	ldrb	r3, [r7, #14]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d01d      	beq.n	80063e8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2204      	movs	r2, #4
 80063b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80063b4:	e018      	b.n	80063e8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f867 	bl	800648a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f8da 	bl	8006576 <CDC_ProcessReception>
      break;
 80063c2:	e014      	b.n	80063ee <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80063c4:	2100      	movs	r1, #0
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 ffef 	bl	80073aa <USBH_ClrFeature>
 80063cc:	4603      	mov	r3, r0
 80063ce:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80063d0:	7bbb      	ldrb	r3, [r7, #14]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10a      	bne.n	80063ec <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80063de:	e005      	b.n	80063ec <USBH_CDC_Process+0x120>

    default:
      break;
 80063e0:	bf00      	nop
 80063e2:	e004      	b.n	80063ee <USBH_CDC_Process+0x122>
      break;
 80063e4:	bf00      	nop
 80063e6:	e002      	b.n	80063ee <USBH_CDC_Process+0x122>
      break;
 80063e8:	bf00      	nop
 80063ea:	e000      	b.n	80063ee <USBH_CDC_Process+0x122>
      break;
 80063ec:	bf00      	nop

  }

  return status;
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800640e:	b580      	push	{r7, lr}
 8006410:	b082      	sub	sp, #8
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	22a1      	movs	r2, #161	; 0xa1
 800641c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2221      	movs	r2, #33	; 0x21
 8006422:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2207      	movs	r2, #7
 8006434:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2207      	movs	r2, #7
 800643a:	4619      	mov	r1, r3
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f001 fa81 	bl	8007944 <USBH_CtlReq>
 8006442:	4603      	mov	r3, r0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3708      	adds	r7, #8
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2221      	movs	r2, #33	; 0x21
 800645a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2220      	movs	r2, #32
 8006460:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2207      	movs	r2, #7
 8006472:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2207      	movs	r2, #7
 8006478:	4619      	mov	r1, r3
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f001 fa62 	bl	8007944 <USBH_CtlReq>
 8006480:	4603      	mov	r3, r0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b086      	sub	sp, #24
 800648e:	af02      	add	r7, sp, #8
 8006490:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800649c:	2300      	movs	r3, #0
 800649e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d002      	beq.n	80064b0 <CDC_ProcessTransmission+0x26>
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	d023      	beq.n	80064f6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80064ae:	e05e      	b.n	800656e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	8b12      	ldrh	r2, [r2, #24]
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d90b      	bls.n	80064d4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	69d9      	ldr	r1, [r3, #28]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8b1a      	ldrh	r2, [r3, #24]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	7b5b      	ldrb	r3, [r3, #13]
 80064c8:	2001      	movs	r0, #1
 80064ca:	9000      	str	r0, [sp, #0]
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f001 fc48 	bl	8007d62 <USBH_BulkSendData>
 80064d2:	e00b      	b.n	80064ec <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	7b5b      	ldrb	r3, [r3, #13]
 80064e2:	2001      	movs	r0, #1
 80064e4:	9000      	str	r0, [sp, #0]
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f001 fc3b 	bl	8007d62 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2202      	movs	r2, #2
 80064f0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80064f4:	e03b      	b.n	800656e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	7b5b      	ldrb	r3, [r3, #13]
 80064fa:	4619      	mov	r1, r3
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f001 ff5f 	bl	80083c0 <USBH_LL_GetURBState>
 8006502:	4603      	mov	r3, r0
 8006504:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006506:	7afb      	ldrb	r3, [r7, #11]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d128      	bne.n	800655e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	8b12      	ldrh	r2, [r2, #24]
 8006514:	4293      	cmp	r3, r2
 8006516:	d90e      	bls.n	8006536 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	8b12      	ldrh	r2, [r2, #24]
 8006520:	1a9a      	subs	r2, r3, r2
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	8b12      	ldrh	r2, [r2, #24]
 800652e:	441a      	add	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	61da      	str	r2, [r3, #28]
 8006534:	e002      	b.n	800653c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	2b00      	cmp	r3, #0
 8006542:	d004      	beq.n	800654e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800654c:	e00e      	b.n	800656c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f868 	bl	800662c <USBH_CDC_TransmitCallback>
      break;
 800655c:	e006      	b.n	800656c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800655e:	7afb      	ldrb	r3, [r7, #11]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d103      	bne.n	800656c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800656c:	bf00      	nop
  }
}
 800656e:	bf00      	nop
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b086      	sub	sp, #24
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006588:	2300      	movs	r3, #0
 800658a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006592:	2b03      	cmp	r3, #3
 8006594:	d002      	beq.n	800659c <CDC_ProcessReception+0x26>
 8006596:	2b04      	cmp	r3, #4
 8006598:	d00e      	beq.n	80065b8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800659a:	e043      	b.n	8006624 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	6a19      	ldr	r1, [r3, #32]
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	8b5a      	ldrh	r2, [r3, #26]
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	7b1b      	ldrb	r3, [r3, #12]
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 fbff 	bl	8007dac <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2204      	movs	r2, #4
 80065b2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80065b6:	e035      	b.n	8006624 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	7b1b      	ldrb	r3, [r3, #12]
 80065bc:	4619      	mov	r1, r3
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f001 fefe 	bl	80083c0 <USBH_LL_GetURBState>
 80065c4:	4603      	mov	r3, r0
 80065c6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80065c8:	7cfb      	ldrb	r3, [r7, #19]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d129      	bne.n	8006622 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	7b1b      	ldrb	r3, [r3, #12]
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f001 fe61 	bl	800829c <USBH_LL_GetLastXferSize>
 80065da:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d016      	beq.n	8006614 <CDC_ProcessReception+0x9e>
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	8b5b      	ldrh	r3, [r3, #26]
 80065ea:	461a      	mov	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d910      	bls.n	8006614 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	1ad2      	subs	r2, r2, r3
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	6a1a      	ldr	r2, [r3, #32]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	441a      	add	r2, r3
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	2203      	movs	r2, #3
 800660e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006612:	e006      	b.n	8006622 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 f80f 	bl	8006640 <USBH_CDC_ReceiveCallback>
      break;
 8006622:	bf00      	nop
  }
}
 8006624:	bf00      	nop
 8006626:	3718      	adds	r7, #24
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800667c:	2302      	movs	r3, #2
 800667e:	e029      	b.n	80066d4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	79fa      	ldrb	r2, [r7, #7]
 8006684:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 f81f 	bl	80066dc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d003      	beq.n	80066cc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	68ba      	ldr	r2, [r7, #8]
 80066c8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f001 fd31 	bl	8008134 <USBH_LL_Init>

  return USBH_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80066e4:	2300      	movs	r3, #0
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	e009      	b.n	8006702 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	33e0      	adds	r3, #224	; 0xe0
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	4413      	add	r3, r2
 80066f8:	2200      	movs	r2, #0
 80066fa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	3301      	adds	r3, #1
 8006700:	60fb      	str	r3, [r7, #12]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2b0f      	cmp	r3, #15
 8006706:	d9f2      	bls.n	80066ee <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006708:	2300      	movs	r3, #0
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	e009      	b.n	8006722 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	4413      	add	r3, r2
 8006714:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006718:	2200      	movs	r2, #0
 800671a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	3301      	adds	r3, #1
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006728:	d3f1      	bcc.n	800670e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2240      	movs	r2, #64	; 0x40
 800674e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d016      	beq.n	80067c6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10e      	bne.n	80067c0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80067a8:	1c59      	adds	r1, r3, #1
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	33de      	adds	r3, #222	; 0xde
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80067ba:	2300      	movs	r3, #0
 80067bc:	73fb      	strb	r3, [r7, #15]
 80067be:	e004      	b.n	80067ca <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80067c0:	2302      	movs	r3, #2
 80067c2:	73fb      	strb	r3, [r7, #15]
 80067c4:	e001      	b.n	80067ca <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80067c6:	2302      	movs	r3, #2
 80067c8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80067ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3714      	adds	r7, #20
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	460b      	mov	r3, r1
 80067e2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80067e4:	2300      	movs	r3, #0
 80067e6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80067ee:	78fa      	ldrb	r2, [r7, #3]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d204      	bcs.n	80067fe <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	78fa      	ldrb	r2, [r7, #3]
 80067f8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80067fc:	e001      	b.n	8006802 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80067fe:	2302      	movs	r3, #2
 8006800:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006802:	7bfb      	ldrb	r3, [r7, #15]
}
 8006804:	4618      	mov	r0, r3
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	4608      	mov	r0, r1
 800681a:	4611      	mov	r1, r2
 800681c:	461a      	mov	r2, r3
 800681e:	4603      	mov	r3, r0
 8006820:	70fb      	strb	r3, [r7, #3]
 8006822:	460b      	mov	r3, r1
 8006824:	70bb      	strb	r3, [r7, #2]
 8006826:	4613      	mov	r3, r2
 8006828:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800682a:	2300      	movs	r3, #0
 800682c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800682e:	2300      	movs	r3, #0
 8006830:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006838:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800683a:	e025      	b.n	8006888 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800683c:	7dfb      	ldrb	r3, [r7, #23]
 800683e:	221a      	movs	r2, #26
 8006840:	fb02 f303 	mul.w	r3, r2, r3
 8006844:	3308      	adds	r3, #8
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	4413      	add	r3, r2
 800684a:	3302      	adds	r3, #2
 800684c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	795b      	ldrb	r3, [r3, #5]
 8006852:	78fa      	ldrb	r2, [r7, #3]
 8006854:	429a      	cmp	r2, r3
 8006856:	d002      	beq.n	800685e <USBH_FindInterface+0x4e>
 8006858:	78fb      	ldrb	r3, [r7, #3]
 800685a:	2bff      	cmp	r3, #255	; 0xff
 800685c:	d111      	bne.n	8006882 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006862:	78ba      	ldrb	r2, [r7, #2]
 8006864:	429a      	cmp	r2, r3
 8006866:	d002      	beq.n	800686e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006868:	78bb      	ldrb	r3, [r7, #2]
 800686a:	2bff      	cmp	r3, #255	; 0xff
 800686c:	d109      	bne.n	8006882 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006872:	787a      	ldrb	r2, [r7, #1]
 8006874:	429a      	cmp	r2, r3
 8006876:	d002      	beq.n	800687e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006878:	787b      	ldrb	r3, [r7, #1]
 800687a:	2bff      	cmp	r3, #255	; 0xff
 800687c:	d101      	bne.n	8006882 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800687e:	7dfb      	ldrb	r3, [r7, #23]
 8006880:	e006      	b.n	8006890 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006882:	7dfb      	ldrb	r3, [r7, #23]
 8006884:	3301      	adds	r3, #1
 8006886:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006888:	7dfb      	ldrb	r3, [r7, #23]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d9d6      	bls.n	800683c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800688e:	23ff      	movs	r3, #255	; 0xff
}
 8006890:	4618      	mov	r0, r3
 8006892:	371c      	adds	r7, #28
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f001 fc81 	bl	80081ac <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80068aa:	2101      	movs	r1, #1
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f001 fd9a 	bl	80083e6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3708      	adds	r7, #8
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b088      	sub	sp, #32
 80068c0:	af04      	add	r7, sp, #16
 80068c2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80068c4:	2302      	movs	r3, #2
 80068c6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80068c8:	2300      	movs	r3, #0
 80068ca:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d102      	bne.n	80068de <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2203      	movs	r2, #3
 80068dc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b0b      	cmp	r3, #11
 80068e6:	f200 81be 	bhi.w	8006c66 <USBH_Process+0x3aa>
 80068ea:	a201      	add	r2, pc, #4	; (adr r2, 80068f0 <USBH_Process+0x34>)
 80068ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f0:	08006921 	.word	0x08006921
 80068f4:	08006953 	.word	0x08006953
 80068f8:	080069bb 	.word	0x080069bb
 80068fc:	08006c01 	.word	0x08006c01
 8006900:	08006c67 	.word	0x08006c67
 8006904:	08006a5f 	.word	0x08006a5f
 8006908:	08006ba7 	.word	0x08006ba7
 800690c:	08006a95 	.word	0x08006a95
 8006910:	08006ab5 	.word	0x08006ab5
 8006914:	08006ad5 	.word	0x08006ad5
 8006918:	08006b19 	.word	0x08006b19
 800691c:	08006be9 	.word	0x08006be9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006926:	b2db      	uxtb	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 819e 	beq.w	8006c6a <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006934:	20c8      	movs	r0, #200	; 0xc8
 8006936:	f001 fd9d 	bl	8008474 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f001 fc93 	bl	8008266 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006950:	e18b      	b.n	8006c6a <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006958:	2b01      	cmp	r3, #1
 800695a:	d107      	bne.n	800696c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800696a:	e18d      	b.n	8006c88 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006972:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006976:	d914      	bls.n	80069a2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800697e:	3301      	adds	r3, #1
 8006980:	b2da      	uxtb	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800698e:	2b03      	cmp	r3, #3
 8006990:	d903      	bls.n	800699a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	220d      	movs	r2, #13
 8006996:	701a      	strb	r2, [r3, #0]
      break;
 8006998:	e176      	b.n	8006c88 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	701a      	strb	r2, [r3, #0]
      break;
 80069a0:	e172      	b.n	8006c88 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80069a8:	f103 020a 	add.w	r2, r3, #10
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80069b2:	200a      	movs	r0, #10
 80069b4:	f001 fd5e 	bl	8008474 <USBH_Delay>
      break;
 80069b8:	e166      	b.n	8006c88 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d005      	beq.n	80069d0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80069ca:	2104      	movs	r1, #4
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80069d0:	2064      	movs	r0, #100	; 0x64
 80069d2:	f001 fd4f 	bl	8008474 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f001 fc1e 	bl	8008218 <USBH_LL_GetSpeed>
 80069dc:	4603      	mov	r3, r0
 80069de:	461a      	mov	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2205      	movs	r2, #5
 80069ea:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80069ec:	2100      	movs	r1, #0
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f001 fa29 	bl	8007e46 <USBH_AllocPipe>
 80069f4:	4603      	mov	r3, r0
 80069f6:	461a      	mov	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80069fc:	2180      	movs	r1, #128	; 0x80
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f001 fa21 	bl	8007e46 <USBH_AllocPipe>
 8006a04:	4603      	mov	r3, r0
 8006a06:	461a      	mov	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	7919      	ldrb	r1, [r3, #4]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006a20:	b292      	uxth	r2, r2
 8006a22:	9202      	str	r2, [sp, #8]
 8006a24:	2200      	movs	r2, #0
 8006a26:	9201      	str	r2, [sp, #4]
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2280      	movs	r2, #128	; 0x80
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f001 f9da 	bl	8007de8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	7959      	ldrb	r1, [r3, #5]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006a48:	b292      	uxth	r2, r2
 8006a4a:	9202      	str	r2, [sp, #8]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	9201      	str	r2, [sp, #4]
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	4603      	mov	r3, r0
 8006a54:	2200      	movs	r2, #0
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f001 f9c6 	bl	8007de8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006a5c:	e114      	b.n	8006c88 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f918 	bl	8006c94 <USBH_HandleEnum>
 8006a64:	4603      	mov	r3, r0
 8006a66:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006a68:	7bbb      	ldrb	r3, [r7, #14]
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f040 80fe 	bne.w	8006c6e <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d103      	bne.n	8006a8c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2208      	movs	r2, #8
 8006a88:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006a8a:	e0f0      	b.n	8006c6e <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2207      	movs	r2, #7
 8006a90:	701a      	strb	r2, [r3, #0]
      break;
 8006a92:	e0ec      	b.n	8006c6e <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 80e9 	beq.w	8006c72 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2208      	movs	r2, #8
 8006ab0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006ab2:	e0de      	b.n	8006c72 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	4619      	mov	r1, r3
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fc2c 	bl	800731c <USBH_SetCfg>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f040 80d5 	bne.w	8006c76 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2209      	movs	r2, #9
 8006ad0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006ad2:	e0d0      	b.n	8006c76 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006ae2:	2101      	movs	r1, #1
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fc3c 	bl	8007362 <USBH_SetFeature>
 8006aea:	4603      	mov	r3, r0
 8006aec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006aee:	7bbb      	ldrb	r3, [r7, #14]
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d103      	bne.n	8006afe <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	220a      	movs	r2, #10
 8006afa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006afc:	e0bd      	b.n	8006c7a <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8006afe:	7bbb      	ldrb	r3, [r7, #14]
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	f040 80b9 	bne.w	8006c7a <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	220a      	movs	r2, #10
 8006b0c:	701a      	strb	r2, [r3, #0]
      break;
 8006b0e:	e0b4      	b.n	8006c7a <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	220a      	movs	r2, #10
 8006b14:	701a      	strb	r2, [r3, #0]
      break;
 8006b16:	e0b0      	b.n	8006c7a <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 80ad 	beq.w	8006c7e <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	73fb      	strb	r3, [r7, #15]
 8006b30:	e016      	b.n	8006b60 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006b32:	7bfa      	ldrb	r2, [r7, #15]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	32de      	adds	r2, #222	; 0xde
 8006b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b3c:	791a      	ldrb	r2, [r3, #4]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d108      	bne.n	8006b5a <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006b48:	7bfa      	ldrb	r2, [r7, #15]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	32de      	adds	r2, #222	; 0xde
 8006b4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006b58:	e005      	b.n	8006b66 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d0e5      	beq.n	8006b32 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d016      	beq.n	8006b9e <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	4798      	blx	r3
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d109      	bne.n	8006b96 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2206      	movs	r2, #6
 8006b86:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006b8e:	2103      	movs	r1, #3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006b94:	e073      	b.n	8006c7e <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	220d      	movs	r2, #13
 8006b9a:	701a      	strb	r2, [r3, #0]
      break;
 8006b9c:	e06f      	b.n	8006c7e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	220d      	movs	r2, #13
 8006ba2:	701a      	strb	r2, [r3, #0]
      break;
 8006ba4:	e06b      	b.n	8006c7e <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d017      	beq.n	8006be0 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	4798      	blx	r3
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006bc0:	7bbb      	ldrb	r3, [r7, #14]
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d103      	bne.n	8006bd0 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	220b      	movs	r2, #11
 8006bcc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006bce:	e058      	b.n	8006c82 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006bd0:	7bbb      	ldrb	r3, [r7, #14]
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d154      	bne.n	8006c82 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	220d      	movs	r2, #13
 8006bdc:	701a      	strb	r2, [r3, #0]
      break;
 8006bde:	e050      	b.n	8006c82 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	220d      	movs	r2, #13
 8006be4:	701a      	strb	r2, [r3, #0]
      break;
 8006be6:	e04c      	b.n	8006c82 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d049      	beq.n	8006c86 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	4798      	blx	r3
      }
      break;
 8006bfe:	e042      	b.n	8006c86 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f7ff fd67 	bl	80066dc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d009      	beq.n	8006c2c <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d005      	beq.n	8006c42 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c3c:	2105      	movs	r1, #5
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d107      	bne.n	8006c5e <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff fe20 	bl	800689c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006c5c:	e014      	b.n	8006c88 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 faa4 	bl	80081ac <USBH_LL_Start>
      break;
 8006c64:	e010      	b.n	8006c88 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006c66:	bf00      	nop
 8006c68:	e00e      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c6a:	bf00      	nop
 8006c6c:	e00c      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c6e:	bf00      	nop
 8006c70:	e00a      	b.n	8006c88 <USBH_Process+0x3cc>
    break;
 8006c72:	bf00      	nop
 8006c74:	e008      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c76:	bf00      	nop
 8006c78:	e006      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c7a:	bf00      	nop
 8006c7c:	e004      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c7e:	bf00      	nop
 8006c80:	e002      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c82:	bf00      	nop
 8006c84:	e000      	b.n	8006c88 <USBH_Process+0x3cc>
      break;
 8006c86:	bf00      	nop
  }
  return USBH_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop

08006c94 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b088      	sub	sp, #32
 8006c98:	af04      	add	r7, sp, #16
 8006c9a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	785b      	ldrb	r3, [r3, #1]
 8006ca8:	2b07      	cmp	r3, #7
 8006caa:	f200 81c1 	bhi.w	8007030 <USBH_HandleEnum+0x39c>
 8006cae:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <USBH_HandleEnum+0x20>)
 8006cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb4:	08006cd5 	.word	0x08006cd5
 8006cb8:	08006d93 	.word	0x08006d93
 8006cbc:	08006dfd 	.word	0x08006dfd
 8006cc0:	08006e8b 	.word	0x08006e8b
 8006cc4:	08006ef5 	.word	0x08006ef5
 8006cc8:	08006f65 	.word	0x08006f65
 8006ccc:	08006fab 	.word	0x08006fab
 8006cd0:	08006ff1 	.word	0x08006ff1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006cd4:	2108      	movs	r1, #8
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 fa50 	bl	800717c <USBH_Get_DevDesc>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ce0:	7bbb      	ldrb	r3, [r7, #14]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d130      	bne.n	8006d48 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	7919      	ldrb	r1, [r3, #4]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006d0a:	b292      	uxth	r2, r2
 8006d0c:	9202      	str	r2, [sp, #8]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	9201      	str	r2, [sp, #4]
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	4603      	mov	r3, r0
 8006d16:	2280      	movs	r2, #128	; 0x80
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f001 f865 	bl	8007de8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	7959      	ldrb	r1, [r3, #5]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006d32:	b292      	uxth	r2, r2
 8006d34:	9202      	str	r2, [sp, #8]
 8006d36:	2200      	movs	r2, #0
 8006d38:	9201      	str	r2, [sp, #4]
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2200      	movs	r2, #0
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f001 f851 	bl	8007de8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006d46:	e175      	b.n	8007034 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d48:	7bbb      	ldrb	r3, [r7, #14]
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	f040 8172 	bne.w	8007034 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d56:	3301      	adds	r3, #1
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d66:	2b03      	cmp	r3, #3
 8006d68:	d903      	bls.n	8006d72 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	220d      	movs	r2, #13
 8006d6e:	701a      	strb	r2, [r3, #0]
      break;
 8006d70:	e160      	b.n	8007034 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	795b      	ldrb	r3, [r3, #5]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 f885 	bl	8007e88 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	791b      	ldrb	r3, [r3, #4]
 8006d82:	4619      	mov	r1, r3
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f001 f87f 	bl	8007e88 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	701a      	strb	r2, [r3, #0]
      break;
 8006d90:	e150      	b.n	8007034 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006d92:	2112      	movs	r1, #18
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f9f1 	bl	800717c <USBH_Get_DevDesc>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006d9e:	7bbb      	ldrb	r3, [r7, #14]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d103      	bne.n	8006dac <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006daa:	e145      	b.n	8007038 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006dac:	7bbb      	ldrb	r3, [r7, #14]
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	f040 8142 	bne.w	8007038 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006dba:	3301      	adds	r3, #1
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006dca:	2b03      	cmp	r3, #3
 8006dcc:	d903      	bls.n	8006dd6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	220d      	movs	r2, #13
 8006dd2:	701a      	strb	r2, [r3, #0]
      break;
 8006dd4:	e130      	b.n	8007038 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	795b      	ldrb	r3, [r3, #5]
 8006dda:	4619      	mov	r1, r3
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f001 f853 	bl	8007e88 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	791b      	ldrb	r3, [r3, #4]
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f001 f84d 	bl	8007e88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	701a      	strb	r2, [r3, #0]
      break;
 8006dfa:	e11d      	b.n	8007038 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006dfc:	2101      	movs	r1, #1
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 fa68 	bl	80072d4 <USBH_SetAddress>
 8006e04:	4603      	mov	r3, r0
 8006e06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006e08:	7bbb      	ldrb	r3, [r7, #14]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d132      	bne.n	8006e74 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006e0e:	2002      	movs	r0, #2
 8006e10:	f001 fb30 	bl	8008474 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2203      	movs	r2, #3
 8006e20:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	7919      	ldrb	r1, [r3, #4]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006e36:	b292      	uxth	r2, r2
 8006e38:	9202      	str	r2, [sp, #8]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	9201      	str	r2, [sp, #4]
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	4603      	mov	r3, r0
 8006e42:	2280      	movs	r2, #128	; 0x80
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 ffcf 	bl	8007de8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	7959      	ldrb	r1, [r3, #5]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006e5e:	b292      	uxth	r2, r2
 8006e60:	9202      	str	r2, [sp, #8]
 8006e62:	2200      	movs	r2, #0
 8006e64:	9201      	str	r2, [sp, #4]
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 ffbb 	bl	8007de8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006e72:	e0e3      	b.n	800703c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e74:	7bbb      	ldrb	r3, [r7, #14]
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	f040 80e0 	bne.w	800703c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	220d      	movs	r2, #13
 8006e80:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	705a      	strb	r2, [r3, #1]
      break;
 8006e88:	e0d8      	b.n	800703c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006e8a:	2109      	movs	r1, #9
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f99d 	bl	80071cc <USBH_Get_CfgDesc>
 8006e92:	4603      	mov	r3, r0
 8006e94:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006e96:	7bbb      	ldrb	r3, [r7, #14]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d103      	bne.n	8006ea4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2204      	movs	r2, #4
 8006ea0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006ea2:	e0cd      	b.n	8007040 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ea4:	7bbb      	ldrb	r3, [r7, #14]
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	f040 80ca 	bne.w	8007040 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ec2:	2b03      	cmp	r3, #3
 8006ec4:	d903      	bls.n	8006ece <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	220d      	movs	r2, #13
 8006eca:	701a      	strb	r2, [r3, #0]
      break;
 8006ecc:	e0b8      	b.n	8007040 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	795b      	ldrb	r3, [r3, #5]
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 ffd7 	bl	8007e88 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	791b      	ldrb	r3, [r3, #4]
 8006ede:	4619      	mov	r1, r3
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 ffd1 	bl	8007e88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	701a      	strb	r2, [r3, #0]
      break;
 8006ef2:	e0a5      	b.n	8007040 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006efa:	4619      	mov	r1, r3
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 f965 	bl	80071cc <USBH_Get_CfgDesc>
 8006f02:	4603      	mov	r3, r0
 8006f04:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f06:	7bbb      	ldrb	r3, [r7, #14]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d103      	bne.n	8006f14 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2205      	movs	r2, #5
 8006f10:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006f12:	e097      	b.n	8007044 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f14:	7bbb      	ldrb	r3, [r7, #14]
 8006f16:	2b03      	cmp	r3, #3
 8006f18:	f040 8094 	bne.w	8007044 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f22:	3301      	adds	r3, #1
 8006f24:	b2da      	uxtb	r2, r3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f32:	2b03      	cmp	r3, #3
 8006f34:	d903      	bls.n	8006f3e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	220d      	movs	r2, #13
 8006f3a:	701a      	strb	r2, [r3, #0]
      break;
 8006f3c:	e082      	b.n	8007044 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	795b      	ldrb	r3, [r3, #5]
 8006f42:	4619      	mov	r1, r3
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 ff9f 	bl	8007e88 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	791b      	ldrb	r3, [r3, #4]
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 ff99 	bl	8007e88 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	701a      	strb	r2, [r3, #0]
      break;
 8006f62:	e06f      	b.n	8007044 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d019      	beq.n	8006fa2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006f7a:	23ff      	movs	r3, #255	; 0xff
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f949 	bl	8007214 <USBH_Get_StringDesc>
 8006f82:	4603      	mov	r3, r0
 8006f84:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006f86:	7bbb      	ldrb	r3, [r7, #14]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d103      	bne.n	8006f94 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2206      	movs	r2, #6
 8006f90:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006f92:	e059      	b.n	8007048 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f94:	7bbb      	ldrb	r3, [r7, #14]
 8006f96:	2b03      	cmp	r3, #3
 8006f98:	d156      	bne.n	8007048 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2206      	movs	r2, #6
 8006f9e:	705a      	strb	r2, [r3, #1]
      break;
 8006fa0:	e052      	b.n	8007048 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2206      	movs	r2, #6
 8006fa6:	705a      	strb	r2, [r3, #1]
      break;
 8006fa8:	e04e      	b.n	8007048 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d019      	beq.n	8006fe8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006fc0:	23ff      	movs	r3, #255	; 0xff
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f926 	bl	8007214 <USBH_Get_StringDesc>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006fcc:	7bbb      	ldrb	r3, [r7, #14]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d103      	bne.n	8006fda <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2207      	movs	r2, #7
 8006fd6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006fd8:	e038      	b.n	800704c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006fda:	7bbb      	ldrb	r3, [r7, #14]
 8006fdc:	2b03      	cmp	r3, #3
 8006fde:	d135      	bne.n	800704c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2207      	movs	r2, #7
 8006fe4:	705a      	strb	r2, [r3, #1]
      break;
 8006fe6:	e031      	b.n	800704c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2207      	movs	r2, #7
 8006fec:	705a      	strb	r2, [r3, #1]
      break;
 8006fee:	e02d      	b.n	800704c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d017      	beq.n	800702a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007006:	23ff      	movs	r3, #255	; 0xff
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f903 	bl	8007214 <USBH_Get_StringDesc>
 800700e:	4603      	mov	r3, r0
 8007010:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007012:	7bbb      	ldrb	r3, [r7, #14]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d102      	bne.n	800701e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007018:	2300      	movs	r3, #0
 800701a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800701c:	e018      	b.n	8007050 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800701e:	7bbb      	ldrb	r3, [r7, #14]
 8007020:	2b03      	cmp	r3, #3
 8007022:	d115      	bne.n	8007050 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007024:	2300      	movs	r3, #0
 8007026:	73fb      	strb	r3, [r7, #15]
      break;
 8007028:	e012      	b.n	8007050 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800702a:	2300      	movs	r3, #0
 800702c:	73fb      	strb	r3, [r7, #15]
      break;
 800702e:	e00f      	b.n	8007050 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007030:	bf00      	nop
 8007032:	e00e      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007034:	bf00      	nop
 8007036:	e00c      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007038:	bf00      	nop
 800703a:	e00a      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 800703c:	bf00      	nop
 800703e:	e008      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007040:	bf00      	nop
 8007042:	e006      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007044:	bf00      	nop
 8007046:	e004      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007048:	bf00      	nop
 800704a:	e002      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 800704c:	bf00      	nop
 800704e:	e000      	b.n	8007052 <USBH_HandleEnum+0x3be>
      break;
 8007050:	bf00      	nop
  }
  return Status;
 8007052:	7bfb      	ldrb	r3, [r7, #15]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800706e:	bf00      	nop
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b082      	sub	sp, #8
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007088:	1c5a      	adds	r2, r3, #1
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 f804 	bl	800709e <USBH_HandleSof>
}
 8007096:	bf00      	nop
 8007098:	3708      	adds	r7, #8
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b082      	sub	sp, #8
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b0b      	cmp	r3, #11
 80070ae:	d10a      	bne.n	80070c6 <USBH_HandleSof+0x28>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d005      	beq.n	80070c6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	4798      	blx	r3
  }
}
 80070c6:	bf00      	nop
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}

080070ce <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b083      	sub	sp, #12
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80070de:	bf00      	nop
}
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b083      	sub	sp, #12
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80070fa:	bf00      	nop
}
 80070fc:	370c      	adds	r7, #12
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007126:	2300      	movs	r3, #0
}
 8007128:	4618      	mov	r0, r3
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f001 f844 	bl	80081e2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	791b      	ldrb	r3, [r3, #4]
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 fe91 	bl	8007e88 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	795b      	ldrb	r3, [r3, #5]
 800716a:	4619      	mov	r1, r3
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fe8b 	bl	8007e88 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3708      	adds	r7, #8
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b086      	sub	sp, #24
 8007180:	af02      	add	r7, sp, #8
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	460b      	mov	r3, r1
 8007186:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800718e:	78fb      	ldrb	r3, [r7, #3]
 8007190:	b29b      	uxth	r3, r3
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	4613      	mov	r3, r2
 8007196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800719a:	2100      	movs	r1, #0
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f864 	bl	800726a <USBH_GetDescriptor>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d10a      	bne.n	80071c2 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f203 3026 	addw	r0, r3, #806	; 0x326
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80071b8:	78fa      	ldrb	r2, [r7, #3]
 80071ba:	b292      	uxth	r2, r2
 80071bc:	4619      	mov	r1, r3
 80071be:	f000 f918 	bl	80073f2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80071c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3710      	adds	r7, #16
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af02      	add	r7, sp, #8
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	460b      	mov	r3, r1
 80071d6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	331c      	adds	r3, #28
 80071dc:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80071de:	887b      	ldrh	r3, [r7, #2]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071e8:	2100      	movs	r1, #0
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 f83d 	bl	800726a <USBH_GetDescriptor>
 80071f0:	4603      	mov	r3, r0
 80071f2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80071f4:	7bfb      	ldrb	r3, [r7, #15]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d107      	bne.n	800720a <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80071fa:	887b      	ldrh	r3, [r7, #2]
 80071fc:	461a      	mov	r2, r3
 80071fe:	68b9      	ldr	r1, [r7, #8]
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 f987 	bl	8007514 <USBH_ParseCfgDesc>
 8007206:	4603      	mov	r3, r0
 8007208:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800720a:	7bfb      	ldrb	r3, [r7, #15]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af02      	add	r7, sp, #8
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	607a      	str	r2, [r7, #4]
 800721e:	461a      	mov	r2, r3
 8007220:	460b      	mov	r3, r1
 8007222:	72fb      	strb	r3, [r7, #11]
 8007224:	4613      	mov	r3, r2
 8007226:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007228:	7afb      	ldrb	r3, [r7, #11]
 800722a:	b29b      	uxth	r3, r3
 800722c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007230:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007238:	893b      	ldrh	r3, [r7, #8]
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	460b      	mov	r3, r1
 800723e:	2100      	movs	r1, #0
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f000 f812 	bl	800726a <USBH_GetDescriptor>
 8007246:	4603      	mov	r3, r0
 8007248:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800724a:	7dfb      	ldrb	r3, [r7, #23]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d107      	bne.n	8007260 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007256:	893a      	ldrh	r2, [r7, #8]
 8007258:	6879      	ldr	r1, [r7, #4]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fb24 	bl	80078a8 <USBH_ParseStringDesc>
  }

  return status;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
}
 8007262:	4618      	mov	r0, r3
 8007264:	3718      	adds	r7, #24
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b084      	sub	sp, #16
 800726e:	af00      	add	r7, sp, #0
 8007270:	60f8      	str	r0, [r7, #12]
 8007272:	607b      	str	r3, [r7, #4]
 8007274:	460b      	mov	r3, r1
 8007276:	72fb      	strb	r3, [r7, #11]
 8007278:	4613      	mov	r3, r2
 800727a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	789b      	ldrb	r3, [r3, #2]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d11c      	bne.n	80072be <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007284:	7afb      	ldrb	r3, [r7, #11]
 8007286:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800728a:	b2da      	uxtb	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2206      	movs	r2, #6
 8007294:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	893a      	ldrh	r2, [r7, #8]
 800729a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800729c:	893b      	ldrh	r3, [r7, #8]
 800729e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80072a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072a6:	d104      	bne.n	80072b2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f240 4209 	movw	r2, #1033	; 0x409
 80072ae:	829a      	strh	r2, [r3, #20]
 80072b0:	e002      	b.n	80072b8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8b3a      	ldrh	r2, [r7, #24]
 80072bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80072be:	8b3b      	ldrh	r3, [r7, #24]
 80072c0:	461a      	mov	r2, r3
 80072c2:	6879      	ldr	r1, [r7, #4]
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f000 fb3d 	bl	8007944 <USBH_CtlReq>
 80072ca:	4603      	mov	r3, r0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	789b      	ldrb	r3, [r3, #2]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d10f      	bne.n	8007308 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2205      	movs	r2, #5
 80072f2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80072f4:	78fb      	ldrb	r3, [r7, #3]
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007308:	2200      	movs	r2, #0
 800730a:	2100      	movs	r1, #0
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fb19 	bl	8007944 <USBH_CtlReq>
 8007312:	4603      	mov	r3, r0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	789b      	ldrb	r3, [r3, #2]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d10e      	bne.n	800734e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2209      	movs	r2, #9
 800733a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	887a      	ldrh	r2, [r7, #2]
 8007340:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800734e:	2200      	movs	r2, #0
 8007350:	2100      	movs	r1, #0
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 faf6 	bl	8007944 <USBH_CtlReq>
 8007358:	4603      	mov	r3, r0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b082      	sub	sp, #8
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	460b      	mov	r3, r1
 800736c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	789b      	ldrb	r3, [r3, #2]
 8007372:	2b01      	cmp	r3, #1
 8007374:	d10f      	bne.n	8007396 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2203      	movs	r2, #3
 8007380:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007382:	78fb      	ldrb	r3, [r7, #3]
 8007384:	b29a      	uxth	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007396:	2200      	movs	r2, #0
 8007398:	2100      	movs	r1, #0
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 fad2 	bl	8007944 <USBH_CtlReq>
 80073a0:	4603      	mov	r3, r0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80073aa:	b580      	push	{r7, lr}
 80073ac:	b082      	sub	sp, #8
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	460b      	mov	r3, r1
 80073b4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	789b      	ldrb	r3, [r3, #2]
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d10f      	bne.n	80073de <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2202      	movs	r2, #2
 80073c2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80073d0:	78fb      	ldrb	r3, [r7, #3]
 80073d2:	b29a      	uxth	r2, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80073de:	2200      	movs	r2, #0
 80073e0:	2100      	movs	r1, #0
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 faae 	bl	8007944 <USBH_CtlReq>
 80073e8:	4603      	mov	r3, r0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	4613      	mov	r3, r2
 80073fe:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	781a      	ldrb	r2, [r3, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	785a      	ldrb	r2, [r3, #1]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	3302      	adds	r3, #2
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	b29a      	uxth	r2, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	3303      	adds	r3, #3
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	b29b      	uxth	r3, r3
 8007420:	021b      	lsls	r3, r3, #8
 8007422:	b29b      	uxth	r3, r3
 8007424:	4313      	orrs	r3, r2
 8007426:	b29a      	uxth	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	791a      	ldrb	r2, [r3, #4]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	795a      	ldrb	r2, [r3, #5]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	799a      	ldrb	r2, [r3, #6]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	79da      	ldrb	r2, [r3, #7]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	79db      	ldrb	r3, [r3, #7]
 8007450:	2b20      	cmp	r3, #32
 8007452:	dc11      	bgt.n	8007478 <USBH_ParseDevDesc+0x86>
 8007454:	2b08      	cmp	r3, #8
 8007456:	db16      	blt.n	8007486 <USBH_ParseDevDesc+0x94>
 8007458:	3b08      	subs	r3, #8
 800745a:	2201      	movs	r2, #1
 800745c:	fa02 f303 	lsl.w	r3, r2, r3
 8007460:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8007464:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007468:	2b00      	cmp	r3, #0
 800746a:	bf14      	ite	ne
 800746c:	2301      	movne	r3, #1
 800746e:	2300      	moveq	r3, #0
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d102      	bne.n	800747c <USBH_ParseDevDesc+0x8a>
 8007476:	e006      	b.n	8007486 <USBH_ParseDevDesc+0x94>
 8007478:	2b40      	cmp	r3, #64	; 0x40
 800747a:	d104      	bne.n	8007486 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	79da      	ldrb	r2, [r3, #7]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	71da      	strb	r2, [r3, #7]
      break;
 8007484:	e003      	b.n	800748e <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2240      	movs	r2, #64	; 0x40
 800748a:	71da      	strb	r2, [r3, #7]
      break;
 800748c:	bf00      	nop
  }

  if (length > 8U)
 800748e:	88fb      	ldrh	r3, [r7, #6]
 8007490:	2b08      	cmp	r3, #8
 8007492:	d939      	bls.n	8007508 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	3308      	adds	r3, #8
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	b29a      	uxth	r2, r3
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	3309      	adds	r3, #9
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	021b      	lsls	r3, r3, #8
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	4313      	orrs	r3, r2
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	330a      	adds	r3, #10
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	330b      	adds	r3, #11
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	b29b      	uxth	r3, r3
 80074c0:	021b      	lsls	r3, r3, #8
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	4313      	orrs	r3, r2
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	330c      	adds	r3, #12
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	b29a      	uxth	r2, r3
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	330d      	adds	r3, #13
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	b29b      	uxth	r3, r3
 80074dc:	021b      	lsls	r3, r3, #8
 80074de:	b29b      	uxth	r3, r3
 80074e0:	4313      	orrs	r3, r2
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	7b9a      	ldrb	r2, [r3, #14]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	7bda      	ldrb	r2, [r3, #15]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	7c1a      	ldrb	r2, [r3, #16]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	7c5a      	ldrb	r2, [r3, #17]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	745a      	strb	r2, [r3, #17]
  }
}
 8007508:	bf00      	nop
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08c      	sub	sp, #48	; 0x30
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007528:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800752a:	2300      	movs	r3, #0
 800752c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800753a:	2300      	movs	r3, #0
 800753c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	781a      	ldrb	r2, [r3, #0]
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	785a      	ldrb	r2, [r3, #1]
 8007550:	6a3b      	ldr	r3, [r7, #32]
 8007552:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	3302      	adds	r3, #2
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	b29a      	uxth	r2, r3
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	3303      	adds	r3, #3
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	b29b      	uxth	r3, r3
 8007564:	021b      	lsls	r3, r3, #8
 8007566:	b29b      	uxth	r3, r3
 8007568:	4313      	orrs	r3, r2
 800756a:	b29b      	uxth	r3, r3
 800756c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007570:	bf28      	it	cs
 8007572:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8007576:	b29a      	uxth	r2, r3
 8007578:	6a3b      	ldr	r3, [r7, #32]
 800757a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	791a      	ldrb	r2, [r3, #4]
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	795a      	ldrb	r2, [r3, #5]
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	799a      	ldrb	r2, [r3, #6]
 8007590:	6a3b      	ldr	r3, [r7, #32]
 8007592:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	79da      	ldrb	r2, [r3, #7]
 8007598:	6a3b      	ldr	r3, [r7, #32]
 800759a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	7a1a      	ldrb	r2, [r3, #8]
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80075a4:	6a3b      	ldr	r3, [r7, #32]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	2b09      	cmp	r3, #9
 80075aa:	d002      	beq.n	80075b2 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	2209      	movs	r2, #9
 80075b0:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80075b2:	88fb      	ldrh	r3, [r7, #6]
 80075b4:	2b09      	cmp	r3, #9
 80075b6:	f240 809d 	bls.w	80076f4 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80075ba:	2309      	movs	r3, #9
 80075bc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80075be:	2300      	movs	r3, #0
 80075c0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80075c2:	e081      	b.n	80076c8 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80075c4:	f107 0316 	add.w	r3, r7, #22
 80075c8:	4619      	mov	r1, r3
 80075ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075cc:	f000 f99f 	bl	800790e <USBH_GetNextDesc>
 80075d0:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80075d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d4:	785b      	ldrb	r3, [r3, #1]
 80075d6:	2b04      	cmp	r3, #4
 80075d8:	d176      	bne.n	80076c8 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80075da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	2b09      	cmp	r3, #9
 80075e0:	d002      	beq.n	80075e8 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80075e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e4:	2209      	movs	r2, #9
 80075e6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80075e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075ec:	221a      	movs	r2, #26
 80075ee:	fb02 f303 	mul.w	r3, r2, r3
 80075f2:	3308      	adds	r3, #8
 80075f4:	6a3a      	ldr	r2, [r7, #32]
 80075f6:	4413      	add	r3, r2
 80075f8:	3302      	adds	r3, #2
 80075fa:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80075fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80075fe:	69f8      	ldr	r0, [r7, #28]
 8007600:	f000 f87e 	bl	8007700 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800760a:	2300      	movs	r3, #0
 800760c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800760e:	e043      	b.n	8007698 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007610:	f107 0316 	add.w	r3, r7, #22
 8007614:	4619      	mov	r1, r3
 8007616:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007618:	f000 f979 	bl	800790e <USBH_GetNextDesc>
 800761c:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800761e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007620:	785b      	ldrb	r3, [r3, #1]
 8007622:	2b05      	cmp	r3, #5
 8007624:	d138      	bne.n	8007698 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	795b      	ldrb	r3, [r3, #5]
 800762a:	2b01      	cmp	r3, #1
 800762c:	d10f      	bne.n	800764e <USBH_ParseCfgDesc+0x13a>
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	799b      	ldrb	r3, [r3, #6]
 8007632:	2b02      	cmp	r3, #2
 8007634:	d10b      	bne.n	800764e <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	79db      	ldrb	r3, [r3, #7]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10f      	bne.n	800765e <USBH_ParseCfgDesc+0x14a>
 800763e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	2b09      	cmp	r3, #9
 8007644:	d00b      	beq.n	800765e <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8007646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007648:	2209      	movs	r2, #9
 800764a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800764c:	e007      	b.n	800765e <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800764e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	2b07      	cmp	r3, #7
 8007654:	d004      	beq.n	8007660 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	2207      	movs	r2, #7
 800765a:	701a      	strb	r2, [r3, #0]
 800765c:	e000      	b.n	8007660 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800765e:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007664:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007668:	3201      	adds	r2, #1
 800766a:	00d2      	lsls	r2, r2, #3
 800766c:	211a      	movs	r1, #26
 800766e:	fb01 f303 	mul.w	r3, r1, r3
 8007672:	4413      	add	r3, r2
 8007674:	3308      	adds	r3, #8
 8007676:	6a3a      	ldr	r2, [r7, #32]
 8007678:	4413      	add	r3, r2
 800767a:	3304      	adds	r3, #4
 800767c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800767e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007680:	69b9      	ldr	r1, [r7, #24]
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 f86b 	bl	800775e <USBH_ParseEPDesc>
 8007688:	4603      	mov	r3, r0
 800768a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800768e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007692:	3301      	adds	r3, #1
 8007694:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	791b      	ldrb	r3, [r3, #4]
 800769c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d204      	bcs.n	80076ae <USBH_ParseCfgDesc+0x19a>
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	885a      	ldrh	r2, [r3, #2]
 80076a8:	8afb      	ldrh	r3, [r7, #22]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d8b0      	bhi.n	8007610 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	791b      	ldrb	r3, [r3, #4]
 80076b2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d201      	bcs.n	80076be <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e01c      	b.n	80076f8 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80076be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076c2:	3301      	adds	r3, #1
 80076c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80076c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d805      	bhi.n	80076dc <USBH_ParseCfgDesc+0x1c8>
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	885a      	ldrh	r2, [r3, #2]
 80076d4:	8afb      	ldrh	r3, [r7, #22]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	f63f af74 	bhi.w	80075c4 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	791b      	ldrb	r3, [r3, #4]
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	bf28      	it	cs
 80076e4:	2302      	movcs	r3, #2
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d201      	bcs.n	80076f4 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e001      	b.n	80076f8 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 80076f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3730      	adds	r7, #48	; 0x30
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	781a      	ldrb	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	785a      	ldrb	r2, [r3, #1]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	789a      	ldrb	r2, [r3, #2]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	78da      	ldrb	r2, [r3, #3]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	791a      	ldrb	r2, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	795a      	ldrb	r2, [r3, #5]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	799a      	ldrb	r2, [r3, #6]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	79da      	ldrb	r2, [r3, #7]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	7a1a      	ldrb	r2, [r3, #8]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	721a      	strb	r2, [r3, #8]
}
 8007752:	bf00      	nop
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800775e:	b480      	push	{r7}
 8007760:	b087      	sub	sp, #28
 8007762:	af00      	add	r7, sp, #0
 8007764:	60f8      	str	r0, [r7, #12]
 8007766:	60b9      	str	r1, [r7, #8]
 8007768:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800776a:	2300      	movs	r3, #0
 800776c:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	781a      	ldrb	r2, [r3, #0]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	785a      	ldrb	r2, [r3, #1]
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	789a      	ldrb	r2, [r3, #2]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	78da      	ldrb	r2, [r3, #3]
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3304      	adds	r3, #4
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	b29a      	uxth	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	3305      	adds	r3, #5
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	b29b      	uxth	r3, r3
 800779e:	021b      	lsls	r3, r3, #8
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	4313      	orrs	r3, r2
 80077a4:	b29a      	uxth	r2, r3
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	799a      	ldrb	r2, [r3, #6]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	889b      	ldrh	r3, [r3, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d102      	bne.n	80077c0 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 80077ba:	2303      	movs	r3, #3
 80077bc:	75fb      	strb	r3, [r7, #23]
 80077be:	e033      	b.n	8007828 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	889b      	ldrh	r3, [r3, #4]
 80077c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80077c8:	f023 0307 	bic.w	r3, r3, #7
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	889b      	ldrh	r3, [r3, #4]
 80077d6:	b21a      	sxth	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	3304      	adds	r3, #4
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	b299      	uxth	r1, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3305      	adds	r3, #5
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	021b      	lsls	r3, r3, #8
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	430b      	orrs	r3, r1
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d110      	bne.n	800781a <USBH_ParseEPDesc+0xbc>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	3304      	adds	r3, #4
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	b299      	uxth	r1, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	3305      	adds	r3, #5
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	b29b      	uxth	r3, r3
 8007808:	021b      	lsls	r3, r3, #8
 800780a:	b29b      	uxth	r3, r3
 800780c:	430b      	orrs	r3, r1
 800780e:	b29b      	uxth	r3, r3
 8007810:	b21b      	sxth	r3, r3
 8007812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007816:	b21b      	sxth	r3, r3
 8007818:	e001      	b.n	800781e <USBH_ParseEPDesc+0xc0>
 800781a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800781e:	4313      	orrs	r3, r2
 8007820:	b21b      	sxth	r3, r3
 8007822:	b29a      	uxth	r2, r3
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800782e:	2b00      	cmp	r3, #0
 8007830:	d116      	bne.n	8007860 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	78db      	ldrb	r3, [r3, #3]
 8007836:	f003 0303 	and.w	r3, r3, #3
 800783a:	2b01      	cmp	r3, #1
 800783c:	d005      	beq.n	800784a <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	78db      	ldrb	r3, [r3, #3]
 8007842:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007846:	2b03      	cmp	r3, #3
 8007848:	d127      	bne.n	800789a <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	799b      	ldrb	r3, [r3, #6]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <USBH_ParseEPDesc+0xfc>
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	799b      	ldrb	r3, [r3, #6]
 8007856:	2b10      	cmp	r3, #16
 8007858:	d91f      	bls.n	800789a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800785a:	2303      	movs	r3, #3
 800785c:	75fb      	strb	r3, [r7, #23]
 800785e:	e01c      	b.n	800789a <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	78db      	ldrb	r3, [r3, #3]
 8007864:	f003 0303 	and.w	r3, r3, #3
 8007868:	2b01      	cmp	r3, #1
 800786a:	d10a      	bne.n	8007882 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	799b      	ldrb	r3, [r3, #6]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d003      	beq.n	800787c <USBH_ParseEPDesc+0x11e>
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	799b      	ldrb	r3, [r3, #6]
 8007878:	2b10      	cmp	r3, #16
 800787a:	d90e      	bls.n	800789a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800787c:	2303      	movs	r3, #3
 800787e:	75fb      	strb	r3, [r7, #23]
 8007880:	e00b      	b.n	800789a <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	78db      	ldrb	r3, [r3, #3]
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	2b03      	cmp	r3, #3
 800788c:	d105      	bne.n	800789a <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	799b      	ldrb	r3, [r3, #6]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007896:	2303      	movs	r3, #3
 8007898:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800789a:	7dfb      	ldrb	r3, [r7, #23]
}
 800789c:	4618      	mov	r0, r3
 800789e:	371c      	adds	r7, #28
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	4613      	mov	r3, r2
 80078b4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	3301      	adds	r3, #1
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2b03      	cmp	r3, #3
 80078be:	d120      	bne.n	8007902 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	1e9a      	subs	r2, r3, #2
 80078c6:	88fb      	ldrh	r3, [r7, #6]
 80078c8:	4293      	cmp	r3, r2
 80078ca:	bf28      	it	cs
 80078cc:	4613      	movcs	r3, r2
 80078ce:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	3302      	adds	r3, #2
 80078d4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80078d6:	2300      	movs	r3, #0
 80078d8:	82fb      	strh	r3, [r7, #22]
 80078da:	e00b      	b.n	80078f4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80078dc:	8afb      	ldrh	r3, [r7, #22]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4413      	add	r3, r2
 80078e2:	781a      	ldrb	r2, [r3, #0]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	701a      	strb	r2, [r3, #0]
      pdest++;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	3301      	adds	r3, #1
 80078ec:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80078ee:	8afb      	ldrh	r3, [r7, #22]
 80078f0:	3302      	adds	r3, #2
 80078f2:	82fb      	strh	r3, [r7, #22]
 80078f4:	8afa      	ldrh	r2, [r7, #22]
 80078f6:	8abb      	ldrh	r3, [r7, #20]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d3ef      	bcc.n	80078dc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2200      	movs	r2, #0
 8007900:	701a      	strb	r2, [r3, #0]
  }
}
 8007902:	bf00      	nop
 8007904:	371c      	adds	r7, #28
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800790e:	b480      	push	{r7}
 8007910:	b085      	sub	sp, #20
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	881a      	ldrh	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	b29b      	uxth	r3, r3
 8007922:	4413      	add	r3, r2
 8007924:	b29a      	uxth	r2, r3
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4413      	add	r3, r2
 8007934:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007936:	68fb      	ldr	r3, [r7, #12]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b086      	sub	sp, #24
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	4613      	mov	r3, r2
 8007950:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007952:	2301      	movs	r3, #1
 8007954:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	789b      	ldrb	r3, [r3, #2]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d002      	beq.n	8007964 <USBH_CtlReq+0x20>
 800795e:	2b02      	cmp	r3, #2
 8007960:	d00f      	beq.n	8007982 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007962:	e027      	b.n	80079b4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	88fa      	ldrh	r2, [r7, #6]
 800796e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2201      	movs	r2, #1
 8007974:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2202      	movs	r2, #2
 800797a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800797c:	2301      	movs	r3, #1
 800797e:	75fb      	strb	r3, [r7, #23]
      break;
 8007980:	e018      	b.n	80079b4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f000 f81c 	bl	80079c0 <USBH_HandleControl>
 8007988:	4603      	mov	r3, r0
 800798a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800798c:	7dfb      	ldrb	r3, [r7, #23]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d002      	beq.n	8007998 <USBH_CtlReq+0x54>
 8007992:	7dfb      	ldrb	r3, [r7, #23]
 8007994:	2b03      	cmp	r3, #3
 8007996:	d106      	bne.n	80079a6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2201      	movs	r2, #1
 800799c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	761a      	strb	r2, [r3, #24]
      break;
 80079a4:	e005      	b.n	80079b2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80079a6:	7dfb      	ldrb	r3, [r7, #23]
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d102      	bne.n	80079b2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2201      	movs	r2, #1
 80079b0:	709a      	strb	r2, [r3, #2]
      break;
 80079b2:	bf00      	nop
  }
  return status;
 80079b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3718      	adds	r7, #24
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
	...

080079c0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b086      	sub	sp, #24
 80079c4:	af02      	add	r7, sp, #8
 80079c6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80079c8:	2301      	movs	r3, #1
 80079ca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80079cc:	2300      	movs	r3, #0
 80079ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	7e1b      	ldrb	r3, [r3, #24]
 80079d4:	3b01      	subs	r3, #1
 80079d6:	2b0a      	cmp	r3, #10
 80079d8:	f200 8156 	bhi.w	8007c88 <USBH_HandleControl+0x2c8>
 80079dc:	a201      	add	r2, pc, #4	; (adr r2, 80079e4 <USBH_HandleControl+0x24>)
 80079de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e2:	bf00      	nop
 80079e4:	08007a11 	.word	0x08007a11
 80079e8:	08007a2b 	.word	0x08007a2b
 80079ec:	08007a95 	.word	0x08007a95
 80079f0:	08007abb 	.word	0x08007abb
 80079f4:	08007af3 	.word	0x08007af3
 80079f8:	08007b1d 	.word	0x08007b1d
 80079fc:	08007b6f 	.word	0x08007b6f
 8007a00:	08007b91 	.word	0x08007b91
 8007a04:	08007bcd 	.word	0x08007bcd
 8007a08:	08007bf3 	.word	0x08007bf3
 8007a0c:	08007c31 	.word	0x08007c31
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f103 0110 	add.w	r1, r3, #16
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	795b      	ldrb	r3, [r3, #5]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 f943 	bl	8007ca8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2202      	movs	r2, #2
 8007a26:	761a      	strb	r2, [r3, #24]
      break;
 8007a28:	e139      	b.n	8007c9e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	795b      	ldrb	r3, [r3, #5]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fcc5 	bl	80083c0 <USBH_LL_GetURBState>
 8007a36:	4603      	mov	r3, r0
 8007a38:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007a3a:	7bbb      	ldrb	r3, [r7, #14]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d11e      	bne.n	8007a7e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	7c1b      	ldrb	r3, [r3, #16]
 8007a44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a48:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	8adb      	ldrh	r3, [r3, #22]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00a      	beq.n	8007a68 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007a52:	7b7b      	ldrb	r3, [r7, #13]
 8007a54:	2b80      	cmp	r3, #128	; 0x80
 8007a56:	d103      	bne.n	8007a60 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2203      	movs	r2, #3
 8007a5c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007a5e:	e115      	b.n	8007c8c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2205      	movs	r2, #5
 8007a64:	761a      	strb	r2, [r3, #24]
      break;
 8007a66:	e111      	b.n	8007c8c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007a68:	7b7b      	ldrb	r3, [r7, #13]
 8007a6a:	2b80      	cmp	r3, #128	; 0x80
 8007a6c:	d103      	bne.n	8007a76 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2209      	movs	r2, #9
 8007a72:	761a      	strb	r2, [r3, #24]
      break;
 8007a74:	e10a      	b.n	8007c8c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2207      	movs	r2, #7
 8007a7a:	761a      	strb	r2, [r3, #24]
      break;
 8007a7c:	e106      	b.n	8007c8c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007a7e:	7bbb      	ldrb	r3, [r7, #14]
 8007a80:	2b04      	cmp	r3, #4
 8007a82:	d003      	beq.n	8007a8c <USBH_HandleControl+0xcc>
 8007a84:	7bbb      	ldrb	r3, [r7, #14]
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	f040 8100 	bne.w	8007c8c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	220b      	movs	r2, #11
 8007a90:	761a      	strb	r2, [r3, #24]
      break;
 8007a92:	e0fb      	b.n	8007c8c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6899      	ldr	r1, [r3, #8]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	899a      	ldrh	r2, [r3, #12]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	791b      	ldrb	r3, [r3, #4]
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 f93a 	bl	8007d26 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2204      	movs	r2, #4
 8007ab6:	761a      	strb	r2, [r3, #24]
      break;
 8007ab8:	e0f1      	b.n	8007c9e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	791b      	ldrb	r3, [r3, #4]
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fc7d 	bl	80083c0 <USBH_LL_GetURBState>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007aca:	7bbb      	ldrb	r3, [r7, #14]
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d102      	bne.n	8007ad6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2209      	movs	r2, #9
 8007ad4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007ad6:	7bbb      	ldrb	r3, [r7, #14]
 8007ad8:	2b05      	cmp	r3, #5
 8007ada:	d102      	bne.n	8007ae2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007adc:	2303      	movs	r3, #3
 8007ade:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007ae0:	e0d6      	b.n	8007c90 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007ae2:	7bbb      	ldrb	r3, [r7, #14]
 8007ae4:	2b04      	cmp	r3, #4
 8007ae6:	f040 80d3 	bne.w	8007c90 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	220b      	movs	r2, #11
 8007aee:	761a      	strb	r2, [r3, #24]
      break;
 8007af0:	e0ce      	b.n	8007c90 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6899      	ldr	r1, [r3, #8]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	899a      	ldrh	r2, [r3, #12]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	795b      	ldrb	r3, [r3, #5]
 8007afe:	2001      	movs	r0, #1
 8007b00:	9000      	str	r0, [sp, #0]
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f8ea 	bl	8007cdc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2206      	movs	r2, #6
 8007b18:	761a      	strb	r2, [r3, #24]
      break;
 8007b1a:	e0c0      	b.n	8007c9e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	795b      	ldrb	r3, [r3, #5]
 8007b20:	4619      	mov	r1, r3
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fc4c 	bl	80083c0 <USBH_LL_GetURBState>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007b2c:	7bbb      	ldrb	r3, [r7, #14]
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d103      	bne.n	8007b3a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2207      	movs	r2, #7
 8007b36:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007b38:	e0ac      	b.n	8007c94 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007b3a:	7bbb      	ldrb	r3, [r7, #14]
 8007b3c:	2b05      	cmp	r3, #5
 8007b3e:	d105      	bne.n	8007b4c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	220c      	movs	r2, #12
 8007b44:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007b46:	2303      	movs	r3, #3
 8007b48:	73fb      	strb	r3, [r7, #15]
      break;
 8007b4a:	e0a3      	b.n	8007c94 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007b4c:	7bbb      	ldrb	r3, [r7, #14]
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d103      	bne.n	8007b5a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2205      	movs	r2, #5
 8007b56:	761a      	strb	r2, [r3, #24]
      break;
 8007b58:	e09c      	b.n	8007c94 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007b5a:	7bbb      	ldrb	r3, [r7, #14]
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	f040 8099 	bne.w	8007c94 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	220b      	movs	r2, #11
 8007b66:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007b68:	2302      	movs	r3, #2
 8007b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b6c:	e092      	b.n	8007c94 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	791b      	ldrb	r3, [r3, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	2100      	movs	r1, #0
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 f8d5 	bl	8007d26 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007b82:	b29a      	uxth	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2208      	movs	r2, #8
 8007b8c:	761a      	strb	r2, [r3, #24]

      break;
 8007b8e:	e086      	b.n	8007c9e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	791b      	ldrb	r3, [r3, #4]
 8007b94:	4619      	mov	r1, r3
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fc12 	bl	80083c0 <USBH_LL_GetURBState>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007ba0:	7bbb      	ldrb	r3, [r7, #14]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d105      	bne.n	8007bb2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	220d      	movs	r2, #13
 8007baa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007bac:	2300      	movs	r3, #0
 8007bae:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007bb0:	e072      	b.n	8007c98 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007bb2:	7bbb      	ldrb	r3, [r7, #14]
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d103      	bne.n	8007bc0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	220b      	movs	r2, #11
 8007bbc:	761a      	strb	r2, [r3, #24]
      break;
 8007bbe:	e06b      	b.n	8007c98 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007bc0:	7bbb      	ldrb	r3, [r7, #14]
 8007bc2:	2b05      	cmp	r3, #5
 8007bc4:	d168      	bne.n	8007c98 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bca:	e065      	b.n	8007c98 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	795b      	ldrb	r3, [r3, #5]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	9200      	str	r2, [sp, #0]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f87f 	bl	8007cdc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007be4:	b29a      	uxth	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	220a      	movs	r2, #10
 8007bee:	761a      	strb	r2, [r3, #24]
      break;
 8007bf0:	e055      	b.n	8007c9e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	795b      	ldrb	r3, [r3, #5]
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fbe1 	bl	80083c0 <USBH_LL_GetURBState>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007c02:	7bbb      	ldrb	r3, [r7, #14]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d105      	bne.n	8007c14 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	220d      	movs	r2, #13
 8007c10:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007c12:	e043      	b.n	8007c9c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007c14:	7bbb      	ldrb	r3, [r7, #14]
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d103      	bne.n	8007c22 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2209      	movs	r2, #9
 8007c1e:	761a      	strb	r2, [r3, #24]
      break;
 8007c20:	e03c      	b.n	8007c9c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007c22:	7bbb      	ldrb	r3, [r7, #14]
 8007c24:	2b04      	cmp	r3, #4
 8007c26:	d139      	bne.n	8007c9c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	220b      	movs	r2, #11
 8007c2c:	761a      	strb	r2, [r3, #24]
      break;
 8007c2e:	e035      	b.n	8007c9c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	7e5b      	ldrb	r3, [r3, #25]
 8007c34:	3301      	adds	r3, #1
 8007c36:	b2da      	uxtb	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	765a      	strb	r2, [r3, #25]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	7e5b      	ldrb	r3, [r3, #25]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d806      	bhi.n	8007c52 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007c50:	e025      	b.n	8007c9e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c58:	2106      	movs	r1, #6
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	795b      	ldrb	r3, [r3, #5]
 8007c68:	4619      	mov	r1, r3
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f90c 	bl	8007e88 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	791b      	ldrb	r3, [r3, #4]
 8007c74:	4619      	mov	r1, r3
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f906 	bl	8007e88 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007c82:	2302      	movs	r3, #2
 8007c84:	73fb      	strb	r3, [r7, #15]
      break;
 8007c86:	e00a      	b.n	8007c9e <USBH_HandleControl+0x2de>

    default:
      break;
 8007c88:	bf00      	nop
 8007c8a:	e008      	b.n	8007c9e <USBH_HandleControl+0x2de>
      break;
 8007c8c:	bf00      	nop
 8007c8e:	e006      	b.n	8007c9e <USBH_HandleControl+0x2de>
      break;
 8007c90:	bf00      	nop
 8007c92:	e004      	b.n	8007c9e <USBH_HandleControl+0x2de>
      break;
 8007c94:	bf00      	nop
 8007c96:	e002      	b.n	8007c9e <USBH_HandleControl+0x2de>
      break;
 8007c98:	bf00      	nop
 8007c9a:	e000      	b.n	8007c9e <USBH_HandleControl+0x2de>
      break;
 8007c9c:	bf00      	nop
  }

  return status;
 8007c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af04      	add	r7, sp, #16
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007cb6:	79f9      	ldrb	r1, [r7, #7]
 8007cb8:	2300      	movs	r3, #0
 8007cba:	9303      	str	r3, [sp, #12]
 8007cbc:	2308      	movs	r3, #8
 8007cbe:	9302      	str	r3, [sp, #8]
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	9301      	str	r3, [sp, #4]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	2300      	movs	r3, #0
 8007cca:	2200      	movs	r2, #0
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	f000 fb46 	bl	800835e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007cd2:	2300      	movs	r3, #0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3710      	adds	r7, #16
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b088      	sub	sp, #32
 8007ce0:	af04      	add	r7, sp, #16
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	4611      	mov	r1, r2
 8007ce8:	461a      	mov	r2, r3
 8007cea:	460b      	mov	r3, r1
 8007cec:	80fb      	strh	r3, [r7, #6]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d001      	beq.n	8007d00 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007d00:	7979      	ldrb	r1, [r7, #5]
 8007d02:	7e3b      	ldrb	r3, [r7, #24]
 8007d04:	9303      	str	r3, [sp, #12]
 8007d06:	88fb      	ldrh	r3, [r7, #6]
 8007d08:	9302      	str	r3, [sp, #8]
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	2301      	movs	r3, #1
 8007d10:	9300      	str	r3, [sp, #0]
 8007d12:	2300      	movs	r3, #0
 8007d14:	2200      	movs	r2, #0
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	f000 fb21 	bl	800835e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b088      	sub	sp, #32
 8007d2a:	af04      	add	r7, sp, #16
 8007d2c:	60f8      	str	r0, [r7, #12]
 8007d2e:	60b9      	str	r1, [r7, #8]
 8007d30:	4611      	mov	r1, r2
 8007d32:	461a      	mov	r2, r3
 8007d34:	460b      	mov	r3, r1
 8007d36:	80fb      	strh	r3, [r7, #6]
 8007d38:	4613      	mov	r3, r2
 8007d3a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007d3c:	7979      	ldrb	r1, [r7, #5]
 8007d3e:	2300      	movs	r3, #0
 8007d40:	9303      	str	r3, [sp, #12]
 8007d42:	88fb      	ldrh	r3, [r7, #6]
 8007d44:	9302      	str	r3, [sp, #8]
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	9301      	str	r3, [sp, #4]
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	2300      	movs	r3, #0
 8007d50:	2201      	movs	r2, #1
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f000 fb03 	bl	800835e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007d58:	2300      	movs	r3, #0

}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b088      	sub	sp, #32
 8007d66:	af04      	add	r7, sp, #16
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	60b9      	str	r1, [r7, #8]
 8007d6c:	4611      	mov	r1, r2
 8007d6e:	461a      	mov	r2, r3
 8007d70:	460b      	mov	r3, r1
 8007d72:	80fb      	strh	r3, [r7, #6]
 8007d74:	4613      	mov	r3, r2
 8007d76:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d001      	beq.n	8007d86 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007d86:	7979      	ldrb	r1, [r7, #5]
 8007d88:	7e3b      	ldrb	r3, [r7, #24]
 8007d8a:	9303      	str	r3, [sp, #12]
 8007d8c:	88fb      	ldrh	r3, [r7, #6]
 8007d8e:	9302      	str	r3, [sp, #8]
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	9301      	str	r3, [sp, #4]
 8007d94:	2301      	movs	r3, #1
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	2302      	movs	r3, #2
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f000 fade 	bl	800835e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3710      	adds	r7, #16
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b088      	sub	sp, #32
 8007db0:	af04      	add	r7, sp, #16
 8007db2:	60f8      	str	r0, [r7, #12]
 8007db4:	60b9      	str	r1, [r7, #8]
 8007db6:	4611      	mov	r1, r2
 8007db8:	461a      	mov	r2, r3
 8007dba:	460b      	mov	r3, r1
 8007dbc:	80fb      	strh	r3, [r7, #6]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007dc2:	7979      	ldrb	r1, [r7, #5]
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	9303      	str	r3, [sp, #12]
 8007dc8:	88fb      	ldrh	r3, [r7, #6]
 8007dca:	9302      	str	r3, [sp, #8]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	9301      	str	r3, [sp, #4]
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	2302      	movs	r3, #2
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 fac0 	bl	800835e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3710      	adds	r7, #16
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b086      	sub	sp, #24
 8007dec:	af04      	add	r7, sp, #16
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	4608      	mov	r0, r1
 8007df2:	4611      	mov	r1, r2
 8007df4:	461a      	mov	r2, r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	70fb      	strb	r3, [r7, #3]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	70bb      	strb	r3, [r7, #2]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007e02:	7878      	ldrb	r0, [r7, #1]
 8007e04:	78ba      	ldrb	r2, [r7, #2]
 8007e06:	78f9      	ldrb	r1, [r7, #3]
 8007e08:	8b3b      	ldrh	r3, [r7, #24]
 8007e0a:	9302      	str	r3, [sp, #8]
 8007e0c:	7d3b      	ldrb	r3, [r7, #20]
 8007e0e:	9301      	str	r3, [sp, #4]
 8007e10:	7c3b      	ldrb	r3, [r7, #16]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	4603      	mov	r3, r0
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fa53 	bl	80082c2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3708      	adds	r7, #8
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b082      	sub	sp, #8
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	460b      	mov	r3, r1
 8007e30:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007e32:	78fb      	ldrb	r3, [r7, #3]
 8007e34:	4619      	mov	r1, r3
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fa72 	bl	8008320 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3708      	adds	r7, #8
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b084      	sub	sp, #16
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	460b      	mov	r3, r1
 8007e50:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f836 	bl	8007ec4 <USBH_GetFreePipe>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007e5c:	89fb      	ldrh	r3, [r7, #14]
 8007e5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d00a      	beq.n	8007e7c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007e66:	78fa      	ldrb	r2, [r7, #3]
 8007e68:	89fb      	ldrh	r3, [r7, #14]
 8007e6a:	f003 030f 	and.w	r3, r3, #15
 8007e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	33e0      	adds	r3, #224	; 0xe0
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	440b      	add	r3, r1
 8007e7a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007e7c:	89fb      	ldrh	r3, [r7, #14]
 8007e7e:	b2db      	uxtb	r3, r3
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	460b      	mov	r3, r1
 8007e92:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	2b0f      	cmp	r3, #15
 8007e98:	d80d      	bhi.n	8007eb6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007e9a:	78fb      	ldrb	r3, [r7, #3]
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	33e0      	adds	r3, #224	; 0xe0
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	685a      	ldr	r2, [r3, #4]
 8007ea6:	78fb      	ldrb	r3, [r7, #3]
 8007ea8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007eac:	6879      	ldr	r1, [r7, #4]
 8007eae:	33e0      	adds	r3, #224	; 0xe0
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	440b      	add	r3, r1
 8007eb4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	73fb      	strb	r3, [r7, #15]
 8007ed4:	e00f      	b.n	8007ef6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007ed6:	7bfb      	ldrb	r3, [r7, #15]
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	33e0      	adds	r3, #224	; 0xe0
 8007edc:	009b      	lsls	r3, r3, #2
 8007ede:	4413      	add	r3, r2
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d102      	bne.n	8007ef0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	e007      	b.n	8007f00 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	73fb      	strb	r3, [r7, #15]
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
 8007ef8:	2b0f      	cmp	r3, #15
 8007efa:	d9ec      	bls.n	8007ed6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007efc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007f10:	2201      	movs	r2, #1
 8007f12:	490e      	ldr	r1, [pc, #56]	; (8007f4c <MX_USB_HOST_Init+0x40>)
 8007f14:	480e      	ldr	r0, [pc, #56]	; (8007f50 <MX_USB_HOST_Init+0x44>)
 8007f16:	f7fe fba7 	bl	8006668 <USBH_Init>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d001      	beq.n	8007f24 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007f20:	f7f8 fdb0 	bl	8000a84 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007f24:	490b      	ldr	r1, [pc, #44]	; (8007f54 <MX_USB_HOST_Init+0x48>)
 8007f26:	480a      	ldr	r0, [pc, #40]	; (8007f50 <MX_USB_HOST_Init+0x44>)
 8007f28:	f7fe fc2c 	bl	8006784 <USBH_RegisterClass>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007f32:	f7f8 fda7 	bl	8000a84 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007f36:	4806      	ldr	r0, [pc, #24]	; (8007f50 <MX_USB_HOST_Init+0x44>)
 8007f38:	f7fe fcb0 	bl	800689c <USBH_Start>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d001      	beq.n	8007f46 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007f42:	f7f8 fd9f 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007f46:	bf00      	nop
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	bf00      	nop
 8007f4c:	08007f6d 	.word	0x08007f6d
 8007f50:	20000238 	.word	0x20000238
 8007f54:	2000000c 	.word	0x2000000c

08007f58 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007f5c:	4802      	ldr	r0, [pc, #8]	; (8007f68 <MX_USB_HOST_Process+0x10>)
 8007f5e:	f7fe fcad 	bl	80068bc <USBH_Process>
}
 8007f62:	bf00      	nop
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	20000238 	.word	0x20000238

08007f6c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	460b      	mov	r3, r1
 8007f76:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007f78:	78fb      	ldrb	r3, [r7, #3]
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d819      	bhi.n	8007fb4 <USBH_UserProcess+0x48>
 8007f80:	a201      	add	r2, pc, #4	; (adr r2, 8007f88 <USBH_UserProcess+0x1c>)
 8007f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f86:	bf00      	nop
 8007f88:	08007fb5 	.word	0x08007fb5
 8007f8c:	08007fa5 	.word	0x08007fa5
 8007f90:	08007fb5 	.word	0x08007fb5
 8007f94:	08007fad 	.word	0x08007fad
 8007f98:	08007f9d 	.word	0x08007f9d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007f9c:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <USBH_UserProcess+0x58>)
 8007f9e:	2203      	movs	r2, #3
 8007fa0:	701a      	strb	r2, [r3, #0]
  break;
 8007fa2:	e008      	b.n	8007fb6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007fa4:	4b07      	ldr	r3, [pc, #28]	; (8007fc4 <USBH_UserProcess+0x58>)
 8007fa6:	2202      	movs	r2, #2
 8007fa8:	701a      	strb	r2, [r3, #0]
  break;
 8007faa:	e004      	b.n	8007fb6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007fac:	4b05      	ldr	r3, [pc, #20]	; (8007fc4 <USBH_UserProcess+0x58>)
 8007fae:	2201      	movs	r2, #1
 8007fb0:	701a      	strb	r2, [r3, #0]
  break;
 8007fb2:	e000      	b.n	8007fb6 <USBH_UserProcess+0x4a>

  default:
  break;
 8007fb4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007fb6:	bf00      	nop
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	20000610 	.word	0x20000610

08007fc8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08a      	sub	sp, #40	; 0x28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fd0:	f107 0314 	add.w	r3, r7, #20
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	605a      	str	r2, [r3, #4]
 8007fda:	609a      	str	r2, [r3, #8]
 8007fdc:	60da      	str	r2, [r3, #12]
 8007fde:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fe8:	d147      	bne.n	800807a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fea:	2300      	movs	r3, #0
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	4b25      	ldr	r3, [pc, #148]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8007ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff2:	4a24      	ldr	r2, [pc, #144]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8007ff4:	f043 0301 	orr.w	r3, r3, #1
 8007ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8007ffa:	4b22      	ldr	r3, [pc, #136]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800800a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800800c:	2300      	movs	r3, #0
 800800e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008010:	2300      	movs	r3, #0
 8008012:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008014:	f107 0314 	add.w	r3, r7, #20
 8008018:	4619      	mov	r1, r3
 800801a:	481b      	ldr	r0, [pc, #108]	; (8008088 <HAL_HCD_MspInit+0xc0>)
 800801c:	f7f9 f916 	bl	800124c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008020:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008026:	2302      	movs	r3, #2
 8008028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802a:	2300      	movs	r3, #0
 800802c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800802e:	2300      	movs	r3, #0
 8008030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008032:	230a      	movs	r3, #10
 8008034:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008036:	f107 0314 	add.w	r3, r7, #20
 800803a:	4619      	mov	r1, r3
 800803c:	4812      	ldr	r0, [pc, #72]	; (8008088 <HAL_HCD_MspInit+0xc0>)
 800803e:	f7f9 f905 	bl	800124c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008042:	4b10      	ldr	r3, [pc, #64]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8008044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008046:	4a0f      	ldr	r2, [pc, #60]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8008048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800804c:	6353      	str	r3, [r2, #52]	; 0x34
 800804e:	2300      	movs	r3, #0
 8008050:	60fb      	str	r3, [r7, #12]
 8008052:	4b0c      	ldr	r3, [pc, #48]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8008054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008056:	4a0b      	ldr	r2, [pc, #44]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8008058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800805c:	6453      	str	r3, [r2, #68]	; 0x44
 800805e:	4b09      	ldr	r3, [pc, #36]	; (8008084 <HAL_HCD_MspInit+0xbc>)
 8008060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800806a:	2200      	movs	r2, #0
 800806c:	2100      	movs	r1, #0
 800806e:	2043      	movs	r0, #67	; 0x43
 8008070:	f7f9 f8b5 	bl	80011de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008074:	2043      	movs	r0, #67	; 0x43
 8008076:	f7f9 f8ce 	bl	8001216 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800807a:	bf00      	nop
 800807c:	3728      	adds	r7, #40	; 0x28
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	40023800 	.word	0x40023800
 8008088:	40020000 	.word	0x40020000

0800808c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800809a:	4618      	mov	r0, r3
 800809c:	f7fe ffed 	bl	800707a <USBH_LL_IncTimer>
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b082      	sub	sp, #8
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7ff f825 	bl	8007106 <USBH_LL_Connect>
}
 80080bc:	bf00      	nop
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7ff f82e 	bl	8007134 <USBH_LL_Disconnect>
}
 80080d8:	bf00      	nop
 80080da:	3708      	adds	r7, #8
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b083      	sub	sp, #12
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	460b      	mov	r3, r1
 80080ea:	70fb      	strb	r3, [r7, #3]
 80080ec:	4613      	mov	r3, r2
 80080ee:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe ffdf 	bl	80070ce <USBH_LL_PortEnabled>
}
 8008110:	bf00      	nop
 8008112:	3708      	adds	r7, #8
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008126:	4618      	mov	r0, r3
 8008128:	f7fe ffdf 	bl	80070ea <USBH_LL_PortDisabled>
}
 800812c:	bf00      	nop
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008142:	2b01      	cmp	r3, #1
 8008144:	d12a      	bne.n	800819c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008146:	4a18      	ldr	r2, [pc, #96]	; (80081a8 <USBH_LL_Init+0x74>)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a15      	ldr	r2, [pc, #84]	; (80081a8 <USBH_LL_Init+0x74>)
 8008152:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008156:	4b14      	ldr	r3, [pc, #80]	; (80081a8 <USBH_LL_Init+0x74>)
 8008158:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800815c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800815e:	4b12      	ldr	r3, [pc, #72]	; (80081a8 <USBH_LL_Init+0x74>)
 8008160:	2208      	movs	r2, #8
 8008162:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008164:	4b10      	ldr	r3, [pc, #64]	; (80081a8 <USBH_LL_Init+0x74>)
 8008166:	2201      	movs	r2, #1
 8008168:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800816a:	4b0f      	ldr	r3, [pc, #60]	; (80081a8 <USBH_LL_Init+0x74>)
 800816c:	2200      	movs	r2, #0
 800816e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008170:	4b0d      	ldr	r3, [pc, #52]	; (80081a8 <USBH_LL_Init+0x74>)
 8008172:	2202      	movs	r2, #2
 8008174:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008176:	4b0c      	ldr	r3, [pc, #48]	; (80081a8 <USBH_LL_Init+0x74>)
 8008178:	2200      	movs	r2, #0
 800817a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800817c:	480a      	ldr	r0, [pc, #40]	; (80081a8 <USBH_LL_Init+0x74>)
 800817e:	f7f9 fa34 	bl	80015ea <HAL_HCD_Init>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d001      	beq.n	800818c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008188:	f7f8 fc7c 	bl	8000a84 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800818c:	4806      	ldr	r0, [pc, #24]	; (80081a8 <USBH_LL_Init+0x74>)
 800818e:	f7f9 fe18 	bl	8001dc2 <HAL_HCD_GetCurrentFrame>
 8008192:	4603      	mov	r3, r0
 8008194:	4619      	mov	r1, r3
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f7fe ff60 	bl	800705c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	20000614 	.word	0x20000614

080081ac <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081b8:	2300      	movs	r3, #0
 80081ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7f9 fd87 	bl	8001cd6 <HAL_HCD_Start>
 80081c8:	4603      	mov	r3, r0
 80081ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80081cc:	7bfb      	ldrb	r3, [r7, #15]
 80081ce:	4618      	mov	r0, r3
 80081d0:	f000 f95c 	bl	800848c <USBH_Get_USB_Status>
 80081d4:	4603      	mov	r3, r0
 80081d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b084      	sub	sp, #16
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081ea:	2300      	movs	r3, #0
 80081ec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081ee:	2300      	movs	r3, #0
 80081f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7f9 fd8f 	bl	8001d1c <HAL_HCD_Stop>
 80081fe:	4603      	mov	r3, r0
 8008200:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008202:	7bfb      	ldrb	r3, [r7, #15]
 8008204:	4618      	mov	r0, r3
 8008206:	f000 f941 	bl	800848c <USBH_Get_USB_Status>
 800820a:	4603      	mov	r3, r0
 800820c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800820e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008210:	4618      	mov	r0, r3
 8008212:	3710      	adds	r7, #16
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008220:	2301      	movs	r3, #1
 8008222:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800822a:	4618      	mov	r0, r3
 800822c:	f7f9 fdd7 	bl	8001dde <HAL_HCD_GetCurrentSpeed>
 8008230:	4603      	mov	r3, r0
 8008232:	2b02      	cmp	r3, #2
 8008234:	d00c      	beq.n	8008250 <USBH_LL_GetSpeed+0x38>
 8008236:	2b02      	cmp	r3, #2
 8008238:	d80d      	bhi.n	8008256 <USBH_LL_GetSpeed+0x3e>
 800823a:	2b00      	cmp	r3, #0
 800823c:	d002      	beq.n	8008244 <USBH_LL_GetSpeed+0x2c>
 800823e:	2b01      	cmp	r3, #1
 8008240:	d003      	beq.n	800824a <USBH_LL_GetSpeed+0x32>
 8008242:	e008      	b.n	8008256 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008244:	2300      	movs	r3, #0
 8008246:	73fb      	strb	r3, [r7, #15]
    break;
 8008248:	e008      	b.n	800825c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800824a:	2301      	movs	r3, #1
 800824c:	73fb      	strb	r3, [r7, #15]
    break;
 800824e:	e005      	b.n	800825c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008250:	2302      	movs	r3, #2
 8008252:	73fb      	strb	r3, [r7, #15]
    break;
 8008254:	e002      	b.n	800825c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008256:	2301      	movs	r3, #1
 8008258:	73fb      	strb	r3, [r7, #15]
    break;
 800825a:	bf00      	nop
  }
  return  speed;
 800825c:	7bfb      	ldrb	r3, [r7, #15]
}
 800825e:	4618      	mov	r0, r3
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800826e:	2300      	movs	r3, #0
 8008270:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008272:	2300      	movs	r3, #0
 8008274:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800827c:	4618      	mov	r0, r3
 800827e:	f7f9 fd6a 	bl	8001d56 <HAL_HCD_ResetPort>
 8008282:	4603      	mov	r3, r0
 8008284:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	4618      	mov	r0, r3
 800828a:	f000 f8ff 	bl	800848c <USBH_Get_USB_Status>
 800828e:	4603      	mov	r3, r0
 8008290:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008292:	7bbb      	ldrb	r3, [r7, #14]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3710      	adds	r7, #16
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80082ae:	78fa      	ldrb	r2, [r7, #3]
 80082b0:	4611      	mov	r1, r2
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7f9 fd71 	bl	8001d9a <HAL_HCD_HC_GetXferCount>
 80082b8:	4603      	mov	r3, r0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80082c2:	b590      	push	{r4, r7, lr}
 80082c4:	b089      	sub	sp, #36	; 0x24
 80082c6:	af04      	add	r7, sp, #16
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	4608      	mov	r0, r1
 80082cc:	4611      	mov	r1, r2
 80082ce:	461a      	mov	r2, r3
 80082d0:	4603      	mov	r3, r0
 80082d2:	70fb      	strb	r3, [r7, #3]
 80082d4:	460b      	mov	r3, r1
 80082d6:	70bb      	strb	r3, [r7, #2]
 80082d8:	4613      	mov	r3, r2
 80082da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082dc:	2300      	movs	r3, #0
 80082de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80082ea:	787c      	ldrb	r4, [r7, #1]
 80082ec:	78ba      	ldrb	r2, [r7, #2]
 80082ee:	78f9      	ldrb	r1, [r7, #3]
 80082f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082f2:	9302      	str	r3, [sp, #8]
 80082f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80082f8:	9301      	str	r3, [sp, #4]
 80082fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	4623      	mov	r3, r4
 8008302:	f7f9 f9d4 	bl	80016ae <HAL_HCD_HC_Init>
 8008306:	4603      	mov	r3, r0
 8008308:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800830a:	7bfb      	ldrb	r3, [r7, #15]
 800830c:	4618      	mov	r0, r3
 800830e:	f000 f8bd 	bl	800848c <USBH_Get_USB_Status>
 8008312:	4603      	mov	r3, r0
 8008314:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008316:	7bbb      	ldrb	r3, [r7, #14]
}
 8008318:	4618      	mov	r0, r3
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	bd90      	pop	{r4, r7, pc}

08008320 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	460b      	mov	r3, r1
 800832a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008330:	2300      	movs	r3, #0
 8008332:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800833a:	78fa      	ldrb	r2, [r7, #3]
 800833c:	4611      	mov	r1, r2
 800833e:	4618      	mov	r0, r3
 8008340:	f7f9 fa44 	bl	80017cc <HAL_HCD_HC_Halt>
 8008344:	4603      	mov	r3, r0
 8008346:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008348:	7bfb      	ldrb	r3, [r7, #15]
 800834a:	4618      	mov	r0, r3
 800834c:	f000 f89e 	bl	800848c <USBH_Get_USB_Status>
 8008350:	4603      	mov	r3, r0
 8008352:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008354:	7bbb      	ldrb	r3, [r7, #14]
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800835e:	b590      	push	{r4, r7, lr}
 8008360:	b089      	sub	sp, #36	; 0x24
 8008362:	af04      	add	r7, sp, #16
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	4608      	mov	r0, r1
 8008368:	4611      	mov	r1, r2
 800836a:	461a      	mov	r2, r3
 800836c:	4603      	mov	r3, r0
 800836e:	70fb      	strb	r3, [r7, #3]
 8008370:	460b      	mov	r3, r1
 8008372:	70bb      	strb	r3, [r7, #2]
 8008374:	4613      	mov	r3, r2
 8008376:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008378:	2300      	movs	r3, #0
 800837a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800837c:	2300      	movs	r3, #0
 800837e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008386:	787c      	ldrb	r4, [r7, #1]
 8008388:	78ba      	ldrb	r2, [r7, #2]
 800838a:	78f9      	ldrb	r1, [r7, #3]
 800838c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008390:	9303      	str	r3, [sp, #12]
 8008392:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008394:	9302      	str	r3, [sp, #8]
 8008396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008398:	9301      	str	r3, [sp, #4]
 800839a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800839e:	9300      	str	r3, [sp, #0]
 80083a0:	4623      	mov	r3, r4
 80083a2:	f7f9 fa37 	bl	8001814 <HAL_HCD_HC_SubmitRequest>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 f86d 	bl	800848c <USBH_Get_USB_Status>
 80083b2:	4603      	mov	r3, r0
 80083b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd90      	pop	{r4, r7, pc}

080083c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	460b      	mov	r3, r1
 80083ca:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083d2:	78fa      	ldrb	r2, [r7, #3]
 80083d4:	4611      	mov	r1, r2
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7f9 fccb 	bl	8001d72 <HAL_HCD_HC_GetURBState>
 80083dc:	4603      	mov	r3, r0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3708      	adds	r7, #8
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b082      	sub	sp, #8
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	460b      	mov	r3, r1
 80083f0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d103      	bne.n	8008404 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80083fc:	78fb      	ldrb	r3, [r7, #3]
 80083fe:	4618      	mov	r0, r3
 8008400:	f000 f870 	bl	80084e4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008404:	20c8      	movs	r0, #200	; 0xc8
 8008406:	f7f8 fdeb 	bl	8000fe0 <HAL_Delay>
  return USBH_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3708      	adds	r7, #8
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	460b      	mov	r3, r1
 800841e:	70fb      	strb	r3, [r7, #3]
 8008420:	4613      	mov	r3, r2
 8008422:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800842a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800842c:	78fb      	ldrb	r3, [r7, #3]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	212c      	movs	r1, #44	; 0x2c
 8008432:	fb01 f303 	mul.w	r3, r1, r3
 8008436:	4413      	add	r3, r2
 8008438:	333b      	adds	r3, #59	; 0x3b
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d009      	beq.n	8008454 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008440:	78fb      	ldrb	r3, [r7, #3]
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	212c      	movs	r1, #44	; 0x2c
 8008446:	fb01 f303 	mul.w	r3, r1, r3
 800844a:	4413      	add	r3, r2
 800844c:	3354      	adds	r3, #84	; 0x54
 800844e:	78ba      	ldrb	r2, [r7, #2]
 8008450:	701a      	strb	r2, [r3, #0]
 8008452:	e008      	b.n	8008466 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008454:	78fb      	ldrb	r3, [r7, #3]
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	212c      	movs	r1, #44	; 0x2c
 800845a:	fb01 f303 	mul.w	r3, r1, r3
 800845e:	4413      	add	r3, r2
 8008460:	3355      	adds	r3, #85	; 0x55
 8008462:	78ba      	ldrb	r2, [r7, #2]
 8008464:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f7f8 fdaf 	bl	8000fe0 <HAL_Delay>
}
 8008482:	bf00      	nop
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	4603      	mov	r3, r0
 8008494:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008496:	2300      	movs	r3, #0
 8008498:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800849a:	79fb      	ldrb	r3, [r7, #7]
 800849c:	2b03      	cmp	r3, #3
 800849e:	d817      	bhi.n	80084d0 <USBH_Get_USB_Status+0x44>
 80084a0:	a201      	add	r2, pc, #4	; (adr r2, 80084a8 <USBH_Get_USB_Status+0x1c>)
 80084a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a6:	bf00      	nop
 80084a8:	080084b9 	.word	0x080084b9
 80084ac:	080084bf 	.word	0x080084bf
 80084b0:	080084c5 	.word	0x080084c5
 80084b4:	080084cb 	.word	0x080084cb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80084b8:	2300      	movs	r3, #0
 80084ba:	73fb      	strb	r3, [r7, #15]
    break;
 80084bc:	e00b      	b.n	80084d6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80084be:	2302      	movs	r3, #2
 80084c0:	73fb      	strb	r3, [r7, #15]
    break;
 80084c2:	e008      	b.n	80084d6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80084c4:	2301      	movs	r3, #1
 80084c6:	73fb      	strb	r3, [r7, #15]
    break;
 80084c8:	e005      	b.n	80084d6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80084ca:	2302      	movs	r3, #2
 80084cc:	73fb      	strb	r3, [r7, #15]
    break;
 80084ce:	e002      	b.n	80084d6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80084d0:	2302      	movs	r3, #2
 80084d2:	73fb      	strb	r3, [r7, #15]
    break;
 80084d4:	bf00      	nop
  }
  return usb_status;
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3714      	adds	r7, #20
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	4603      	mov	r3, r0
 80084ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80084f2:	79fb      	ldrb	r3, [r7, #7]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d102      	bne.n	80084fe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80084f8:	2300      	movs	r3, #0
 80084fa:	73fb      	strb	r3, [r7, #15]
 80084fc:	e001      	b.n	8008502 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80084fe:	2301      	movs	r3, #1
 8008500:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008502:	7bfb      	ldrb	r3, [r7, #15]
 8008504:	461a      	mov	r2, r3
 8008506:	2101      	movs	r1, #1
 8008508:	4803      	ldr	r0, [pc, #12]	; (8008518 <MX_DriverVbusFS+0x34>)
 800850a:	f7f9 f83b 	bl	8001584 <HAL_GPIO_WritePin>
}
 800850e:	bf00      	nop
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	40020800 	.word	0x40020800

0800851c <__errno>:
 800851c:	4b01      	ldr	r3, [pc, #4]	; (8008524 <__errno+0x8>)
 800851e:	6818      	ldr	r0, [r3, #0]
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop
 8008524:	2000002c 	.word	0x2000002c

08008528 <__libc_init_array>:
 8008528:	b570      	push	{r4, r5, r6, lr}
 800852a:	4d0d      	ldr	r5, [pc, #52]	; (8008560 <__libc_init_array+0x38>)
 800852c:	4c0d      	ldr	r4, [pc, #52]	; (8008564 <__libc_init_array+0x3c>)
 800852e:	1b64      	subs	r4, r4, r5
 8008530:	10a4      	asrs	r4, r4, #2
 8008532:	2600      	movs	r6, #0
 8008534:	42a6      	cmp	r6, r4
 8008536:	d109      	bne.n	800854c <__libc_init_array+0x24>
 8008538:	4d0b      	ldr	r5, [pc, #44]	; (8008568 <__libc_init_array+0x40>)
 800853a:	4c0c      	ldr	r4, [pc, #48]	; (800856c <__libc_init_array+0x44>)
 800853c:	f000 f92e 	bl	800879c <_init>
 8008540:	1b64      	subs	r4, r4, r5
 8008542:	10a4      	asrs	r4, r4, #2
 8008544:	2600      	movs	r6, #0
 8008546:	42a6      	cmp	r6, r4
 8008548:	d105      	bne.n	8008556 <__libc_init_array+0x2e>
 800854a:	bd70      	pop	{r4, r5, r6, pc}
 800854c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008550:	4798      	blx	r3
 8008552:	3601      	adds	r6, #1
 8008554:	e7ee      	b.n	8008534 <__libc_init_array+0xc>
 8008556:	f855 3b04 	ldr.w	r3, [r5], #4
 800855a:	4798      	blx	r3
 800855c:	3601      	adds	r6, #1
 800855e:	e7f2      	b.n	8008546 <__libc_init_array+0x1e>
 8008560:	080087d8 	.word	0x080087d8
 8008564:	080087d8 	.word	0x080087d8
 8008568:	080087d8 	.word	0x080087d8
 800856c:	080087dc 	.word	0x080087dc

08008570 <malloc>:
 8008570:	4b02      	ldr	r3, [pc, #8]	; (800857c <malloc+0xc>)
 8008572:	4601      	mov	r1, r0
 8008574:	6818      	ldr	r0, [r3, #0]
 8008576:	f000 b87f 	b.w	8008678 <_malloc_r>
 800857a:	bf00      	nop
 800857c:	2000002c 	.word	0x2000002c

08008580 <free>:
 8008580:	4b02      	ldr	r3, [pc, #8]	; (800858c <free+0xc>)
 8008582:	4601      	mov	r1, r0
 8008584:	6818      	ldr	r0, [r3, #0]
 8008586:	f000 b80b 	b.w	80085a0 <_free_r>
 800858a:	bf00      	nop
 800858c:	2000002c 	.word	0x2000002c

08008590 <memset>:
 8008590:	4402      	add	r2, r0
 8008592:	4603      	mov	r3, r0
 8008594:	4293      	cmp	r3, r2
 8008596:	d100      	bne.n	800859a <memset+0xa>
 8008598:	4770      	bx	lr
 800859a:	f803 1b01 	strb.w	r1, [r3], #1
 800859e:	e7f9      	b.n	8008594 <memset+0x4>

080085a0 <_free_r>:
 80085a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085a2:	2900      	cmp	r1, #0
 80085a4:	d044      	beq.n	8008630 <_free_r+0x90>
 80085a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085aa:	9001      	str	r0, [sp, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f1a1 0404 	sub.w	r4, r1, #4
 80085b2:	bfb8      	it	lt
 80085b4:	18e4      	addlt	r4, r4, r3
 80085b6:	f000 f8e3 	bl	8008780 <__malloc_lock>
 80085ba:	4a1e      	ldr	r2, [pc, #120]	; (8008634 <_free_r+0x94>)
 80085bc:	9801      	ldr	r0, [sp, #4]
 80085be:	6813      	ldr	r3, [r2, #0]
 80085c0:	b933      	cbnz	r3, 80085d0 <_free_r+0x30>
 80085c2:	6063      	str	r3, [r4, #4]
 80085c4:	6014      	str	r4, [r2, #0]
 80085c6:	b003      	add	sp, #12
 80085c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085cc:	f000 b8de 	b.w	800878c <__malloc_unlock>
 80085d0:	42a3      	cmp	r3, r4
 80085d2:	d908      	bls.n	80085e6 <_free_r+0x46>
 80085d4:	6825      	ldr	r5, [r4, #0]
 80085d6:	1961      	adds	r1, r4, r5
 80085d8:	428b      	cmp	r3, r1
 80085da:	bf01      	itttt	eq
 80085dc:	6819      	ldreq	r1, [r3, #0]
 80085de:	685b      	ldreq	r3, [r3, #4]
 80085e0:	1949      	addeq	r1, r1, r5
 80085e2:	6021      	streq	r1, [r4, #0]
 80085e4:	e7ed      	b.n	80085c2 <_free_r+0x22>
 80085e6:	461a      	mov	r2, r3
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	b10b      	cbz	r3, 80085f0 <_free_r+0x50>
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	d9fa      	bls.n	80085e6 <_free_r+0x46>
 80085f0:	6811      	ldr	r1, [r2, #0]
 80085f2:	1855      	adds	r5, r2, r1
 80085f4:	42a5      	cmp	r5, r4
 80085f6:	d10b      	bne.n	8008610 <_free_r+0x70>
 80085f8:	6824      	ldr	r4, [r4, #0]
 80085fa:	4421      	add	r1, r4
 80085fc:	1854      	adds	r4, r2, r1
 80085fe:	42a3      	cmp	r3, r4
 8008600:	6011      	str	r1, [r2, #0]
 8008602:	d1e0      	bne.n	80085c6 <_free_r+0x26>
 8008604:	681c      	ldr	r4, [r3, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	6053      	str	r3, [r2, #4]
 800860a:	4421      	add	r1, r4
 800860c:	6011      	str	r1, [r2, #0]
 800860e:	e7da      	b.n	80085c6 <_free_r+0x26>
 8008610:	d902      	bls.n	8008618 <_free_r+0x78>
 8008612:	230c      	movs	r3, #12
 8008614:	6003      	str	r3, [r0, #0]
 8008616:	e7d6      	b.n	80085c6 <_free_r+0x26>
 8008618:	6825      	ldr	r5, [r4, #0]
 800861a:	1961      	adds	r1, r4, r5
 800861c:	428b      	cmp	r3, r1
 800861e:	bf04      	itt	eq
 8008620:	6819      	ldreq	r1, [r3, #0]
 8008622:	685b      	ldreq	r3, [r3, #4]
 8008624:	6063      	str	r3, [r4, #4]
 8008626:	bf04      	itt	eq
 8008628:	1949      	addeq	r1, r1, r5
 800862a:	6021      	streq	r1, [r4, #0]
 800862c:	6054      	str	r4, [r2, #4]
 800862e:	e7ca      	b.n	80085c6 <_free_r+0x26>
 8008630:	b003      	add	sp, #12
 8008632:	bd30      	pop	{r4, r5, pc}
 8008634:	20000918 	.word	0x20000918

08008638 <sbrk_aligned>:
 8008638:	b570      	push	{r4, r5, r6, lr}
 800863a:	4e0e      	ldr	r6, [pc, #56]	; (8008674 <sbrk_aligned+0x3c>)
 800863c:	460c      	mov	r4, r1
 800863e:	6831      	ldr	r1, [r6, #0]
 8008640:	4605      	mov	r5, r0
 8008642:	b911      	cbnz	r1, 800864a <sbrk_aligned+0x12>
 8008644:	f000 f88c 	bl	8008760 <_sbrk_r>
 8008648:	6030      	str	r0, [r6, #0]
 800864a:	4621      	mov	r1, r4
 800864c:	4628      	mov	r0, r5
 800864e:	f000 f887 	bl	8008760 <_sbrk_r>
 8008652:	1c43      	adds	r3, r0, #1
 8008654:	d00a      	beq.n	800866c <sbrk_aligned+0x34>
 8008656:	1cc4      	adds	r4, r0, #3
 8008658:	f024 0403 	bic.w	r4, r4, #3
 800865c:	42a0      	cmp	r0, r4
 800865e:	d007      	beq.n	8008670 <sbrk_aligned+0x38>
 8008660:	1a21      	subs	r1, r4, r0
 8008662:	4628      	mov	r0, r5
 8008664:	f000 f87c 	bl	8008760 <_sbrk_r>
 8008668:	3001      	adds	r0, #1
 800866a:	d101      	bne.n	8008670 <sbrk_aligned+0x38>
 800866c:	f04f 34ff 	mov.w	r4, #4294967295
 8008670:	4620      	mov	r0, r4
 8008672:	bd70      	pop	{r4, r5, r6, pc}
 8008674:	2000091c 	.word	0x2000091c

08008678 <_malloc_r>:
 8008678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800867c:	1ccd      	adds	r5, r1, #3
 800867e:	f025 0503 	bic.w	r5, r5, #3
 8008682:	3508      	adds	r5, #8
 8008684:	2d0c      	cmp	r5, #12
 8008686:	bf38      	it	cc
 8008688:	250c      	movcc	r5, #12
 800868a:	2d00      	cmp	r5, #0
 800868c:	4607      	mov	r7, r0
 800868e:	db01      	blt.n	8008694 <_malloc_r+0x1c>
 8008690:	42a9      	cmp	r1, r5
 8008692:	d905      	bls.n	80086a0 <_malloc_r+0x28>
 8008694:	230c      	movs	r3, #12
 8008696:	603b      	str	r3, [r7, #0]
 8008698:	2600      	movs	r6, #0
 800869a:	4630      	mov	r0, r6
 800869c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a0:	4e2e      	ldr	r6, [pc, #184]	; (800875c <_malloc_r+0xe4>)
 80086a2:	f000 f86d 	bl	8008780 <__malloc_lock>
 80086a6:	6833      	ldr	r3, [r6, #0]
 80086a8:	461c      	mov	r4, r3
 80086aa:	bb34      	cbnz	r4, 80086fa <_malloc_r+0x82>
 80086ac:	4629      	mov	r1, r5
 80086ae:	4638      	mov	r0, r7
 80086b0:	f7ff ffc2 	bl	8008638 <sbrk_aligned>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	4604      	mov	r4, r0
 80086b8:	d14d      	bne.n	8008756 <_malloc_r+0xde>
 80086ba:	6834      	ldr	r4, [r6, #0]
 80086bc:	4626      	mov	r6, r4
 80086be:	2e00      	cmp	r6, #0
 80086c0:	d140      	bne.n	8008744 <_malloc_r+0xcc>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	4631      	mov	r1, r6
 80086c6:	4638      	mov	r0, r7
 80086c8:	eb04 0803 	add.w	r8, r4, r3
 80086cc:	f000 f848 	bl	8008760 <_sbrk_r>
 80086d0:	4580      	cmp	r8, r0
 80086d2:	d13a      	bne.n	800874a <_malloc_r+0xd2>
 80086d4:	6821      	ldr	r1, [r4, #0]
 80086d6:	3503      	adds	r5, #3
 80086d8:	1a6d      	subs	r5, r5, r1
 80086da:	f025 0503 	bic.w	r5, r5, #3
 80086de:	3508      	adds	r5, #8
 80086e0:	2d0c      	cmp	r5, #12
 80086e2:	bf38      	it	cc
 80086e4:	250c      	movcc	r5, #12
 80086e6:	4629      	mov	r1, r5
 80086e8:	4638      	mov	r0, r7
 80086ea:	f7ff ffa5 	bl	8008638 <sbrk_aligned>
 80086ee:	3001      	adds	r0, #1
 80086f0:	d02b      	beq.n	800874a <_malloc_r+0xd2>
 80086f2:	6823      	ldr	r3, [r4, #0]
 80086f4:	442b      	add	r3, r5
 80086f6:	6023      	str	r3, [r4, #0]
 80086f8:	e00e      	b.n	8008718 <_malloc_r+0xa0>
 80086fa:	6822      	ldr	r2, [r4, #0]
 80086fc:	1b52      	subs	r2, r2, r5
 80086fe:	d41e      	bmi.n	800873e <_malloc_r+0xc6>
 8008700:	2a0b      	cmp	r2, #11
 8008702:	d916      	bls.n	8008732 <_malloc_r+0xba>
 8008704:	1961      	adds	r1, r4, r5
 8008706:	42a3      	cmp	r3, r4
 8008708:	6025      	str	r5, [r4, #0]
 800870a:	bf18      	it	ne
 800870c:	6059      	strne	r1, [r3, #4]
 800870e:	6863      	ldr	r3, [r4, #4]
 8008710:	bf08      	it	eq
 8008712:	6031      	streq	r1, [r6, #0]
 8008714:	5162      	str	r2, [r4, r5]
 8008716:	604b      	str	r3, [r1, #4]
 8008718:	4638      	mov	r0, r7
 800871a:	f104 060b 	add.w	r6, r4, #11
 800871e:	f000 f835 	bl	800878c <__malloc_unlock>
 8008722:	f026 0607 	bic.w	r6, r6, #7
 8008726:	1d23      	adds	r3, r4, #4
 8008728:	1af2      	subs	r2, r6, r3
 800872a:	d0b6      	beq.n	800869a <_malloc_r+0x22>
 800872c:	1b9b      	subs	r3, r3, r6
 800872e:	50a3      	str	r3, [r4, r2]
 8008730:	e7b3      	b.n	800869a <_malloc_r+0x22>
 8008732:	6862      	ldr	r2, [r4, #4]
 8008734:	42a3      	cmp	r3, r4
 8008736:	bf0c      	ite	eq
 8008738:	6032      	streq	r2, [r6, #0]
 800873a:	605a      	strne	r2, [r3, #4]
 800873c:	e7ec      	b.n	8008718 <_malloc_r+0xa0>
 800873e:	4623      	mov	r3, r4
 8008740:	6864      	ldr	r4, [r4, #4]
 8008742:	e7b2      	b.n	80086aa <_malloc_r+0x32>
 8008744:	4634      	mov	r4, r6
 8008746:	6876      	ldr	r6, [r6, #4]
 8008748:	e7b9      	b.n	80086be <_malloc_r+0x46>
 800874a:	230c      	movs	r3, #12
 800874c:	603b      	str	r3, [r7, #0]
 800874e:	4638      	mov	r0, r7
 8008750:	f000 f81c 	bl	800878c <__malloc_unlock>
 8008754:	e7a1      	b.n	800869a <_malloc_r+0x22>
 8008756:	6025      	str	r5, [r4, #0]
 8008758:	e7de      	b.n	8008718 <_malloc_r+0xa0>
 800875a:	bf00      	nop
 800875c:	20000918 	.word	0x20000918

08008760 <_sbrk_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	4d06      	ldr	r5, [pc, #24]	; (800877c <_sbrk_r+0x1c>)
 8008764:	2300      	movs	r3, #0
 8008766:	4604      	mov	r4, r0
 8008768:	4608      	mov	r0, r1
 800876a:	602b      	str	r3, [r5, #0]
 800876c:	f7f8 fb54 	bl	8000e18 <_sbrk>
 8008770:	1c43      	adds	r3, r0, #1
 8008772:	d102      	bne.n	800877a <_sbrk_r+0x1a>
 8008774:	682b      	ldr	r3, [r5, #0]
 8008776:	b103      	cbz	r3, 800877a <_sbrk_r+0x1a>
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	bd38      	pop	{r3, r4, r5, pc}
 800877c:	20000920 	.word	0x20000920

08008780 <__malloc_lock>:
 8008780:	4801      	ldr	r0, [pc, #4]	; (8008788 <__malloc_lock+0x8>)
 8008782:	f000 b809 	b.w	8008798 <__retarget_lock_acquire_recursive>
 8008786:	bf00      	nop
 8008788:	20000924 	.word	0x20000924

0800878c <__malloc_unlock>:
 800878c:	4801      	ldr	r0, [pc, #4]	; (8008794 <__malloc_unlock+0x8>)
 800878e:	f000 b804 	b.w	800879a <__retarget_lock_release_recursive>
 8008792:	bf00      	nop
 8008794:	20000924 	.word	0x20000924

08008798 <__retarget_lock_acquire_recursive>:
 8008798:	4770      	bx	lr

0800879a <__retarget_lock_release_recursive>:
 800879a:	4770      	bx	lr

0800879c <_init>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	bf00      	nop
 80087a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087a2:	bc08      	pop	{r3}
 80087a4:	469e      	mov	lr, r3
 80087a6:	4770      	bx	lr

080087a8 <_fini>:
 80087a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087aa:	bf00      	nop
 80087ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ae:	bc08      	pop	{r3}
 80087b0:	469e      	mov	lr, r3
 80087b2:	4770      	bx	lr
