

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    1 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_PuGIGa
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lLQg3c"
Running: cat _ptx_lLQg3c | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_F5shXf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_F5shXf --output-file  /dev/null 2> _ptx_lLQg3cinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lLQg3c _ptx2_F5shXf _ptx_lLQg3cinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=30720 (inst/sec) elapsed = 0:0:00:03 / Fri Mar  4 03:51:56 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=118234 (inst/sec) elapsed = 0:0:00:04 / Fri Mar  4 03:51:57 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=148041 (inst/sec) elapsed = 0:0:00:05 / Fri Mar  4 03:51:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=152889 (inst/sec) elapsed = 0:0:00:06 / Fri Mar  4 03:51:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=152956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f56740e5bb0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5903), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7599 n_act=9 n_pre=3 n_req=92 n_rd=180 n_write=1 bw_util=0.1858
n_activity=1051 dram_eff=1.378
bk0: 8a 7690i bk1: 0a 7787i bk2: 0a 7766i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.191
n_activity=979 dram_eff=1.52
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.1838
n_activity=1017 dram_eff=1.408
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7764i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7765i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7616i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.1786
n_activity=890 dram_eff=1.564
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7764i bk4: 0a 7792i bk5: 2a 7765i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.1951
n_activity=1105 dram_eff=1.376
bk0: 0a 7789i bk1: 2a 7762i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7766i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7611i bk11: 46a 7574i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.1786
n_activity=838 dram_eff=1.661
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 152956 (inst/sec)
gpgpu_simulation_rate = 984 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=159945 (inst/sec) elapsed = 0:0:00:08 / Fri Mar  4 03:52:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=164725 (inst/sec) elapsed = 0:0:00:10 / Fri Mar  4 03:52:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9404  inst.: 1835942 (ipc=262.3) sim_rate=166903 (inst/sec) elapsed = 0:0:00:11 / Fri Mar  4 03:52:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4290,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4853,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5147,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5433,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5866,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5867
gpu_sim_insn = 919016
gpu_ipc =     156.6416
gpu_tot_sim_cycle = 11771
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0404
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=166977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38345	W0_Scoreboard:47619	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11770 
mrq_lat_table:516 	42 	61 	59 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	686 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3574      5885      3991         0         0         0      4315      2348      3601      2122      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4835      4001      3069         0      2581         0      5129         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3175      4435      4218       944       904      1807      1800      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4509      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3450      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       125       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         126       126       160    none         176    none         126    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       262       260
dram[4]:        126       197    none      none      none         160       127    none         181       133       695       369       409       418       296       311
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       261
maximum mf latency per bank:
dram[0]:        282       252       251       257         0         0         0       252       268       253       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       252       252       252         0       268         0       252         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       265         0       274       266       281       285       317       319       272       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15287 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.1153
n_activity=1696 dram_eff=1.057
bk0: 8a 15431i bk1: 2a 15502i bk2: 4a 15485i bk3: 2a 15505i bk4: 0a 15535i bk5: 0a 15539i bk6: 0a 15543i bk7: 2a 15514i bk8: 4a 15484i bk9: 4a 15486i bk10: 42a 15379i bk11: 46a 15324i bk12: 46a 15379i bk13: 44a 15362i bk14: 6a 15508i bk15: 4a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0234295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15305 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.1102
n_activity=1439 dram_eff=1.19
bk0: 4a 15512i bk1: 0a 15534i bk2: 0a 15535i bk3: 0a 15536i bk4: 2a 15508i bk5: 2a 15506i bk6: 0a 15538i bk7: 6a 15454i bk8: 2a 15520i bk9: 0a 15536i bk10: 42a 15386i bk11: 44a 15354i bk12: 50a 15402i bk13: 46a 15339i bk14: 2a 15517i bk15: 10a 15501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15294 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.1123
n_activity=1706 dram_eff=1.022
bk0: 0a 15535i bk1: 2a 15508i bk2: 2a 15506i bk3: 4a 15485i bk4: 0a 15535i bk5: 4a 15479i bk6: 0a 15537i bk7: 2a 15511i bk8: 0a 15538i bk9: 12a 15378i bk10: 40a 15413i bk11: 44a 15360i bk12: 46a 15379i bk13: 46a 15304i bk14: 2a 15516i bk15: 2a 15517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.017379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15287 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.1174
n_activity=1690 dram_eff=1.079
bk0: 2a 15516i bk1: 2a 15506i bk2: 4a 15487i bk3: 4a 15485i bk4: 0a 15535i bk5: 2a 15510i bk6: 2a 15509i bk7: 4a 15491i bk8: 2a 15510i bk9: 2a 15521i bk10: 42a 15394i bk11: 44a 15359i bk12: 46a 15416i bk13: 44a 15334i bk14: 8a 15501i bk15: 10a 15499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0176365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f56744fd600 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11770), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15276 n_act=17 n_pre=5 n_req=125 n_rd=227 n_write=11 bw_util=0.1226
n_activity=1670 dram_eff=1.14
bk0: 2a 15501i bk1: 2a 15504i bk2: 0a 15533i bk3: 0a 15533i bk4: 0a 15536i bk5: 3a 15493i bk6: 4a 15473i bk7: 0a 15541i bk8: 4a 15475i bk9: 2a 15493i bk10: 50a 15324i bk11: 48a 15295i bk12: 44a 15399i bk13: 46a 15335i bk14: 16a 15471i bk15: 6a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15536 n_nop=15287 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.1169
n_activity=1592 dram_eff=1.141
bk0: 2a 15515i bk1: 6a 15463i bk2: 2a 15505i bk3: 2a 15518i bk4: 4a 15482i bk5: 2a 15514i bk6: 2a 15509i bk7: 2a 15521i bk8: 2a 15509i bk9: 2a 15511i bk10: 46a 15386i bk11: 44a 15341i bk12: 44a 15401i bk13: 42a 15385i bk14: 8a 15456i bk15: 8a 15500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93784
	minimum = 6
	maximum = 32
Network latency average = 8.47432
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29697
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0093429
	minimum = 0.00511335 (at node 8)
	maximum = 0.0180672 (at node 23)
Accepted packet rate average = 0.0093429
	minimum = 0.00511335 (at node 8)
	maximum = 0.0180672 (at node 23)
Injected flit rate average = 0.0249986
	minimum = 0.00511335 (at node 8)
	maximum = 0.0521561 (at node 23)
Accepted flit rate average= 0.0249986
	minimum = 0.0083518 (at node 19)
	maximum = 0.0542015 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83259 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.2208 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09485 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00841029 (2 samples)
	minimum = 0.00552077 (2 samples)
	maximum = 0.0155546 (2 samples)
Accepted packet rate average = 0.00841029 (2 samples)
	minimum = 0.00552077 (2 samples)
	maximum = 0.0155546 (2 samples)
Injected flit rate average = 0.023377 (2 samples)
	minimum = 0.00552077 (2 samples)
	maximum = 0.0551262 (2 samples)
Accepted flit rate average = 0.023377 (2 samples)
	minimum = 0.00773281 (2 samples)
	maximum = 0.0494585 (2 samples)
Injected packet size average = 2.77958 (2 samples)
Accepted packet size average = 2.77958 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 166977 (inst/sec)
gpgpu_simulation_rate = 1070 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11771)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11771)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11771)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11771)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11771)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11771)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11771)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(77,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11771)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11771)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11771)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (385,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (389,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(390,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11771)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11771), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11771)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11771)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11771)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11771)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(106,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (439,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(440,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11771)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (444,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (444,11771), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(445,11771)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(446,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11771)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11771)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (451,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(452,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11771)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (470,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(471,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11771)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11771)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11771)
GPGPU-Sim uArch: cycles simulated: 12271  inst.: 2196848 (ipc=720.2) sim_rate=168988 (inst/sec) elapsed = 0:0:00:13 / Fri Mar  4 03:52:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (528,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(529,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (531,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (531,11771), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(532,11771)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(533,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,11771)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(137,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (559,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(560,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11771), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11771), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11771)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (567,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(568,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (568,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(569,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (571,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(572,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (573,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11771)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(574,11771)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (577,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(578,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11771), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11771)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (601,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(602,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,11771)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(144,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (729,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(730,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (741,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(742,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (743,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11771)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(744,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (757,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (757,11771), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(758,11771)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(759,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (759,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11771)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11771)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(760,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (761,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(762,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (792,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(793,11771)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (796,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(797,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (799,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(800,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11771)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (801,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(802,11771)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(119,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(820,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (821,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(822,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (822,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(823,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (843,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(844,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (845,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(846,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (856,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(857,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (864,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(865,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (873,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(874,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (875,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(876,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (876,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(877,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (878,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(879,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (879,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(880,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (883,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(884,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (884,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(885,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (896,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (896,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (896,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(897,11771)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(897,11771)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(897,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (897,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(898,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (900,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(901,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (905,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(906,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (920,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(921,11771)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (926,11771), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(927,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (929,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(930,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (935,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (935,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(936,11771)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(936,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (940,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (940,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(941,11771)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(941,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (941,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(942,11771)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(207,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (948,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (948,11771), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(949,11771)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(950,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (954,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(955,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (960,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (960,11771), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(961,11771)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(962,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (962,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(963,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (965,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(966,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (966,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(967,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (968,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(969,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (978,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(979,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (986,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(987,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (995,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(996,11771)
GPGPU-Sim uArch: cycles simulated: 12771  inst.: 2549907 (ipc=713.2) sim_rate=182136 (inst/sec) elapsed = 0:0:00:14 / Fri Mar  4 03:52:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1000,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1001,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1012,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1013,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1020,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1021,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1032,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1033,11771)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1042,11771), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1043,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1056,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1057,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1058,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1059,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1065,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1066,11771)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1069,11771), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1070,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1071,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1072,11771)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(233,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1078,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1079,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1106,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1107,11771)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1109,11771), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1110,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1116,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1117,11771)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1123,11771), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1124,11771)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1125,11771), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1126,11771)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1130,11771), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1131,11771)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1137,11771), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1138,11771)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1145,11771), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1146,11771)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1162,11771), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1163,11771)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1167,11771), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1168,11771)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1171,11771), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1172,11771)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1173,11771), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1174,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1174,11771), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1175,11771)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1199,11771), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1200,11771)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1208,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1212,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1219,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1220,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1221,11771), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(247,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1228,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1232,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1233,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1234,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1237,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1243,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1247,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1249,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1257,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1265,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1270,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1278,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1280,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1284,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1285,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1292,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1294,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1303,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1307,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1310,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1310,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1311,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1313,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1316,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1334,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1340,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1355,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1361,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1384,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1386,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1391,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1396,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1399,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1410,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1430,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1440,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1446,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1448,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1457,11771), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13271  inst.: 2753527 (ipc=611.2) sim_rate=183568 (inst/sec) elapsed = 0:0:00:15 / Fri Mar  4 03:52:08 2016
GPGPU-Sim uArch: cycles simulated: 14271  inst.: 2755668 (ipc=367.6) sim_rate=172229 (inst/sec) elapsed = 0:0:00:16 / Fri Mar  4 03:52:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2611,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2630,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2691,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3074,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3185,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3272,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3481,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3505,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3653,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3688,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3701,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3740,11771), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3825,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3866,11771), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3898,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4076,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4264,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4307,11771), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4384,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4456,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4567,11771), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4598,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4734,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4735,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4756,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4763,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4976,11771), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16771  inst.: 2762380 (ipc=185.1) sim_rate=162492 (inst/sec) elapsed = 0:0:00:17 / Fri Mar  4 03:52:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5155,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5170,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5294,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5315,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5473,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5502,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5639,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5688,11771), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5951,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6009,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6023,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6123,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6175,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6546,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6760,11771), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6761
gpu_sim_insn = 926846
gpu_ipc =     137.0871
gpu_tot_sim_cycle = 18532
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.1257
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 900
gpu_total_sim_rate=162564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 772, Miss = 279, Miss_rate = 0.361, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[1]: Access = 686, Miss = 244, Miss_rate = 0.356, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 584, Miss = 196, Miss_rate = 0.336, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 610, Miss = 202, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[4]: Access = 732, Miss = 262, Miss_rate = 0.358, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[5]: Access = 610, Miss = 205, Miss_rate = 0.336, Pending_hits = 303, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[7]: Access = 638, Miss = 221, Miss_rate = 0.346, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[8]: Access = 484, Miss = 136, Miss_rate = 0.281, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[9]: Access = 686, Miss = 245, Miss_rate = 0.357, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[10]: Access = 540, Miss = 164, Miss_rate = 0.304, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 642, Miss = 211, Miss_rate = 0.329, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 548, Miss = 171, Miss_rate = 0.312, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 588, Miss = 187, Miss_rate = 0.318, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 522, Miss = 161, Miss_rate = 0.308, Pending_hits = 300, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3116
	L1D_total_cache_miss_rate = 0.3352
	L1D_total_cache_pending_hits = 4444
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2049
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 219, 105, 105, 105, 219, 105, 165, 165, 165, 165, 165, 165, 165, 165, 135, 135, 135, 135, 135, 135, 135, 417, 135, 135, 135, 135, 135, 135, 135, 135, 529, 135, 135, 135, 135, 135, 135, 221, 415, 105, 105, 105, 105, 105, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2049
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8910	W0_Idle:81543	W0_Scoreboard:128341	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16392 {8:2049,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 278664 {136:2049,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 54 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18531 
mrq_lat_table:1215 	50 	77 	132 	51 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2227 	1004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3270 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1473 	551 	38 	2 	0 	0 	0 	2 	9 	38 	935 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3574      5885      3991      2485      2756      1447      4315      2348      3601      2122      3141      1729      1741      1687      3304 
dram[1]:      2300      2916      1385      3509      4194      3022      2181      2706       904      3657      1692      2645      1774      1749      2338      3946 
dram[2]:      1101      4835      4001      3069      2997      2581      2638      5129      2384      4281      2772       907      1738      2028      2147      3860 
dram[3]:      2106      3229      2296      5079      1819      4679      2554      3175      4435      4218      2200       904      1807      1800      2366      2469 
dram[4]:      3422      3872      3151      1434      1172      5478      2804      1459      4509      2775      1250      4419      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1456      3450      3504      1143       916      1754      1801      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         5         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 59/45 = 1.31
average mf latency per bank:
dram[0]:        409       150       168       183       124       140       157       186       157       177       528       547       661       629       370       327
dram[1]:        112       126       158       128       159       140       126       184       188       125       511       584       601       581       332       508
dram[2]:        147       159       149       175       177       179       125       171       134       191       510       681       613       626       293       357
dram[3]:        187       141       174       175       183       186       141       191       172       132       557       628       610       525       375       331
dram[4]:        143       191       126       155       160       167       155       135       194       155      2434       511       534       618       455       355
dram[5]:        154       196       170       185       179       142       166       147       135       169       569       631       579       623       435       315
maximum mf latency per bank:
dram[0]:        282       283       277       278       259       269       273       289       289       296       294       283       321       301       279       277
dram[1]:        277       264       268       256       261       261       269       277       277       264       290       284       290       292       290       277
dram[2]:        268       252       285       283       271       277       258       278       260       286       277       282       313       288       280       274
dram[3]:        277       251       277       281       268       277       251       277       282       268       289       287       282       280       273       275
dram[4]:        279       287       258       277       283       280       265       268       277       266       281       285       317       319       277       282
dram[5]:        274       278       300       278       282       272       251       277       262       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23932 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.1511
n_activity=4391 dram_eff=0.8417
bk0: 18a 24219i bk1: 14a 24216i bk2: 16a 24225i bk3: 10a 24302i bk4: 12a 24303i bk5: 10a 24318i bk6: 10a 24338i bk7: 10a 24312i bk8: 14a 24242i bk9: 12a 24259i bk10: 46a 24260i bk11: 56a 24089i bk12: 54a 24283i bk13: 48a 24279i bk14: 34a 24357i bk15: 40a 24285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0313573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23936 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.1498
n_activity=4346 dram_eff=0.8431
bk0: 10a 24346i bk1: 6a 24372i bk2: 10a 24292i bk3: 2a 24425i bk4: 14a 24238i bk5: 10a 24319i bk6: 10a 24316i bk7: 32a 24020i bk8: 20a 24255i bk9: 14a 24261i bk10: 50a 24179i bk11: 50a 24164i bk12: 64a 24202i bk13: 56a 24187i bk14: 26a 24312i bk15: 28a 24332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0293132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f5674937fe0 :  mf: uid= 93899, sid10:w41, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18531), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23953 n_act=42 n_pre=26 n_req=247 n_rd=385 n_write=54 bw_util=0.1436
n_activity=4277 dram_eff=0.8211
bk0: 8a 24347i bk1: 8a 24374i bk2: 14a 24242i bk3: 16a 24194i bk4: 4a 24401i bk5: 14a 24273i bk6: 6a 24377i bk7: 15a 24240i bk8: 12a 24288i bk9: 32a 24012i bk10: 44a 24271i bk11: 46a 24254i bk12: 56a 24209i bk13: 50a 24217i bk14: 28a 24339i bk15: 32a 24360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.026574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23955 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.1403
n_activity=4264 dram_eff=0.8049
bk0: 16a 24236i bk1: 8a 24365i bk2: 10a 24317i bk3: 10a 24309i bk4: 6a 24374i bk5: 6a 24363i bk6: 8a 24359i bk7: 12a 24287i bk8: 20a 24219i bk9: 20a 24182i bk10: 50a 24234i bk11: 50a 24189i bk12: 54a 24310i bk13: 60a 24142i bk14: 30a 24357i bk15: 24a 24375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0212183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23895 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.1573
n_activity=4648 dram_eff=0.8279
bk0: 14a 24276i bk1: 12a 24242i bk2: 4a 24407i bk3: 16a 24270i bk4: 18a 24180i bk5: 20a 24153i bk6: 10a 24310i bk7: 14a 24301i bk8: 12a 24275i bk9: 10a 24314i bk10: 52a 24220i bk11: 52a 24156i bk12: 58a 24162i bk13: 54a 24186i bk14: 40a 24293i bk15: 38a 24285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.039166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24460 n_nop=23919 n_act=43 n_pre=27 n_req=265 n_rd=412 n_write=59 bw_util=0.154
n_activity=4370 dram_eff=0.8622
bk0: 12a 24310i bk1: 20a 24164i bk2: 20a 24175i bk3: 14a 24291i bk4: 16a 24202i bk5: 10a 24281i bk6: 10a 24335i bk7: 18a 24156i bk8: 14a 24268i bk9: 10a 24299i bk10: 50a 24218i bk11: 44a 24265i bk12: 52a 24269i bk13: 50a 24242i bk14: 34a 24325i bk15: 38a 24292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0396157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 102, Miss_rate = 0.354, Pending_hits = 8, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 7, Reservation_fails = 109
L2_cache_bank[3]: Access = 243, Miss = 99, Miss_rate = 0.407, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 86, Miss_rate = 0.428, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 262, Miss = 107, Miss_rate = 0.408, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 97, Miss_rate = 0.420, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 222, Miss = 95, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 104, Miss_rate = 0.419, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 233, Miss = 102, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3291
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3665
L2_total_cache_pending_hits = 29
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11757
icnt_total_pkts_simt_to_mem=4458
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.01816
	minimum = 6
	maximum = 26
Network latency average = 7.77289
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.76249
	minimum = 6
	maximum = 18
Slowest flit = 13169
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0214191
	minimum = 0.0112409 (at node 8)
	maximum = 0.0647833 (at node 23)
Accepted packet rate average = 0.0214191
	minimum = 0.0112409 (at node 8)
	maximum = 0.0647833 (at node 23)
Injected flit rate average = 0.0481355
	minimum = 0.0158261 (at node 8)
	maximum = 0.116255 (at node 23)
Accepted flit rate average= 0.0481355
	minimum = 0.0242568 (at node 19)
	maximum = 0.116699 (at node 23)
Injected packet length average = 2.24731
Accepted packet length average = 2.24731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22778 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73817 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.65073 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0127466 (3 samples)
	minimum = 0.00742749 (3 samples)
	maximum = 0.0319642 (3 samples)
Accepted packet rate average = 0.0127466 (3 samples)
	minimum = 0.00742749 (3 samples)
	maximum = 0.0319642 (3 samples)
Injected flit rate average = 0.0316299 (3 samples)
	minimum = 0.00895586 (3 samples)
	maximum = 0.0755024 (3 samples)
Accepted flit rate average = 0.0316299 (3 samples)
	minimum = 0.0132408 (3 samples)
	maximum = 0.0718719 (3 samples)
Injected packet size average = 2.48144 (3 samples)
Accepted packet size average = 2.48144 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 162564 (inst/sec)
gpgpu_simulation_rate = 1090 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18532)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18532)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18532)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18532)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18532)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18532)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18532)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(41,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(67,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (366,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(367,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(375,18532)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (391,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(392,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (392,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(393,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(397,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (407,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(408,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (413,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(414,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (424,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(425,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (426,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(427,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (433,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (433,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(434,18532)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(434,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (442,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(443,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (444,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (444,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(445,18532)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(445,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (447,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(448,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (450,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(451,18532)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(101,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (470,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (470,18532), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(471,18532)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(472,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (488,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(489,18532)
GPGPU-Sim uArch: cycles simulated: 19032  inst.: 3103949 (ipc=680.7) sim_rate=163365 (inst/sec) elapsed = 0:0:00:19 / Fri Mar  4 03:52:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (502,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(503,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (515,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(516,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (520,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (524,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(525,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (530,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (530,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(531,18532)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(531,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (535,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(536,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (537,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(538,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (540,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(541,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (546,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(547,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (547,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (547,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(548,18532)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(548,18532)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (650,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(651,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (654,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(655,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (681,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(682,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (688,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(689,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (711,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(712,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (755,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(756,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (773,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(774,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (774,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(775,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (820,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(821,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (824,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(825,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (825,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(826,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (847,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(848,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (861,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(862,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (961,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(962,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1022,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1023,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1082,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1083,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1112,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1113,18532)
GPGPU-Sim uArch: cycles simulated: 20032  inst.: 3261452 (ipc=331.9) sim_rate=163072 (inst/sec) elapsed = 0:0:00:20 / Fri Mar  4 03:52:13 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(34,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2397,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2398,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2499,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2500,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2582,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2583,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2674,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2675,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2753,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2754,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2770,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2771,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2793,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2794,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2798,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2799,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2955,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2956,18532)
GPGPU-Sim uArch: cycles simulated: 21532  inst.: 3299174 (ipc=178.5) sim_rate=157103 (inst/sec) elapsed = 0:0:00:21 / Fri Mar  4 03:52:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3027,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3028,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3059,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3060,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3065,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3066,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3226,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3227,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3250,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3251,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3305,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3306,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3368,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3369,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3384,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3385,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3403,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3404,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3428,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3429,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3480,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3481,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3519,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3520,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3521,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3522,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3530,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3531,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3671,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3672,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3733,18532), 5 CTAs running
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(20,0,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3734,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3886,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3887,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3916,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3917,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3935,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3936,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3947,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3948,18532)
GPGPU-Sim uArch: cycles simulated: 22532  inst.: 3378830 (ipc=153.8) sim_rate=153583 (inst/sec) elapsed = 0:0:00:22 / Fri Mar  4 03:52:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4041,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4042,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4096,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4097,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4097,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4098,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4185,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4186,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4226,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4227,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4235,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4236,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4328,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4329,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4345,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4346,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4430,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4431,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4464,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4465,18532)
GPGPU-Sim uArch: cycles simulated: 23032  inst.: 3415943 (ipc=145.0) sim_rate=148519 (inst/sec) elapsed = 0:0:00:23 / Fri Mar  4 03:52:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4565,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4566,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4601,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4602,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4607,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4608,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4619,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4620,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4634,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4635,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4639,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4640,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4700,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4701,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4759,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4760,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4841,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4842,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4857,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4858,18532)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4919,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4920,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4935,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4936,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4937,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4938,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4994,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4995,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5005,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5006,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5022,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5023,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5036,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5037,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5065,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5066,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5067,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5068,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5241,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5242,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5272,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5273,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5335,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5336,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5341,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5342,18532)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5406,18532), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5407,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5430,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5431,18532)
GPGPU-Sim uArch: cycles simulated: 24032  inst.: 3511062 (ipc=135.9) sim_rate=146294 (inst/sec) elapsed = 0:0:00:24 / Fri Mar  4 03:52:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5614,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5615,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5706,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5707,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5712,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5713,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5714,18532), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5715,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5724,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5725,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5759,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5760,18532)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5781,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5781,18532), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5782,18532)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5783,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5846,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5847,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5904,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5905,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5936,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5937,18532)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(206,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5968,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5969,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6088,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6089,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6098,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6099,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6353,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6354,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6383,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6384,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6492,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6493,18532)
GPGPU-Sim uArch: cycles simulated: 25032  inst.: 3578504 (ipc=125.4) sim_rate=143140 (inst/sec) elapsed = 0:0:00:25 / Fri Mar  4 03:52:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6667,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6668,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6692,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6693,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6856,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6857,18532)
GPGPU-Sim uArch: cycles simulated: 25532  inst.: 3594624 (ipc=118.7) sim_rate=138254 (inst/sec) elapsed = 0:0:00:26 / Fri Mar  4 03:52:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7184,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7185,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7221,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7222,18532)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7371,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7372,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7571,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7572,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7610,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7611,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7809,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7810,18532)
GPGPU-Sim uArch: cycles simulated: 26532  inst.: 3623884 (ipc=107.5) sim_rate=134217 (inst/sec) elapsed = 0:0:00:27 / Fri Mar  4 03:52:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8068,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8069,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8211,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8212,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8648,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8649,18532)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8715,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8716,18532)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 27532  inst.: 3646851 (ipc=98.1) sim_rate=130244 (inst/sec) elapsed = 0:0:00:28 / Fri Mar  4 03:52:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9040,18532), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9041,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9230,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9231,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9308,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9309,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9388,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9389,18532)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9816,18532), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9817,18532)
GPGPU-Sim uArch: cycles simulated: 28532  inst.: 3668172 (ipc=90.5) sim_rate=126488 (inst/sec) elapsed = 0:0:00:29 / Fri Mar  4 03:52:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10783,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10784,18532)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10985,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10986,18532)
GPGPU-Sim uArch: cycles simulated: 29532  inst.: 3681145 (ipc=83.4) sim_rate=122704 (inst/sec) elapsed = 0:0:00:30 / Fri Mar  4 03:52:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11018,18532), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11019,18532)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (11103,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(11104,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11595,18532), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11596,18532)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11613,18532), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11614,18532)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11818,18532), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11819,18532)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11978,18532), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11979,18532)
GPGPU-Sim uArch: cycles simulated: 30532  inst.: 3708151 (ipc=78.7) sim_rate=119617 (inst/sec) elapsed = 0:0:00:31 / Fri Mar  4 03:52:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12330,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12331,18532)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12380,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12381,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12455,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12456,18532)
GPGPU-Sim uArch: cycles simulated: 31032  inst.: 3721178 (ipc=76.6) sim_rate=116286 (inst/sec) elapsed = 0:0:00:32 / Fri Mar  4 03:52:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12841,18532), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12842,18532)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12935,18532), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12936,18532)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(242,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13337,18532), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13338,18532)
GPGPU-Sim uArch: cycles simulated: 32032  inst.: 3744069 (ipc=72.6) sim_rate=113456 (inst/sec) elapsed = 0:0:00:33 / Fri Mar  4 03:52:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13533,18532), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13534,18532)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13893,18532), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13894,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14037,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14038,18532)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14253,18532), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14254,18532)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14333,18532), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33032  inst.: 3764003 (ipc=69.0) sim_rate=110705 (inst/sec) elapsed = 0:0:00:34 / Fri Mar  4 03:52:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14506,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14610,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14671,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14775,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14809,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14889,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15076,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15088,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15096,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15293,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15451,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15490,18532), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 34032  inst.: 3777212 (ipc=65.4) sim_rate=107920 (inst/sec) elapsed = 0:0:00:35 / Fri Mar  4 03:52:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15688,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15722,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15839,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15900,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15961,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16011,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16184,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16298,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16329,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16386,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16570,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16763,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 35532  inst.: 3790339 (ipc=60.4) sim_rate=105287 (inst/sec) elapsed = 0:0:00:36 / Fri Mar  4 03:52:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17491,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17584,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17819,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17857,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17885,18532), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36532  inst.: 3797015 (ipc=57.4) sim_rate=102622 (inst/sec) elapsed = 0:0:00:37 / Fri Mar  4 03:52:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18055,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18077,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18441,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18622,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18643,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18794,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18933,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19033,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19172,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19182,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19469,18532), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 38032  inst.: 3809292 (ipc=53.6) sim_rate=100244 (inst/sec) elapsed = 0:0:00:38 / Fri Mar  4 03:52:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19621,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19655,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19677,18532), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19729,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19859,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19931,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19983,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20306,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20332,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20344,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20376,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20384,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20442,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20469,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20516,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20618,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20713,18532), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 39532  inst.: 3822428 (ipc=50.4) sim_rate=98010 (inst/sec) elapsed = 0:0:00:39 / Fri Mar  4 03:52:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21111,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21131,18532), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21387,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21399,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21656,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21849,18532), 4 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(238,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22197,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22450,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22490,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22509,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22513,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22656,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22682,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22824,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22868,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22872,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22874,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23052,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23388,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23396,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23594,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23646,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23680,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23696,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23825,18532), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23841,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24133,18532), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 43032  inst.: 3839616 (ipc=43.9) sim_rate=95990 (inst/sec) elapsed = 0:0:00:40 / Fri Mar  4 03:52:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24684,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24748,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25280,18532), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25869,18532), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26244,18532), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26245
gpu_sim_insn = 1077007
gpu_ipc =      41.0367
gpu_tot_sim_cycle = 44777
gpu_tot_sim_insn = 3840605
gpu_tot_ipc =      85.7718
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6787
gpu_stall_icnt2sh    = 22919
gpu_total_sim_rate=96015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148552
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3565, Miss = 1854, Miss_rate = 0.520, Pending_hits = 431, Reservation_fails = 9556
	L1D_cache_core[1]: Access = 4580, Miss = 2588, Miss_rate = 0.565, Pending_hits = 504, Reservation_fails = 12394
	L1D_cache_core[2]: Access = 2545, Miss = 1269, Miss_rate = 0.499, Pending_hits = 403, Reservation_fails = 5621
	L1D_cache_core[3]: Access = 3178, Miss = 1576, Miss_rate = 0.496, Pending_hits = 409, Reservation_fails = 6693
	L1D_cache_core[4]: Access = 3295, Miss = 1740, Miss_rate = 0.528, Pending_hits = 410, Reservation_fails = 9478
	L1D_cache_core[5]: Access = 3792, Miss = 2025, Miss_rate = 0.534, Pending_hits = 494, Reservation_fails = 11703
	L1D_cache_core[6]: Access = 4360, Miss = 2414, Miss_rate = 0.554, Pending_hits = 476, Reservation_fails = 12131
	L1D_cache_core[7]: Access = 3679, Miss = 1967, Miss_rate = 0.535, Pending_hits = 455, Reservation_fails = 9803
	L1D_cache_core[8]: Access = 3264, Miss = 1715, Miss_rate = 0.525, Pending_hits = 418, Reservation_fails = 8520
	L1D_cache_core[9]: Access = 3154, Miss = 1622, Miss_rate = 0.514, Pending_hits = 442, Reservation_fails = 9543
	L1D_cache_core[10]: Access = 3733, Miss = 1972, Miss_rate = 0.528, Pending_hits = 436, Reservation_fails = 10025
	L1D_cache_core[11]: Access = 3491, Miss = 1775, Miss_rate = 0.508, Pending_hits = 455, Reservation_fails = 8053
	L1D_cache_core[12]: Access = 3173, Miss = 1669, Miss_rate = 0.526, Pending_hits = 457, Reservation_fails = 9016
	L1D_cache_core[13]: Access = 3440, Miss = 1739, Miss_rate = 0.506, Pending_hits = 458, Reservation_fails = 8100
	L1D_cache_core[14]: Access = 3649, Miss = 1956, Miss_rate = 0.536, Pending_hits = 438, Reservation_fails = 10228
	L1D_total_cache_accesses = 52898
	L1D_total_cache_misses = 27881
	L1D_total_cache_miss_rate = 0.5271
	L1D_total_cache_pending_hits = 6686
	L1D_total_cache_reservation_fails = 140864
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27171
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26691
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50770
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147556
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
277, 445, 249, 135, 587, 135, 249, 135, 647, 582, 311, 666, 468, 225, 722, 395, 378, 520, 322, 395, 180, 294, 180, 604, 576, 180, 417, 518, 180, 180, 350, 180, 559, 165, 559, 307, 477, 729, 673, 337, 615, 419, 447, 135, 389, 135, 389, 277, 
gpgpu_n_tot_thrd_icount = 8482464
gpgpu_n_tot_w_icount = 265077
gpgpu_n_stall_shd_mem = 149699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11900
gpgpu_n_mem_write_global = 16527
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292834
gpgpu_n_store_insn = 18004
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537789
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 146542
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228653	W0_Idle:101711	W0_Scoreboard:404337	W1:112980	W2:23618	W3:4073	W4:1377	W5:149	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 95200 {8:11900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 661080 {40:16527,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1618400 {136:11900,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132216 {8:16527,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 87 
maxdqlatency = 0 
maxmflatency = 896 
averagemflatency = 318 
max_icnt2mem_latency = 735 
max_icnt2sh_latency = 44776 
mrq_lat_table:4938 	160 	207 	616 	492 	186 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9480 	16321 	2641 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7227 	1148 	1464 	4436 	8475 	5687 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5173 	4729 	1922 	91 	0 	0 	0 	2 	9 	38 	935 	9294 	6249 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        12        18        25        19        19        28        26        28        20        22        27        24        17        17 
dram[1]:        16        12        24        16        23        14        22        14        18        21        20        22        25        23        16        11 
dram[2]:        14        21        20        16        18        14        23        12        22        20        20        22        22        22        14        16 
dram[3]:        25        14        16        16        16        20        25        19        26        18        20        22        27        20        15        12 
dram[4]:        26        14        18        20        18        16        15        17        24        27        22        22        22        23        10        14 
dram[5]:         8        10        14        24        20        22        16        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1559      3574      5885      9393      4741      3563      3309      4832      5998      3858      6898      6939     11763      4544      2297      3304 
dram[1]:      2788      2916      3682      4046      4194      5208      3489      4630      3975      4103      8476      6810      4765      5222      6229      3946 
dram[2]:      3669      7838      4001      3812      3087      3682      3832      8074      3915      6075      5381      6922      9201      3133      2733      5382 
dram[3]:      3357      3702      3454      5079      2978      4679      3856      5266      4435      4218      7193      6710      2578      1812      2487      2762 
dram[4]:      5588      7511      3811      6847      3280      6953      3468      4846      4509      4409      5093      8237      2269      2572      3138      2809 
dram[5]:      2375      2397      3460      4003      7452      3256      3638      3759      4164      3504      5550      7379      2577      1907      5557      2752 
average row accesses per activate:
dram[0]:  6.181818  3.777778  4.352941  4.368421  4.500000  5.000000  3.739130  5.058824  3.652174  3.909091  4.272727  3.105263  6.285714  5.500000  3.000000  3.916667 
dram[1]:  4.437500  5.153846  8.111111  5.428571  5.176471  3.608696  4.368421  2.875000  3.913043  3.400000  4.066667  3.529412  6.166667  5.285714  6.000000  3.833333 
dram[2]:  5.200000  5.416667  4.333333  4.315790  4.052631  3.038461  3.360000  4.250000  4.090909  3.250000  7.250000  4.000000  3.461539  4.363636  5.375000  6.000000 
dram[3]:  5.062500  4.800000  3.818182  3.111111  6.600000  5.375000  5.062500  4.450000  4.173913  2.942857  3.529412  4.384615  5.285714  3.384615  3.214286  4.555555 
dram[4]:  4.411765  3.400000  7.777778  3.565217  3.909091  5.538462  4.450000  4.705883  3.481482  4.136364  3.473684  4.333333  3.214286  3.142857  3.727273  3.700000 
dram[5]:  4.411765  3.260870  3.695652  4.277778  4.333333  5.312500  4.000000  4.611111  3.680000  2.529412  3.937500  6.250000  4.333333  4.200000  5.375000  3.384615 
average row locality = 6617/1602 = 4.130462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        39        45        54        50        54        55        57        54        54        38        51        44        44        39        47 
dram[1]:        41        39        43        46        55        53        52        61        58        57        49        50        37        37        42        46 
dram[2]:        45        36        49        51        47        50        51        56        57        60        46        46        45        47        43        42 
dram[3]:        48        41        53        53        37        54        50        57        66        72        49        47        37        44        45        41 
dram[4]:        43        54        40        52        56        45        59        49        63        58        55        42        45        44        41        37 
dram[5]:        45        48        53        48        47        53        66        52        62        57        52        42        39        42        43        44 
total reads: 4672
bank skew: 72/36 = 2.00
chip skew: 794/765 = 1.04
number of total write accesses:
dram[0]:        28        29        29        29        31        31        31        29        30        32         9         8         0         0         0         0 
dram[1]:        30        28        30        30        33        30        31        31        32        28        12        10         0         0         0         0 
dram[2]:        33        29        29        31        30        29        33        29        33        31        12         6         0         1         0         0 
dram[3]:        33        31        31        31        29        32        31        32        30        31        11        10         0         0         0         0 
dram[4]:        32        31        30        30        30        27        30        31        31        33        11        10         0         0         0         0 
dram[5]:        30        27        32        29        31        32        30        31        30        29        11         8         0         0         0         0 
total reads: 1945
min_bank_accesses = 0!
chip skew: 332/316 = 1.05
average mf latency per bank:
dram[0]:        496       439       534       474       546       593       577       635       703       769      1966      1892      3069      3163      3447      2692
dram[1]:        427       468       500       448       544       498       575       519       694       743      1659      1733      4035      3489      2660      2941
dram[2]:        553       538       540       500       528       472       689       617       665       706      1828      1860      3083      3241      2511      3278
dram[3]:        490       472       562       499       457       502       555       603       749       699      1579      1813      3579      2822      2709      2747
dram[4]:        661       541       647       619       670       526       776       690       897       669     27464      1791      3885      3023      4116      3300
dram[5]:        478       457       474       563       495       536       759       700       815       676      1601      1981      3281      3470      3206      2929
maximum mf latency per bank:
dram[0]:        622       695       752       627       651       663       681       667       829       792       650       663       661       613       709       672
dram[1]:        701       676       689       712       585       788       700       736       806       772       694       638       711       636       663       686
dram[2]:        667       635       752       664       739       691       781       729       670       714       691       677       634       695       673       646
dram[3]:        729       693       668       642       663       627       633       758       728       727       660       685       645       720       658       691
dram[4]:        741       672       882       687       779       744       757       720       858       725       896       637       756       611       861       682
dram[5]:        698       658       760       703       629       708       652       731       750       742       641       614       635       635       701       698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56763 n_act=255 n_pre=239 n_req=1081 n_rd=1530 n_write=316 bw_util=0.2499
n_activity=17943 dram_eff=0.8231
bk0: 80a 57987i bk1: 78a 57758i bk2: 90a 57840i bk3: 108a 57622i bk4: 100a 57582i bk5: 108a 57625i bk6: 110a 57519i bk7: 114a 57523i bk8: 108a 57463i bk9: 108a 57343i bk10: 76a 58434i bk11: 102a 58082i bk12: 88a 58645i bk13: 88a 58598i bk14: 78a 58520i bk15: 94a 58434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0923134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56752 n_act=255 n_pre=239 n_req=1091 n_rd=1532 n_write=325 bw_util=0.2514
n_activity=18587 dram_eff=0.7993
bk0: 82a 57824i bk1: 78a 57831i bk2: 86a 57803i bk3: 92a 57778i bk4: 110a 57559i bk5: 106a 57565i bk6: 104a 57548i bk7: 122a 57114i bk8: 116a 57449i bk9: 114a 57466i bk10: 98a 58146i bk11: 100a 58047i bk12: 74a 58722i bk13: 74a 58639i bk14: 84a 58573i bk15: 92a 58511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0948344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56723 n_act=264 n_pre=248 n_req=1097 n_rd=1542 n_write=326 bw_util=0.2528
n_activity=18346 dram_eff=0.8146
bk0: 90a 57721i bk1: 72a 57960i bk2: 98a 57540i bk3: 102a 57556i bk4: 94a 57580i bk5: 100a 57453i bk6: 102a 57148i bk7: 112a 57425i bk8: 114a 57487i bk9: 120a 57353i bk10: 92a 58351i bk11: 92a 58356i bk12: 90a 58492i bk13: 94a 58503i bk14: 86a 58616i bk15: 84a 58713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.10167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56653 n_act=273 n_pre=257 n_req=1126 n_rd=1588 n_write=332 bw_util=0.2599
n_activity=19023 dram_eff=0.8074
bk0: 96a 57682i bk1: 82a 57604i bk2: 106a 57500i bk3: 106a 57246i bk4: 74a 57726i bk5: 108a 57419i bk6: 100a 57728i bk7: 114a 57542i bk8: 132a 57340i bk9: 144a 57188i bk10: 98a 58115i bk11: 94a 58210i bk12: 74a 58687i bk13: 88a 58494i bk14: 90a 58437i bk15: 82a 58609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.105189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56677 n_act=275 n_pre=259 n_req=1109 n_rd=1566 n_write=326 bw_util=0.2561
n_activity=18757 dram_eff=0.807
bk0: 86a 57586i bk1: 108a 57372i bk2: 80a 57806i bk3: 104a 57473i bk4: 112a 57348i bk5: 90a 57846i bk6: 118a 57471i bk7: 98a 57745i bk8: 126a 57301i bk9: 116a 57474i bk10: 110a 58120i bk11: 84a 58332i bk12: 90a 58495i bk13: 88a 58445i bk14: 82a 58600i bk15: 74a 58650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.111923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59103 n_nop=56653 n_act=280 n_pre=264 n_req=1113 n_rd=1586 n_write=320 bw_util=0.258
n_activity=18525 dram_eff=0.8231
bk0: 90a 57768i bk1: 96a 57640i bk2: 106a 57476i bk3: 96a 57568i bk4: 94a 57606i bk5: 106a 57261i bk6: 132a 57300i bk7: 104a 57591i bk8: 124a 57469i bk9: 114a 57280i bk10: 104a 58164i bk11: 84a 58373i bk12: 78a 58644i bk13: 84a 58573i bk14: 86a 58679i bk15: 88a 58509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.125983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2004, Miss = 365, Miss_rate = 0.182, Pending_hits = 11, Reservation_fails = 224
L2_cache_bank[1]: Access = 2074, Miss = 400, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 2000, Miss = 377, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[3]: Access = 1941, Miss = 389, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1977, Miss = 383, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 2041, Miss = 388, Miss_rate = 0.190, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1943, Miss = 385, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1965, Miss = 409, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 6470, Miss = 402, Miss_rate = 0.062, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 2023, Miss = 381, Miss_rate = 0.188, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 2068, Miss = 407, Miss_rate = 0.197, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 1996, Miss = 386, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28502
L2_total_cache_misses = 4672
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2768
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1899
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=76372
icnt_total_pkts_simt_to_mem=45029
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.5508
	minimum = 6
	maximum = 512
Network latency average = 35.552
	minimum = 6
	maximum = 417
Slowest packet = 9817
Flit latency average = 28.7351
	minimum = 6
	maximum = 416
Slowest flit = 79914
Fragmentation average = 0.0454563
	minimum = 0
	maximum = 230
Injected packet rate average = 0.0711557
	minimum = 0.0417984 (at node 2)
	maximum = 0.223662 (at node 23)
Accepted packet rate average = 0.0711557
	minimum = 0.0417984 (at node 2)
	maximum = 0.223662 (at node 23)
Injected flit rate average = 0.148439
	minimum = 0.0674414 (at node 2)
	maximum = 0.349552 (at node 23)
Accepted flit rate average= 0.148439
	minimum = 0.0989141 (at node 18)
	maximum = 0.415851 (at node 23)
Injected packet length average = 2.08611
Accepted packet length average = 2.08611
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3085 (4 samples)
	minimum = 6 (4 samples)
	maximum = 158 (4 samples)
Network latency average = 15.4416 (4 samples)
	minimum = 6 (4 samples)
	maximum = 126.25 (4 samples)
Flit latency average = 12.9218 (4 samples)
	minimum = 6 (4 samples)
	maximum = 123.25 (4 samples)
Fragmentation average = 0.0113641 (4 samples)
	minimum = 0 (4 samples)
	maximum = 57.5 (4 samples)
Injected packet rate average = 0.0273489 (4 samples)
	minimum = 0.0160202 (4 samples)
	maximum = 0.0798885 (4 samples)
Accepted packet rate average = 0.0273489 (4 samples)
	minimum = 0.0160202 (4 samples)
	maximum = 0.0798885 (4 samples)
Injected flit rate average = 0.0608321 (4 samples)
	minimum = 0.0235773 (4 samples)
	maximum = 0.144015 (4 samples)
Accepted flit rate average = 0.0608321 (4 samples)
	minimum = 0.0346591 (4 samples)
	maximum = 0.157867 (4 samples)
Injected packet size average = 2.2243 (4 samples)
Accepted packet size average = 2.2243 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 96015 (inst/sec)
gpgpu_simulation_rate = 1119 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44777)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44777)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44777)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44777)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44777)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44777)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44777)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(40,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(25,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 45277  inst.: 4143506 (ipc=605.8) sim_rate=101061 (inst/sec) elapsed = 0:0:00:41 / Fri Mar  4 03:52:34 2016
GPGPU-Sim uArch: cycles simulated: 45777  inst.: 4154809 (ipc=314.2) sim_rate=98924 (inst/sec) elapsed = 0:0:00:42 / Fri Mar  4 03:52:35 2016
GPGPU-Sim uArch: cycles simulated: 46277  inst.: 4160559 (ipc=213.3) sim_rate=96757 (inst/sec) elapsed = 0:0:00:43 / Fri Mar  4 03:52:36 2016
GPGPU-Sim uArch: cycles simulated: 47277  inst.: 4168905 (ipc=131.3) sim_rate=94747 (inst/sec) elapsed = 0:0:00:44 / Fri Mar  4 03:52:37 2016
GPGPU-Sim uArch: cycles simulated: 47777  inst.: 4174057 (ipc=111.2) sim_rate=92756 (inst/sec) elapsed = 0:0:00:45 / Fri Mar  4 03:52:38 2016
GPGPU-Sim uArch: cycles simulated: 48777  inst.: 4181099 (ipc=85.1) sim_rate=90893 (inst/sec) elapsed = 0:0:00:46 / Fri Mar  4 03:52:39 2016
GPGPU-Sim uArch: cycles simulated: 49777  inst.: 4188350 (ipc=69.5) sim_rate=89113 (inst/sec) elapsed = 0:0:00:47 / Fri Mar  4 03:52:40 2016
GPGPU-Sim uArch: cycles simulated: 50277  inst.: 4191851 (ipc=63.9) sim_rate=87330 (inst/sec) elapsed = 0:0:00:48 / Fri Mar  4 03:52:41 2016
GPGPU-Sim uArch: cycles simulated: 51277  inst.: 4198775 (ipc=55.1) sim_rate=85689 (inst/sec) elapsed = 0:0:00:49 / Fri Mar  4 03:52:42 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 52277  inst.: 4206360 (ipc=48.8) sim_rate=84127 (inst/sec) elapsed = 0:0:00:50 / Fri Mar  4 03:52:43 2016
GPGPU-Sim uArch: cycles simulated: 52777  inst.: 4210134 (ipc=46.2) sim_rate=82551 (inst/sec) elapsed = 0:0:00:51 / Fri Mar  4 03:52:44 2016
GPGPU-Sim uArch: cycles simulated: 53777  inst.: 4216744 (ipc=41.8) sim_rate=81091 (inst/sec) elapsed = 0:0:00:52 / Fri Mar  4 03:52:45 2016
GPGPU-Sim uArch: cycles simulated: 54777  inst.: 4224860 (ipc=38.4) sim_rate=79714 (inst/sec) elapsed = 0:0:00:53 / Fri Mar  4 03:52:46 2016
GPGPU-Sim uArch: cycles simulated: 55277  inst.: 4228450 (ipc=36.9) sim_rate=78304 (inst/sec) elapsed = 0:0:00:54 / Fri Mar  4 03:52:47 2016
GPGPU-Sim uArch: cycles simulated: 56277  inst.: 4236696 (ipc=34.4) sim_rate=77030 (inst/sec) elapsed = 0:0:00:55 / Fri Mar  4 03:52:48 2016
GPGPU-Sim uArch: cycles simulated: 57277  inst.: 4243855 (ipc=32.3) sim_rate=75783 (inst/sec) elapsed = 0:0:00:56 / Fri Mar  4 03:52:49 2016
GPGPU-Sim uArch: cycles simulated: 57777  inst.: 4246957 (ipc=31.3) sim_rate=74508 (inst/sec) elapsed = 0:0:00:57 / Fri Mar  4 03:52:50 2016
GPGPU-Sim uArch: cycles simulated: 58777  inst.: 4254286 (ipc=29.5) sim_rate=73349 (inst/sec) elapsed = 0:0:00:58 / Fri Mar  4 03:52:51 2016
GPGPU-Sim uArch: cycles simulated: 59777  inst.: 4261855 (ipc=28.1) sim_rate=72234 (inst/sec) elapsed = 0:0:00:59 / Fri Mar  4 03:52:52 2016
GPGPU-Sim uArch: cycles simulated: 60277  inst.: 4265679 (ipc=27.4) sim_rate=71094 (inst/sec) elapsed = 0:0:01:00 / Fri Mar  4 03:52:53 2016
GPGPU-Sim uArch: cycles simulated: 61277  inst.: 4273393 (ipc=26.2) sim_rate=70055 (inst/sec) elapsed = 0:0:01:01 / Fri Mar  4 03:52:54 2016
GPGPU-Sim uArch: cycles simulated: 61777  inst.: 4276997 (ipc=25.7) sim_rate=68983 (inst/sec) elapsed = 0:0:01:02 / Fri Mar  4 03:52:55 2016
GPGPU-Sim uArch: cycles simulated: 62777  inst.: 4284717 (ipc=24.7) sim_rate=68011 (inst/sec) elapsed = 0:0:01:03 / Fri Mar  4 03:52:56 2016
GPGPU-Sim uArch: cycles simulated: 63777  inst.: 4291780 (ipc=23.7) sim_rate=67059 (inst/sec) elapsed = 0:0:01:04 / Fri Mar  4 03:52:57 2016
GPGPU-Sim uArch: cycles simulated: 64277  inst.: 4296108 (ipc=23.4) sim_rate=66093 (inst/sec) elapsed = 0:0:01:05 / Fri Mar  4 03:52:58 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(86,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 65277  inst.: 4303835 (ipc=22.6) sim_rate=65209 (inst/sec) elapsed = 0:0:01:06 / Fri Mar  4 03:52:59 2016
GPGPU-Sim uArch: cycles simulated: 66277  inst.: 4310536 (ipc=21.9) sim_rate=64336 (inst/sec) elapsed = 0:0:01:07 / Fri Mar  4 03:53:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21528,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21529,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22246,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22247,44777)
GPGPU-Sim uArch: cycles simulated: 67277  inst.: 4320726 (ipc=21.3) sim_rate=63540 (inst/sec) elapsed = 0:0:01:08 / Fri Mar  4 03:53:01 2016
GPGPU-Sim uArch: cycles simulated: 67777  inst.: 4325662 (ipc=21.1) sim_rate=62690 (inst/sec) elapsed = 0:0:01:09 / Fri Mar  4 03:53:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23634,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23635,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23996,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23997,44777)
GPGPU-Sim uArch: cycles simulated: 68777  inst.: 4337078 (ipc=20.7) sim_rate=61958 (inst/sec) elapsed = 0:0:01:10 / Fri Mar  4 03:53:03 2016
GPGPU-Sim uArch: cycles simulated: 69777  inst.: 4349816 (ipc=20.4) sim_rate=61265 (inst/sec) elapsed = 0:0:01:11 / Fri Mar  4 03:53:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25105,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25106,44777)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25869,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25870,44777)
GPGPU-Sim uArch: cycles simulated: 70777  inst.: 4362080 (ipc=20.1) sim_rate=60584 (inst/sec) elapsed = 0:0:01:12 / Fri Mar  4 03:53:05 2016
GPGPU-Sim uArch: cycles simulated: 71277  inst.: 4369727 (ipc=20.0) sim_rate=59859 (inst/sec) elapsed = 0:0:01:13 / Fri Mar  4 03:53:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26747,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26748,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26754,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26755,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26960,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26961,44777)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27390,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27391,44777)
GPGPU-Sim uArch: cycles simulated: 72277  inst.: 4386547 (ipc=19.9) sim_rate=59277 (inst/sec) elapsed = 0:0:01:14 / Fri Mar  4 03:53:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27818,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27819,44777)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(72,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 73277  inst.: 4399580 (ipc=19.6) sim_rate=58661 (inst/sec) elapsed = 0:0:01:15 / Fri Mar  4 03:53:08 2016
GPGPU-Sim uArch: cycles simulated: 73777  inst.: 4404066 (ipc=19.4) sim_rate=57948 (inst/sec) elapsed = 0:0:01:16 / Fri Mar  4 03:53:09 2016
GPGPU-Sim uArch: cycles simulated: 74777  inst.: 4412632 (ipc=19.1) sim_rate=57306 (inst/sec) elapsed = 0:0:01:17 / Fri Mar  4 03:53:10 2016
GPGPU-Sim uArch: cycles simulated: 75777  inst.: 4421595 (ipc=18.7) sim_rate=56687 (inst/sec) elapsed = 0:0:01:18 / Fri Mar  4 03:53:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31768,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31769,44777)
GPGPU-Sim uArch: cycles simulated: 76777  inst.: 4432049 (ipc=18.5) sim_rate=56101 (inst/sec) elapsed = 0:0:01:19 / Fri Mar  4 03:53:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32015,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32016,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32131,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32132,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32641,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32642,44777)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32866,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32867,44777)
GPGPU-Sim uArch: cycles simulated: 77777  inst.: 4452757 (ipc=18.6) sim_rate=55659 (inst/sec) elapsed = 0:0:01:20 / Fri Mar  4 03:53:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33985,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33986,44777)
GPGPU-Sim uArch: cycles simulated: 78777  inst.: 4461885 (ipc=18.3) sim_rate=55085 (inst/sec) elapsed = 0:0:01:21 / Fri Mar  4 03:53:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34291,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34292,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34442,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34443,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34525,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34526,44777)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34687,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34688,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34747,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34748,44777)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34838,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34839,44777)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34940,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34941,44777)
GPGPU-Sim uArch: cycles simulated: 79777  inst.: 4485956 (ipc=18.4) sim_rate=54706 (inst/sec) elapsed = 0:0:01:22 / Fri Mar  4 03:53:15 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(111,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35379,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35380,44777)
GPGPU-Sim uArch: cycles simulated: 80277  inst.: 4498504 (ipc=18.5) sim_rate=54198 (inst/sec) elapsed = 0:0:01:23 / Fri Mar  4 03:53:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36437,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36438,44777)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36439,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36440,44777)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36481,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36482,44777)
GPGPU-Sim uArch: cycles simulated: 81277  inst.: 4514347 (ipc=18.5) sim_rate=53742 (inst/sec) elapsed = 0:0:01:24 / Fri Mar  4 03:53:17 2016
GPGPU-Sim uArch: cycles simulated: 82277  inst.: 4532087 (ipc=18.4) sim_rate=53318 (inst/sec) elapsed = 0:0:01:25 / Fri Mar  4 03:53:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37660,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37661,44777)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38004,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38005,44777)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38241,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38242,44777)
GPGPU-Sim uArch: cycles simulated: 83277  inst.: 4545872 (ipc=18.3) sim_rate=52858 (inst/sec) elapsed = 0:0:01:26 / Fri Mar  4 03:53:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38686,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38687,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38761,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38762,44777)
GPGPU-Sim uArch: cycles simulated: 83777  inst.: 4555440 (ipc=18.3) sim_rate=52361 (inst/sec) elapsed = 0:0:01:27 / Fri Mar  4 03:53:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39337,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39338,44777)
GPGPU-Sim uArch: cycles simulated: 84777  inst.: 4568445 (ipc=18.2) sim_rate=51914 (inst/sec) elapsed = 0:0:01:28 / Fri Mar  4 03:53:21 2016
GPGPU-Sim uArch: cycles simulated: 85777  inst.: 4577734 (ipc=18.0) sim_rate=51435 (inst/sec) elapsed = 0:0:01:29 / Fri Mar  4 03:53:22 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(122,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 86777  inst.: 4587711 (ipc=17.8) sim_rate=50974 (inst/sec) elapsed = 0:0:01:30 / Fri Mar  4 03:53:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42640,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42641,44777)
GPGPU-Sim uArch: cycles simulated: 87777  inst.: 4598636 (ipc=17.6) sim_rate=50534 (inst/sec) elapsed = 0:0:01:31 / Fri Mar  4 03:53:24 2016
GPGPU-Sim uArch: cycles simulated: 88777  inst.: 4609289 (ipc=17.5) sim_rate=50100 (inst/sec) elapsed = 0:0:01:32 / Fri Mar  4 03:53:25 2016
GPGPU-Sim uArch: cycles simulated: 89777  inst.: 4619931 (ipc=17.3) sim_rate=49676 (inst/sec) elapsed = 0:0:01:33 / Fri Mar  4 03:53:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45282,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45283,44777)
GPGPU-Sim uArch: cycles simulated: 90777  inst.: 4631185 (ipc=17.2) sim_rate=49267 (inst/sec) elapsed = 0:0:01:34 / Fri Mar  4 03:53:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46119,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46120,44777)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46147,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46148,44777)
GPGPU-Sim uArch: cycles simulated: 91777  inst.: 4645493 (ipc=17.1) sim_rate=48899 (inst/sec) elapsed = 0:0:01:35 / Fri Mar  4 03:53:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47549,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47550,44777)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47922,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47923,44777)
GPGPU-Sim uArch: cycles simulated: 92777  inst.: 4657733 (ipc=17.0) sim_rate=48518 (inst/sec) elapsed = 0:0:01:36 / Fri Mar  4 03:53:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (48088,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(48089,44777)
GPGPU-Sim uArch: cycles simulated: 93277  inst.: 4666003 (ipc=17.0) sim_rate=48103 (inst/sec) elapsed = 0:0:01:37 / Fri Mar  4 03:53:30 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(93,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (49377,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(49378,44777)
GPGPU-Sim uArch: cycles simulated: 94277  inst.: 4680042 (ipc=17.0) sim_rate=47755 (inst/sec) elapsed = 0:0:01:38 / Fri Mar  4 03:53:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50024,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(50025,44777)
GPGPU-Sim uArch: cycles simulated: 95277  inst.: 4691482 (ipc=16.8) sim_rate=47388 (inst/sec) elapsed = 0:0:01:39 / Fri Mar  4 03:53:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50702,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50703,44777)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51084,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51085,44777)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51460,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51461,44777)
GPGPU-Sim uArch: cycles simulated: 96277  inst.: 4706993 (ipc=16.8) sim_rate=47069 (inst/sec) elapsed = 0:0:01:40 / Fri Mar  4 03:53:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (51741,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(51742,44777)
GPGPU-Sim uArch: cycles simulated: 96777  inst.: 4712317 (ipc=16.8) sim_rate=46656 (inst/sec) elapsed = 0:0:01:41 / Fri Mar  4 03:53:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52517,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52518,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52801,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52802,44777)
GPGPU-Sim uArch: cycles simulated: 97777  inst.: 4729924 (ipc=16.8) sim_rate=46371 (inst/sec) elapsed = 0:0:01:42 / Fri Mar  4 03:53:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53312,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53313,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53680,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53681,44777)
GPGPU-Sim uArch: cycles simulated: 98777  inst.: 4746917 (ipc=16.8) sim_rate=46086 (inst/sec) elapsed = 0:0:01:43 / Fri Mar  4 03:53:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54030,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54031,44777)
GPGPU-Sim uArch: cycles simulated: 99777  inst.: 4762111 (ipc=16.8) sim_rate=45789 (inst/sec) elapsed = 0:0:01:44 / Fri Mar  4 03:53:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (55169,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(55170,44777)
GPGPU-Sim uArch: cycles simulated: 100277  inst.: 4770061 (ipc=16.7) sim_rate=45429 (inst/sec) elapsed = 0:0:01:45 / Fri Mar  4 03:53:38 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(136,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55920,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55921,44777)
GPGPU-Sim uArch: cycles simulated: 101277  inst.: 4784689 (ipc=16.7) sim_rate=45138 (inst/sec) elapsed = 0:0:01:46 / Fri Mar  4 03:53:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (56506,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(56507,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (56524,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(56525,44777)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56650,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56651,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56893,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56894,44777)
GPGPU-Sim uArch: cycles simulated: 102277  inst.: 4804800 (ipc=16.8) sim_rate=44904 (inst/sec) elapsed = 0:0:01:47 / Fri Mar  4 03:53:40 2016
GPGPU-Sim uArch: cycles simulated: 103277  inst.: 4817629 (ipc=16.7) sim_rate=44607 (inst/sec) elapsed = 0:0:01:48 / Fri Mar  4 03:53:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (58792,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(58793,44777)
GPGPU-Sim uArch: cycles simulated: 104277  inst.: 4828842 (ipc=16.6) sim_rate=44301 (inst/sec) elapsed = 0:0:01:49 / Fri Mar  4 03:53:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59931,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59932,44777)
GPGPU-Sim uArch: cycles simulated: 105277  inst.: 4841120 (ipc=16.5) sim_rate=44010 (inst/sec) elapsed = 0:0:01:50 / Fri Mar  4 03:53:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60541,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60542,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61299,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(61300,44777)
GPGPU-Sim uArch: cycles simulated: 106277  inst.: 4858662 (ipc=16.6) sim_rate=43771 (inst/sec) elapsed = 0:0:01:51 / Fri Mar  4 03:53:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (61514,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(61515,44777)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(138,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62674,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62675,44777)
GPGPU-Sim uArch: cycles simulated: 107777  inst.: 4877254 (ipc=16.5) sim_rate=43546 (inst/sec) elapsed = 0:0:01:52 / Fri Mar  4 03:53:45 2016
GPGPU-Sim uArch: cycles simulated: 108777  inst.: 4889267 (ipc=16.4) sim_rate=43267 (inst/sec) elapsed = 0:0:01:53 / Fri Mar  4 03:53:46 2016
GPGPU-Sim uArch: cycles simulated: 109777  inst.: 4900516 (ipc=16.3) sim_rate=42986 (inst/sec) elapsed = 0:0:01:54 / Fri Mar  4 03:53:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65223,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65224,44777)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65511,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65512,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (65605,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(65606,44777)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65775,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(65776,44777)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65934,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(65935,44777)
GPGPU-Sim uArch: cycles simulated: 110777  inst.: 4920293 (ipc=16.4) sim_rate=42785 (inst/sec) elapsed = 0:0:01:55 / Fri Mar  4 03:53:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66049,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66050,44777)
GPGPU-Sim uArch: cycles simulated: 111777  inst.: 4935129 (ipc=16.3) sim_rate=42544 (inst/sec) elapsed = 0:0:01:56 / Fri Mar  4 03:53:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (67123,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(67124,44777)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (67604,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(67605,44777)
GPGPU-Sim uArch: cycles simulated: 112777  inst.: 4950750 (ipc=16.3) sim_rate=42314 (inst/sec) elapsed = 0:0:01:57 / Fri Mar  4 03:53:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68054,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68055,44777)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(133,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68882,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68883,44777)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68907,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68908,44777)
GPGPU-Sim uArch: cycles simulated: 113777  inst.: 4965967 (ipc=16.3) sim_rate=42084 (inst/sec) elapsed = 0:0:01:58 / Fri Mar  4 03:53:51 2016
GPGPU-Sim uArch: cycles simulated: 114777  inst.: 4981953 (ipc=16.3) sim_rate=41865 (inst/sec) elapsed = 0:0:01:59 / Fri Mar  4 03:53:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (70253,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(70254,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70822,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70823,44777)
GPGPU-Sim uArch: cycles simulated: 115777  inst.: 4996987 (ipc=16.3) sim_rate=41641 (inst/sec) elapsed = 0:0:02:00 / Fri Mar  4 03:53:53 2016
GPGPU-Sim uArch: cycles simulated: 116777  inst.: 5009225 (ipc=16.2) sim_rate=41398 (inst/sec) elapsed = 0:0:02:01 / Fri Mar  4 03:53:54 2016
GPGPU-Sim uArch: cycles simulated: 117777  inst.: 5023168 (ipc=16.2) sim_rate=41173 (inst/sec) elapsed = 0:0:02:02 / Fri Mar  4 03:53:55 2016
GPGPU-Sim uArch: cycles simulated: 119277  inst.: 5040187 (ipc=16.1) sim_rate=40977 (inst/sec) elapsed = 0:0:02:03 / Fri Mar  4 03:53:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (74526,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(74527,44777)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (75078,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(75079,44777)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(102,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 120277  inst.: 5057416 (ipc=16.1) sim_rate=40785 (inst/sec) elapsed = 0:0:02:04 / Fri Mar  4 03:53:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (75641,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(75642,44777)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (76458,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(76459,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (76476,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(76477,44777)
GPGPU-Sim uArch: cycles simulated: 121277  inst.: 5070394 (ipc=16.1) sim_rate=40563 (inst/sec) elapsed = 0:0:02:05 / Fri Mar  4 03:53:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (76503,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(76504,44777)
GPGPU-Sim uArch: cycles simulated: 122277  inst.: 5086431 (ipc=16.1) sim_rate=40368 (inst/sec) elapsed = 0:0:02:06 / Fri Mar  4 03:53:59 2016
GPGPU-Sim uArch: cycles simulated: 123277  inst.: 5105756 (ipc=16.1) sim_rate=40202 (inst/sec) elapsed = 0:0:02:07 / Fri Mar  4 03:54:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (78949,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(78950,44777)
GPGPU-Sim uArch: cycles simulated: 124277  inst.: 5119558 (ipc=16.1) sim_rate=39996 (inst/sec) elapsed = 0:0:02:08 / Fri Mar  4 03:54:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80198,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(80199,44777)
GPGPU-Sim uArch: cycles simulated: 125277  inst.: 5132669 (ipc=16.1) sim_rate=39788 (inst/sec) elapsed = 0:0:02:09 / Fri Mar  4 03:54:02 2016
GPGPU-Sim uArch: cycles simulated: 126277  inst.: 5144740 (ipc=16.0) sim_rate=39574 (inst/sec) elapsed = 0:0:02:10 / Fri Mar  4 03:54:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (81675,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(81676,44777)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(175,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81813,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(81814,44777)
GPGPU-Sim uArch: cycles simulated: 127277  inst.: 5160755 (ipc=16.0) sim_rate=39395 (inst/sec) elapsed = 0:0:02:11 / Fri Mar  4 03:54:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (83032,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(83033,44777)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83206,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(83207,44777)
GPGPU-Sim uArch: cycles simulated: 128777  inst.: 5183057 (ipc=16.0) sim_rate=39265 (inst/sec) elapsed = 0:0:02:12 / Fri Mar  4 03:54:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (84371,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(84372,44777)
GPGPU-Sim uArch: cycles simulated: 129777  inst.: 5194631 (ipc=15.9) sim_rate=39057 (inst/sec) elapsed = 0:0:02:13 / Fri Mar  4 03:54:06 2016
GPGPU-Sim uArch: cycles simulated: 130777  inst.: 5208117 (ipc=15.9) sim_rate=38866 (inst/sec) elapsed = 0:0:02:14 / Fri Mar  4 03:54:07 2016
GPGPU-Sim uArch: cycles simulated: 131777  inst.: 5218938 (ipc=15.8) sim_rate=38658 (inst/sec) elapsed = 0:0:02:15 / Fri Mar  4 03:54:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87227,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(87228,44777)
GPGPU-Sim uArch: cycles simulated: 132777  inst.: 5230804 (ipc=15.8) sim_rate=38461 (inst/sec) elapsed = 0:0:02:16 / Fri Mar  4 03:54:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (88149,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(88150,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (88675,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(88676,44777)
GPGPU-Sim uArch: cycles simulated: 133777  inst.: 5244438 (ipc=15.8) sim_rate=38280 (inst/sec) elapsed = 0:0:02:17 / Fri Mar  4 03:54:10 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(168,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (89510,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(89511,44777)
GPGPU-Sim uArch: cycles simulated: 134777  inst.: 5258627 (ipc=15.8) sim_rate=38105 (inst/sec) elapsed = 0:0:02:18 / Fri Mar  4 03:54:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90515,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90516,44777)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90677,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90678,44777)
GPGPU-Sim uArch: cycles simulated: 135777  inst.: 5272791 (ipc=15.7) sim_rate=37933 (inst/sec) elapsed = 0:0:02:19 / Fri Mar  4 03:54:12 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (91753,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(91754,44777)
GPGPU-Sim uArch: cycles simulated: 136777  inst.: 5288998 (ipc=15.7) sim_rate=37778 (inst/sec) elapsed = 0:0:02:20 / Fri Mar  4 03:54:13 2016
GPGPU-Sim uArch: cycles simulated: 137777  inst.: 5302639 (ipc=15.7) sim_rate=37607 (inst/sec) elapsed = 0:0:02:21 / Fri Mar  4 03:54:14 2016
GPGPU-Sim uArch: cycles simulated: 139277  inst.: 5322797 (ipc=15.7) sim_rate=37484 (inst/sec) elapsed = 0:0:02:22 / Fri Mar  4 03:54:15 2016
GPGPU-Sim uArch: cycles simulated: 140277  inst.: 5332916 (ipc=15.6) sim_rate=37293 (inst/sec) elapsed = 0:0:02:23 / Fri Mar  4 03:54:16 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(109,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 141277  inst.: 5342583 (ipc=15.6) sim_rate=37101 (inst/sec) elapsed = 0:0:02:24 / Fri Mar  4 03:54:17 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (97465,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(97466,44777)
GPGPU-Sim uArch: cycles simulated: 142277  inst.: 5352678 (ipc=15.5) sim_rate=36915 (inst/sec) elapsed = 0:0:02:25 / Fri Mar  4 03:54:18 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (98269,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(98270,44777)
GPGPU-Sim uArch: cycles simulated: 143277  inst.: 5366446 (ipc=15.5) sim_rate=36756 (inst/sec) elapsed = 0:0:02:26 / Fri Mar  4 03:54:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (99657,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(99658,44777)
GPGPU-Sim uArch: cycles simulated: 144777  inst.: 5387763 (ipc=15.5) sim_rate=36651 (inst/sec) elapsed = 0:0:02:27 / Fri Mar  4 03:54:20 2016
GPGPU-Sim uArch: cycles simulated: 145777  inst.: 5399740 (ipc=15.4) sim_rate=36484 (inst/sec) elapsed = 0:0:02:28 / Fri Mar  4 03:54:21 2016
GPGPU-Sim uArch: cycles simulated: 146777  inst.: 5411894 (ipc=15.4) sim_rate=36321 (inst/sec) elapsed = 0:0:02:29 / Fri Mar  4 03:54:22 2016
GPGPU-Sim uArch: cycles simulated: 147777  inst.: 5423623 (ipc=15.4) sim_rate=36157 (inst/sec) elapsed = 0:0:02:30 / Fri Mar  4 03:54:23 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(153,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 148777  inst.: 5437008 (ipc=15.4) sim_rate=36006 (inst/sec) elapsed = 0:0:02:31 / Fri Mar  4 03:54:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104054,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(104055,44777)
GPGPU-Sim uArch: cycles simulated: 149777  inst.: 5452497 (ipc=15.4) sim_rate=35871 (inst/sec) elapsed = 0:0:02:32 / Fri Mar  4 03:54:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (105335,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(105336,44777)
GPGPU-Sim uArch: cycles simulated: 151277  inst.: 5473963 (ipc=15.3) sim_rate=35777 (inst/sec) elapsed = 0:0:02:33 / Fri Mar  4 03:54:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (106909,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(106910,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (107347,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(107348,44777)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (107460,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(107461,44777)
GPGPU-Sim uArch: cycles simulated: 152277  inst.: 5488473 (ipc=15.3) sim_rate=35639 (inst/sec) elapsed = 0:0:02:34 / Fri Mar  4 03:54:27 2016
GPGPU-Sim uArch: cycles simulated: 153277  inst.: 5501706 (ipc=15.3) sim_rate=35494 (inst/sec) elapsed = 0:0:02:35 / Fri Mar  4 03:54:28 2016
GPGPU-Sim uArch: cycles simulated: 154277  inst.: 5515041 (ipc=15.3) sim_rate=35352 (inst/sec) elapsed = 0:0:02:36 / Fri Mar  4 03:54:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110101,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110102,44777)
GPGPU-Sim uArch: cycles simulated: 155277  inst.: 5526492 (ipc=15.3) sim_rate=35200 (inst/sec) elapsed = 0:0:02:37 / Fri Mar  4 03:54:30 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(187,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 156277  inst.: 5540139 (ipc=15.2) sim_rate=35064 (inst/sec) elapsed = 0:0:02:38 / Fri Mar  4 03:54:31 2016
GPGPU-Sim uArch: cycles simulated: 157777  inst.: 5556329 (ipc=15.2) sim_rate=34945 (inst/sec) elapsed = 0:0:02:39 / Fri Mar  4 03:54:32 2016
GPGPU-Sim uArch: cycles simulated: 159277  inst.: 5573104 (ipc=15.1) sim_rate=34831 (inst/sec) elapsed = 0:0:02:40 / Fri Mar  4 03:54:33 2016
GPGPU-Sim uArch: cycles simulated: 160777  inst.: 5591020 (ipc=15.1) sim_rate=34726 (inst/sec) elapsed = 0:0:02:41 / Fri Mar  4 03:54:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116541,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116542,44777)
GPGPU-Sim uArch: cycles simulated: 162777  inst.: 5613088 (ipc=15.0) sim_rate=34648 (inst/sec) elapsed = 0:0:02:42 / Fri Mar  4 03:54:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (118067,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(118068,44777)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (118785,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(118786,44777)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(188,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 164277  inst.: 5632985 (ipc=15.0) sim_rate=34558 (inst/sec) elapsed = 0:0:02:43 / Fri Mar  4 03:54:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (120256,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(120257,44777)
GPGPU-Sim uArch: cycles simulated: 165277  inst.: 5651668 (ipc=15.0) sim_rate=34461 (inst/sec) elapsed = 0:0:02:44 / Fri Mar  4 03:54:37 2016
GPGPU-Sim uArch: cycles simulated: 166777  inst.: 5668251 (ipc=15.0) sim_rate=34353 (inst/sec) elapsed = 0:0:02:45 / Fri Mar  4 03:54:38 2016
GPGPU-Sim uArch: cycles simulated: 167777  inst.: 5679867 (ipc=15.0) sim_rate=34216 (inst/sec) elapsed = 0:0:02:46 / Fri Mar  4 03:54:39 2016
GPGPU-Sim uArch: cycles simulated: 169277  inst.: 5697816 (ipc=14.9) sim_rate=34118 (inst/sec) elapsed = 0:0:02:47 / Fri Mar  4 03:54:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125110,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(125111,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125303,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(125304,44777)
GPGPU-Sim uArch: cycles simulated: 170277  inst.: 5712053 (ipc=14.9) sim_rate=34000 (inst/sec) elapsed = 0:0:02:48 / Fri Mar  4 03:54:41 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(187,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 171277  inst.: 5726117 (ipc=14.9) sim_rate=33882 (inst/sec) elapsed = 0:0:02:49 / Fri Mar  4 03:54:42 2016
GPGPU-Sim uArch: cycles simulated: 172277  inst.: 5739811 (ipc=14.9) sim_rate=33763 (inst/sec) elapsed = 0:0:02:50 / Fri Mar  4 03:54:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (128744,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(128745,44777)
GPGPU-Sim uArch: cycles simulated: 173777  inst.: 5760461 (ipc=14.9) sim_rate=33686 (inst/sec) elapsed = 0:0:02:51 / Fri Mar  4 03:54:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129876,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(129877,44777)
GPGPU-Sim uArch: cycles simulated: 174777  inst.: 5776653 (ipc=14.9) sim_rate=33585 (inst/sec) elapsed = 0:0:02:52 / Fri Mar  4 03:54:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (130013,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(130014,44777)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130496,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(130497,44777)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (130882,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(130883,44777)
GPGPU-Sim uArch: cycles simulated: 175777  inst.: 5794591 (ipc=14.9) sim_rate=33494 (inst/sec) elapsed = 0:0:02:53 / Fri Mar  4 03:54:46 2016
GPGPU-Sim uArch: cycles simulated: 176777  inst.: 5809450 (ipc=14.9) sim_rate=33387 (inst/sec) elapsed = 0:0:02:54 / Fri Mar  4 03:54:47 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(193,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (132760,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(132761,44777)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (132956,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(132957,44777)
GPGPU-Sim uArch: cycles simulated: 177777  inst.: 5826166 (ipc=14.9) sim_rate=33292 (inst/sec) elapsed = 0:0:02:55 / Fri Mar  4 03:54:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (133665,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(133666,44777)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (134041,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(134042,44777)
GPGPU-Sim uArch: cycles simulated: 179277  inst.: 5849223 (ipc=14.9) sim_rate=33234 (inst/sec) elapsed = 0:0:02:56 / Fri Mar  4 03:54:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135280,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135281,44777)
GPGPU-Sim uArch: cycles simulated: 180277  inst.: 5869295 (ipc=15.0) sim_rate=33159 (inst/sec) elapsed = 0:0:02:57 / Fri Mar  4 03:54:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (135600,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(135601,44777)
GPGPU-Sim uArch: cycles simulated: 181277  inst.: 5883242 (ipc=15.0) sim_rate=33051 (inst/sec) elapsed = 0:0:02:58 / Fri Mar  4 03:54:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (136763,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(136764,44777)
GPGPU-Sim uArch: cycles simulated: 182277  inst.: 5897429 (ipc=15.0) sim_rate=32946 (inst/sec) elapsed = 0:0:02:59 / Fri Mar  4 03:54:52 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(208,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 183277  inst.: 5910710 (ipc=14.9) sim_rate=32837 (inst/sec) elapsed = 0:0:03:00 / Fri Mar  4 03:54:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (139176,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(139177,44777)
GPGPU-Sim uArch: cycles simulated: 184777  inst.: 5933636 (ipc=15.0) sim_rate=32782 (inst/sec) elapsed = 0:0:03:01 / Fri Mar  4 03:54:54 2016
GPGPU-Sim uArch: cycles simulated: 185777  inst.: 5945523 (ipc=14.9) sim_rate=32667 (inst/sec) elapsed = 0:0:03:02 / Fri Mar  4 03:54:55 2016
GPGPU-Sim uArch: cycles simulated: 186777  inst.: 5959847 (ipc=14.9) sim_rate=32567 (inst/sec) elapsed = 0:0:03:03 / Fri Mar  4 03:54:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (142061,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(142062,44777)
GPGPU-Sim uArch: cycles simulated: 188277  inst.: 5980870 (ipc=14.9) sim_rate=32504 (inst/sec) elapsed = 0:0:03:04 / Fri Mar  4 03:54:57 2016
GPGPU-Sim uArch: cycles simulated: 189277  inst.: 5992822 (ipc=14.9) sim_rate=32393 (inst/sec) elapsed = 0:0:03:05 / Fri Mar  4 03:54:58 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(209,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 190777  inst.: 6011731 (ipc=14.9) sim_rate=32321 (inst/sec) elapsed = 0:0:03:06 / Fri Mar  4 03:54:59 2016
GPGPU-Sim uArch: cycles simulated: 191777  inst.: 6021354 (ipc=14.8) sim_rate=32199 (inst/sec) elapsed = 0:0:03:07 / Fri Mar  4 03:55:00 2016
GPGPU-Sim uArch: cycles simulated: 193277  inst.: 6040066 (ipc=14.8) sim_rate=32128 (inst/sec) elapsed = 0:0:03:08 / Fri Mar  4 03:55:01 2016
GPGPU-Sim uArch: cycles simulated: 194777  inst.: 6055758 (ipc=14.8) sim_rate=32041 (inst/sec) elapsed = 0:0:03:09 / Fri Mar  4 03:55:02 2016
GPGPU-Sim uArch: cycles simulated: 195777  inst.: 6069170 (ipc=14.8) sim_rate=31943 (inst/sec) elapsed = 0:0:03:10 / Fri Mar  4 03:55:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (152415,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(152416,44777)
GPGPU-Sim uArch: cycles simulated: 197277  inst.: 6089193 (ipc=14.7) sim_rate=31880 (inst/sec) elapsed = 0:0:03:11 / Fri Mar  4 03:55:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (152969,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(152970,44777)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(203,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153299,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(153300,44777)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (153853,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(153854,44777)
GPGPU-Sim uArch: cycles simulated: 198777  inst.: 6113458 (ipc=14.8) sim_rate=31840 (inst/sec) elapsed = 0:0:03:12 / Fri Mar  4 03:55:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (154026,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(154027,44777)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (154407,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(154408,44777)
GPGPU-Sim uArch: cycles simulated: 199777  inst.: 6133141 (ipc=14.8) sim_rate=31777 (inst/sec) elapsed = 0:0:03:13 / Fri Mar  4 03:55:06 2016
GPGPU-Sim uArch: cycles simulated: 200777  inst.: 6153533 (ipc=14.8) sim_rate=31719 (inst/sec) elapsed = 0:0:03:14 / Fri Mar  4 03:55:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (157459,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(157460,44777)
GPGPU-Sim uArch: cycles simulated: 202277  inst.: 6174880 (ipc=14.8) sim_rate=31666 (inst/sec) elapsed = 0:0:03:15 / Fri Mar  4 03:55:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (158591,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(158592,44777)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(167,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 203777  inst.: 6197117 (ipc=14.8) sim_rate=31617 (inst/sec) elapsed = 0:0:03:16 / Fri Mar  4 03:55:09 2016
GPGPU-Sim uArch: cycles simulated: 204777  inst.: 6208468 (ipc=14.8) sim_rate=31515 (inst/sec) elapsed = 0:0:03:17 / Fri Mar  4 03:55:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (161047,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(161048,44777)
GPGPU-Sim uArch: cycles simulated: 206277  inst.: 6230548 (ipc=14.8) sim_rate=31467 (inst/sec) elapsed = 0:0:03:18 / Fri Mar  4 03:55:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (162281,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(162282,44777)
GPGPU-Sim uArch: cycles simulated: 207777  inst.: 6253611 (ipc=14.8) sim_rate=31425 (inst/sec) elapsed = 0:0:03:19 / Fri Mar  4 03:55:12 2016
GPGPU-Sim uArch: cycles simulated: 209277  inst.: 6278238 (ipc=14.8) sim_rate=31391 (inst/sec) elapsed = 0:0:03:20 / Fri Mar  4 03:55:13 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(220,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 210277  inst.: 6293224 (ipc=14.8) sim_rate=31309 (inst/sec) elapsed = 0:0:03:21 / Fri Mar  4 03:55:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (165721,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(165722,44777)
GPGPU-Sim uArch: cycles simulated: 211777  inst.: 6317755 (ipc=14.8) sim_rate=31276 (inst/sec) elapsed = 0:0:03:22 / Fri Mar  4 03:55:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (167638,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(167639,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (167945,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(167946,44777)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (167977,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(167978,44777)
GPGPU-Sim uArch: cycles simulated: 212777  inst.: 6333520 (ipc=14.8) sim_rate=31199 (inst/sec) elapsed = 0:0:03:23 / Fri Mar  4 03:55:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (168784,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(168785,44777)
GPGPU-Sim uArch: cycles simulated: 213777  inst.: 6355172 (ipc=14.9) sim_rate=31152 (inst/sec) elapsed = 0:0:03:24 / Fri Mar  4 03:55:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (169887,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(169888,44777)
GPGPU-Sim uArch: cycles simulated: 214777  inst.: 6370358 (ipc=14.9) sim_rate=31074 (inst/sec) elapsed = 0:0:03:25 / Fri Mar  4 03:55:18 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(221,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 216277  inst.: 6390086 (ipc=14.9) sim_rate=31019 (inst/sec) elapsed = 0:0:03:26 / Fri Mar  4 03:55:19 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (171965,44777), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(171966,44777)
GPGPU-Sim uArch: cycles simulated: 217277  inst.: 6408105 (ipc=14.9) sim_rate=30957 (inst/sec) elapsed = 0:0:03:27 / Fri Mar  4 03:55:20 2016
GPGPU-Sim uArch: cycles simulated: 218277  inst.: 6423841 (ipc=14.9) sim_rate=30883 (inst/sec) elapsed = 0:0:03:28 / Fri Mar  4 03:55:21 2016
GPGPU-Sim uArch: cycles simulated: 219277  inst.: 6438140 (ipc=14.9) sim_rate=30804 (inst/sec) elapsed = 0:0:03:29 / Fri Mar  4 03:55:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (175671,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(175672,44777)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (175784,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(175785,44777)
GPGPU-Sim uArch: cycles simulated: 220777  inst.: 6462024 (ipc=14.9) sim_rate=30771 (inst/sec) elapsed = 0:0:03:30 / Fri Mar  4 03:55:23 2016
GPGPU-Sim uArch: cycles simulated: 221777  inst.: 6473950 (ipc=14.9) sim_rate=30682 (inst/sec) elapsed = 0:0:03:31 / Fri Mar  4 03:55:24 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(172,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (177902,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(177903,44777)
GPGPU-Sim uArch: cycles simulated: 222777  inst.: 6488588 (ipc=14.9) sim_rate=30606 (inst/sec) elapsed = 0:0:03:32 / Fri Mar  4 03:55:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (178489,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(178490,44777)
GPGPU-Sim uArch: cycles simulated: 223777  inst.: 6505491 (ipc=14.9) sim_rate=30542 (inst/sec) elapsed = 0:0:03:33 / Fri Mar  4 03:55:26 2016
GPGPU-Sim uArch: cycles simulated: 224777  inst.: 6518196 (ipc=14.9) sim_rate=30458 (inst/sec) elapsed = 0:0:03:34 / Fri Mar  4 03:55:27 2016
GPGPU-Sim uArch: cycles simulated: 225777  inst.: 6530890 (ipc=14.9) sim_rate=30376 (inst/sec) elapsed = 0:0:03:35 / Fri Mar  4 03:55:28 2016
GPGPU-Sim uArch: cycles simulated: 226777  inst.: 6545003 (ipc=14.9) sim_rate=30300 (inst/sec) elapsed = 0:0:03:36 / Fri Mar  4 03:55:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (183352,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(183353,44777)
GPGPU-Sim uArch: cycles simulated: 228277  inst.: 6568327 (ipc=14.9) sim_rate=30268 (inst/sec) elapsed = 0:0:03:37 / Fri Mar  4 03:55:30 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(237,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 229277  inst.: 6583427 (ipc=14.9) sim_rate=30199 (inst/sec) elapsed = 0:0:03:38 / Fri Mar  4 03:55:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (184787,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(184788,44777)
GPGPU-Sim uArch: cycles simulated: 230277  inst.: 6601554 (ipc=14.9) sim_rate=30144 (inst/sec) elapsed = 0:0:03:39 / Fri Mar  4 03:55:32 2016
GPGPU-Sim uArch: cycles simulated: 231277  inst.: 6614793 (ipc=14.9) sim_rate=30067 (inst/sec) elapsed = 0:0:03:40 / Fri Mar  4 03:55:33 2016
GPGPU-Sim uArch: cycles simulated: 232277  inst.: 6628513 (ipc=14.9) sim_rate=29993 (inst/sec) elapsed = 0:0:03:41 / Fri Mar  4 03:55:34 2016
GPGPU-Sim uArch: cycles simulated: 233777  inst.: 6649140 (ipc=14.9) sim_rate=29951 (inst/sec) elapsed = 0:0:03:42 / Fri Mar  4 03:55:35 2016
GPGPU-Sim uArch: cycles simulated: 234777  inst.: 6660628 (ipc=14.8) sim_rate=29868 (inst/sec) elapsed = 0:0:03:43 / Fri Mar  4 03:55:36 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(228,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (191106,44777), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(191107,44777)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (191382,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(191383,44777)
GPGPU-Sim uArch: cycles simulated: 236277  inst.: 6683276 (ipc=14.8) sim_rate=29836 (inst/sec) elapsed = 0:0:03:44 / Fri Mar  4 03:55:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (191969,44777), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(191970,44777)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (192205,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(192206,44777)
GPGPU-Sim uArch: cycles simulated: 237277  inst.: 6701125 (ipc=14.9) sim_rate=29782 (inst/sec) elapsed = 0:0:03:45 / Fri Mar  4 03:55:38 2016
GPGPU-Sim uArch: cycles simulated: 238277  inst.: 6718219 (ipc=14.9) sim_rate=29726 (inst/sec) elapsed = 0:0:03:46 / Fri Mar  4 03:55:39 2016
GPGPU-Sim uArch: cycles simulated: 239277  inst.: 6733705 (ipc=14.9) sim_rate=29663 (inst/sec) elapsed = 0:0:03:47 / Fri Mar  4 03:55:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (195978,44777), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(195979,44777)
GPGPU-Sim uArch: cycles simulated: 240777  inst.: 6751855 (ipc=14.9) sim_rate=29613 (inst/sec) elapsed = 0:0:03:48 / Fri Mar  4 03:55:41 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(235,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 241777  inst.: 6766617 (ipc=14.9) sim_rate=29548 (inst/sec) elapsed = 0:0:03:49 / Fri Mar  4 03:55:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (197349,44777), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(197350,44777)
GPGPU-Sim uArch: cycles simulated: 242777  inst.: 6782671 (ipc=14.9) sim_rate=29489 (inst/sec) elapsed = 0:0:03:50 / Fri Mar  4 03:55:43 2016
GPGPU-Sim uArch: cycles simulated: 244277  inst.: 6803590 (ipc=14.9) sim_rate=29452 (inst/sec) elapsed = 0:0:03:51 / Fri Mar  4 03:55:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (199662,44777), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(199663,44777)
GPGPU-Sim uArch: cycles simulated: 245277  inst.: 6823214 (ipc=14.9) sim_rate=29410 (inst/sec) elapsed = 0:0:03:52 / Fri Mar  4 03:55:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (200845,44777), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(200846,44777)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (201297,44777), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(201298,44777)
GPGPU-Sim uArch: cycles simulated: 246277  inst.: 6839092 (ipc=14.9) sim_rate=29352 (inst/sec) elapsed = 0:0:03:53 / Fri Mar  4 03:55:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (202050,44777), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(202051,44777)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (202431,44777), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(202432,44777)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(185,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 247777  inst.: 6867378 (ipc=14.9) sim_rate=29347 (inst/sec) elapsed = 0:0:03:54 / Fri Mar  4 03:55:47 2016
GPGPU-Sim uArch: cycles simulated: 248777  inst.: 6883622 (ipc=14.9) sim_rate=29292 (inst/sec) elapsed = 0:0:03:55 / Fri Mar  4 03:55:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (204768,44777), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(204769,44777)
GPGPU-Sim uArch: cycles simulated: 249777  inst.: 6898121 (ipc=14.9) sim_rate=29229 (inst/sec) elapsed = 0:0:03:56 / Fri Mar  4 03:55:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (205415,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(205416,44777)
GPGPU-Sim uArch: cycles simulated: 250777  inst.: 6915664 (ipc=14.9) sim_rate=29180 (inst/sec) elapsed = 0:0:03:57 / Fri Mar  4 03:55:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (206521,44777), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(206522,44777)
GPGPU-Sim uArch: cycles simulated: 252277  inst.: 6941340 (ipc=14.9) sim_rate=29165 (inst/sec) elapsed = 0:0:03:58 / Fri Mar  4 03:55:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (207792,44777), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(207793,44777)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(248,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 253277  inst.: 6957004 (ipc=14.9) sim_rate=29108 (inst/sec) elapsed = 0:0:03:59 / Fri Mar  4 03:55:52 2016
GPGPU-Sim uArch: cycles simulated: 254277  inst.: 6971190 (ipc=14.9) sim_rate=29046 (inst/sec) elapsed = 0:0:04:00 / Fri Mar  4 03:55:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (210118,44777), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(210119,44777)
GPGPU-Sim uArch: cycles simulated: 255777  inst.: 6993790 (ipc=14.9) sim_rate=29019 (inst/sec) elapsed = 0:0:04:01 / Fri Mar  4 03:55:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (211926,44777), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(211927,44777)
GPGPU-Sim uArch: cycles simulated: 256777  inst.: 7008533 (ipc=14.9) sim_rate=28960 (inst/sec) elapsed = 0:0:04:02 / Fri Mar  4 03:55:55 2016
GPGPU-Sim uArch: cycles simulated: 257777  inst.: 7023586 (ipc=14.9) sim_rate=28903 (inst/sec) elapsed = 0:0:04:03 / Fri Mar  4 03:55:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (214359,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 259277  inst.: 7047241 (ipc=14.9) sim_rate=28882 (inst/sec) elapsed = 0:0:04:04 / Fri Mar  4 03:55:57 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(251,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 260277  inst.: 7061760 (ipc=14.9) sim_rate=28823 (inst/sec) elapsed = 0:0:04:05 / Fri Mar  4 03:55:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (215847,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 261277  inst.: 7073827 (ipc=14.9) sim_rate=28755 (inst/sec) elapsed = 0:0:04:06 / Fri Mar  4 03:55:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (217222,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262777  inst.: 7093364 (ipc=14.9) sim_rate=28718 (inst/sec) elapsed = 0:0:04:07 / Fri Mar  4 03:56:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (219450,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264777  inst.: 7122620 (ipc=14.9) sim_rate=28720 (inst/sec) elapsed = 0:0:04:08 / Fri Mar  4 03:56:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (221458,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 266277  inst.: 7145633 (ipc=14.9) sim_rate=28697 (inst/sec) elapsed = 0:0:04:09 / Fri Mar  4 03:56:02 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(249,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (221689,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267777  inst.: 7169802 (ipc=14.9) sim_rate=28679 (inst/sec) elapsed = 0:0:04:10 / Fri Mar  4 03:56:03 2016
GPGPU-Sim uArch: cycles simulated: 269777  inst.: 7194418 (ipc=14.9) sim_rate=28663 (inst/sec) elapsed = 0:0:04:11 / Fri Mar  4 03:56:04 2016
GPGPU-Sim uArch: cycles simulated: 271277  inst.: 7216239 (ipc=14.9) sim_rate=28635 (inst/sec) elapsed = 0:0:04:12 / Fri Mar  4 03:56:05 2016
GPGPU-Sim uArch: cycles simulated: 273277  inst.: 7241235 (ipc=14.9) sim_rate=28621 (inst/sec) elapsed = 0:0:04:13 / Fri Mar  4 03:56:06 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(254,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (228590,44777), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (228824,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274777  inst.: 7260628 (ipc=14.9) sim_rate=28585 (inst/sec) elapsed = 0:0:04:14 / Fri Mar  4 03:56:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (231603,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276777  inst.: 7287904 (ipc=14.9) sim_rate=28580 (inst/sec) elapsed = 0:0:04:15 / Fri Mar  4 03:56:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (232217,44777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (232991,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 277777  inst.: 7301968 (ipc=14.9) sim_rate=28523 (inst/sec) elapsed = 0:0:04:16 / Fri Mar  4 03:56:09 2016
GPGPU-Sim uArch: cycles simulated: 279277  inst.: 7320932 (ipc=14.8) sim_rate=28486 (inst/sec) elapsed = 0:0:04:17 / Fri Mar  4 03:56:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (234746,44777), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (234980,44777), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(219,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (235783,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 280777  inst.: 7343872 (ipc=14.8) sim_rate=28464 (inst/sec) elapsed = 0:0:04:18 / Fri Mar  4 03:56:11 2016
GPGPU-Sim uArch: cycles simulated: 281777  inst.: 7357521 (ipc=14.8) sim_rate=28407 (inst/sec) elapsed = 0:0:04:19 / Fri Mar  4 03:56:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (238474,44777), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283277  inst.: 7374057 (ipc=14.8) sim_rate=28361 (inst/sec) elapsed = 0:0:04:20 / Fri Mar  4 03:56:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (238627,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 284777  inst.: 7399115 (ipc=14.8) sim_rate=28349 (inst/sec) elapsed = 0:0:04:21 / Fri Mar  4 03:56:14 2016
GPGPU-Sim uArch: cycles simulated: 285777  inst.: 7413984 (ipc=14.8) sim_rate=28297 (inst/sec) elapsed = 0:0:04:22 / Fri Mar  4 03:56:15 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(205,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 287277  inst.: 7436602 (ipc=14.8) sim_rate=28276 (inst/sec) elapsed = 0:0:04:23 / Fri Mar  4 03:56:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (243157,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (243416,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 288777  inst.: 7456517 (ipc=14.8) sim_rate=28244 (inst/sec) elapsed = 0:0:04:24 / Fri Mar  4 03:56:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (244974,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 290277  inst.: 7478677 (ipc=14.8) sim_rate=28221 (inst/sec) elapsed = 0:0:04:25 / Fri Mar  4 03:56:18 2016
GPGPU-Sim uArch: cycles simulated: 291277  inst.: 7494084 (ipc=14.8) sim_rate=28173 (inst/sec) elapsed = 0:0:04:26 / Fri Mar  4 03:56:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (246559,44777), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (246840,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (246906,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (247152,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292777  inst.: 7519048 (ipc=14.8) sim_rate=28161 (inst/sec) elapsed = 0:0:04:27 / Fri Mar  4 03:56:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (248176,44777), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(210,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 294277  inst.: 7538717 (ipc=14.8) sim_rate=28129 (inst/sec) elapsed = 0:0:04:28 / Fri Mar  4 03:56:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (250390,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (250748,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295777  inst.: 7558815 (ipc=14.8) sim_rate=28099 (inst/sec) elapsed = 0:0:04:29 / Fri Mar  4 03:56:22 2016
GPGPU-Sim uArch: cycles simulated: 296777  inst.: 7569914 (ipc=14.8) sim_rate=28036 (inst/sec) elapsed = 0:0:04:30 / Fri Mar  4 03:56:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (252364,44777), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298277  inst.: 7588044 (ipc=14.8) sim_rate=28000 (inst/sec) elapsed = 0:0:04:31 / Fri Mar  4 03:56:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (254294,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 299777  inst.: 7608226 (ipc=14.8) sim_rate=27971 (inst/sec) elapsed = 0:0:04:32 / Fri Mar  4 03:56:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (256007,44777), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(238,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 301277  inst.: 7627465 (ipc=14.8) sim_rate=27939 (inst/sec) elapsed = 0:0:04:33 / Fri Mar  4 03:56:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (256838,44777), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 302777  inst.: 7645340 (ipc=14.7) sim_rate=27902 (inst/sec) elapsed = 0:0:04:34 / Fri Mar  4 03:56:27 2016
GPGPU-Sim uArch: cycles simulated: 304277  inst.: 7663580 (ipc=14.7) sim_rate=27867 (inst/sec) elapsed = 0:0:04:35 / Fri Mar  4 03:56:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (259568,44777), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (259726,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 305777  inst.: 7682577 (ipc=14.7) sim_rate=27835 (inst/sec) elapsed = 0:0:04:36 / Fri Mar  4 03:56:29 2016
GPGPU-Sim uArch: cycles simulated: 307277  inst.: 7704129 (ipc=14.7) sim_rate=27812 (inst/sec) elapsed = 0:0:04:37 / Fri Mar  4 03:56:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (262748,44777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 308777  inst.: 7717520 (ipc=14.7) sim_rate=27760 (inst/sec) elapsed = 0:0:04:38 / Fri Mar  4 03:56:31 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(218,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (265364,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (265493,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 310277  inst.: 7741293 (ipc=14.7) sim_rate=27746 (inst/sec) elapsed = 0:0:04:39 / Fri Mar  4 03:56:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (266406,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (266572,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (266886,44777), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 311777  inst.: 7758330 (ipc=14.7) sim_rate=27708 (inst/sec) elapsed = 0:0:04:40 / Fri Mar  4 03:56:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (268459,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 313277  inst.: 7775044 (ipc=14.7) sim_rate=27669 (inst/sec) elapsed = 0:0:04:41 / Fri Mar  4 03:56:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (269026,44777), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (269028,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (269384,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (269389,44777), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 314777  inst.: 7792129 (ipc=14.6) sim_rate=27631 (inst/sec) elapsed = 0:0:04:42 / Fri Mar  4 03:56:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (270401,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (270947,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 316277  inst.: 7813468 (ipc=14.6) sim_rate=27609 (inst/sec) elapsed = 0:0:04:43 / Fri Mar  4 03:56:36 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(234,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (272188,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (273447,44777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 318277  inst.: 7835440 (ipc=14.6) sim_rate=27589 (inst/sec) elapsed = 0:0:04:44 / Fri Mar  4 03:56:37 2016
GPGPU-Sim uArch: cycles simulated: 319777  inst.: 7853592 (ipc=14.6) sim_rate=27556 (inst/sec) elapsed = 0:0:04:45 / Fri Mar  4 03:56:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (275101,44777), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 321277  inst.: 7871124 (ipc=14.6) sim_rate=27521 (inst/sec) elapsed = 0:0:04:46 / Fri Mar  4 03:56:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (276781,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (276866,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (277205,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (277727,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (277994,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (278002,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 323277  inst.: 7893705 (ipc=14.6) sim_rate=27504 (inst/sec) elapsed = 0:0:04:47 / Fri Mar  4 03:56:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (278582,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (279612,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (279635,44777), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(230,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 325277  inst.: 7915559 (ipc=14.5) sim_rate=27484 (inst/sec) elapsed = 0:0:04:48 / Fri Mar  4 03:56:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (281807,44777), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 327277  inst.: 7938600 (ipc=14.5) sim_rate=27469 (inst/sec) elapsed = 0:0:04:49 / Fri Mar  4 03:56:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (282812,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (283022,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (283250,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (283618,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (283753,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (284007,44777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 329777  inst.: 7965972 (ipc=14.5) sim_rate=27468 (inst/sec) elapsed = 0:0:04:50 / Fri Mar  4 03:56:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (285001,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (285120,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (285240,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (285713,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (285823,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (287366,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (287406,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (287476,44777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 332277  inst.: 7990341 (ipc=14.4) sim_rate=27458 (inst/sec) elapsed = 0:0:04:51 / Fri Mar  4 03:56:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (287649,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (288341,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (289279,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (289366,44777), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (289445,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (289549,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (289945,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (290109,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(252,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (290410,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (290649,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (291457,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 336277  inst.: 8015765 (ipc=14.3) sim_rate=27451 (inst/sec) elapsed = 0:0:04:52 / Fri Mar  4 03:56:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (292591,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (293489,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (293938,44777), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (295465,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (295784,44777), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (296291,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (296352,44777), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 296353
gpu_sim_insn = 4187307
gpu_ipc =      14.1295
gpu_tot_sim_cycle = 341130
gpu_tot_sim_insn = 8027912
gpu_tot_ipc =      23.5333
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 603894
gpu_stall_icnt2sh    = 1697484
gpu_total_sim_rate=27492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476971
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 35795, Miss = 29015, Miss_rate = 0.811, Pending_hits = 2194, Reservation_fails = 246639
	L1D_cache_core[1]: Access = 38316, Miss = 30971, Miss_rate = 0.808, Pending_hits = 2306, Reservation_fails = 255429
	L1D_cache_core[2]: Access = 36384, Miss = 29755, Miss_rate = 0.818, Pending_hits = 2235, Reservation_fails = 250335
	L1D_cache_core[3]: Access = 37069, Miss = 30151, Miss_rate = 0.813, Pending_hits = 2239, Reservation_fails = 251619
	L1D_cache_core[4]: Access = 39726, Miss = 32495, Miss_rate = 0.818, Pending_hits = 2369, Reservation_fails = 259980
	L1D_cache_core[5]: Access = 38513, Miss = 31281, Miss_rate = 0.812, Pending_hits = 2353, Reservation_fails = 257884
	L1D_cache_core[6]: Access = 38487, Miss = 31388, Miss_rate = 0.816, Pending_hits = 2369, Reservation_fails = 260889
	L1D_cache_core[7]: Access = 37945, Miss = 30719, Miss_rate = 0.810, Pending_hits = 2222, Reservation_fails = 254826
	L1D_cache_core[8]: Access = 36747, Miss = 30021, Miss_rate = 0.817, Pending_hits = 2218, Reservation_fails = 251906
	L1D_cache_core[9]: Access = 39263, Miss = 32215, Miss_rate = 0.820, Pending_hits = 2372, Reservation_fails = 260848
	L1D_cache_core[10]: Access = 37487, Miss = 30338, Miss_rate = 0.809, Pending_hits = 2233, Reservation_fails = 254496
	L1D_cache_core[11]: Access = 35581, Miss = 28637, Miss_rate = 0.805, Pending_hits = 2181, Reservation_fails = 241600
	L1D_cache_core[12]: Access = 37476, Miss = 30587, Miss_rate = 0.816, Pending_hits = 2254, Reservation_fails = 255664
	L1D_cache_core[13]: Access = 34043, Miss = 27267, Miss_rate = 0.801, Pending_hits = 2089, Reservation_fails = 230840
	L1D_cache_core[14]: Access = 35971, Miss = 29254, Miss_rate = 0.813, Pending_hits = 2240, Reservation_fails = 246464
	L1D_total_cache_accesses = 558803
	L1D_total_cache_misses = 454094
	L1D_total_cache_miss_rate = 0.8126
	L1D_total_cache_pending_hits = 33874
	L1D_total_cache_reservation_fails = 3779419
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75652
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 226541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2363860
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75172
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1415559
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475975
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1157, 1398, 976, 953, 1512, 1077, 978, 1026, 1527, 1460, 1275, 1746, 1393, 1010, 1613, 1353, 1217, 1445, 1133, 1454, 1010, 909, 1071, 1219, 1512, 1211, 1129, 1443, 1004, 1077, 1252, 1161, 1540, 995, 1635, 1092, 1351, 1693, 1760, 1019, 1131, 1170, 748, 701, 989, 735, 1112, 955, 
gpgpu_n_tot_thrd_icount = 28282176
gpgpu_n_tot_w_icount = 883818
gpgpu_n_stall_shd_mem = 4128179
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 226541
gpgpu_n_mem_write_global = 229245
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 943603
gpgpu_n_store_insn = 342211
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917829
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4125022
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6616904	W0_Idle:713537	W0_Scoreboard:1384279	W1:250752	W2:109982	W3:67201	W4:46005	W5:33160	W6:27866	W7:24761	W8:21611	W9:20752	W10:17180	W11:16438	W12:15078	W13:13536	W14:11296	W15:9986	W16:8391	W17:6942	W18:5685	W19:5194	W20:4276	W21:3975	W22:2991	W23:2520	W24:1829	W25:1478	W26:649	W27:394	W28:115	W29:123	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1812328 {8:226541,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9178888 {40:229129,72:32,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30809576 {136:226541,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1833960 {8:229245,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 251 
maxdqlatency = 0 
maxmflatency = 1110 
averagemflatency = 385 
max_icnt2mem_latency = 834 
max_icnt2sh_latency = 341129 
mrq_lat_table:19099 	1505 	525 	1742 	2078 	465 	106 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63430 	320605 	71759 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22287 	10120 	32054 	157320 	104162 	128332 	1586 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20198 	98449 	99783 	8031 	95 	0 	0 	2 	9 	38 	935 	9294 	18414 	44338 	100217 	55998 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        28        25        18        32        30        23        28        26        28        30        23        27        29        32        31 
dram[1]:        23        30        24        19        23        14        22        22        20        21        22        22        29        29        18        21 
dram[2]:        19        24        22        16        18        27        28        32        22        24        30        24        32        30        19        21 
dram[3]:        25        18        24        26        32        25        26        19        26        18        24        22        27        33        15        15 
dram[4]:        32        15        28        20        28        33        20        17        24        27        22        22        34        34        30        28 
dram[5]:        29        18        26        24        20        22        18        26        23        21        22        22        25        27        23        22 
maximum service time to same row:
dram[0]:     62362     52122     34892     33257     53385     51293     26497     40250     69509     58891     53371     42106     67406     68506     75459     75353 
dram[1]:     51105     53503     18116     45467     27251     30260     23412     15228     60174     80251     58218     78408     57930     67355     36522     60669 
dram[2]:     33750     22053     53253     31648     19675     30592     33032     37210     53334     34694     83825     83576     88927     67053     31897     56417 
dram[3]:     41270     31669     34549     36267     53769     30833     38700     39863     44089     36729     42247     45911     72573     62930     53084     52413 
dram[4]:     50660     35735     75082     27225     45257     85267     49456     16818     51270     42271     63465     66563     68122     66687     73384     49868 
dram[5]:     30845     35588     35680     41235     22544     20368     36503     47981     34469     36318     30440     49387     66065    103273     76544     99497 
average row accesses per activate:
dram[0]:  3.898305  3.036144  3.447059  2.971154  5.479167  5.357143  3.064516  3.500000  3.727273  4.115385  3.904762  3.557377  5.500000  5.892857  8.100000  6.653846 
dram[1]:  4.516667  4.953125  3.468750  3.471910  3.421569  2.614286  3.033333  3.121739  4.228916  3.060345  3.847222  2.900000  4.394737  4.400000  6.419355  4.595238 
dram[2]:  3.926471  3.808219  3.985507  3.320988  3.634146  4.365079  3.566667  4.727273  4.153846  3.113208  4.101695  4.094340  5.030303  4.800000  6.407407  6.576923 
dram[3]:  3.594203  3.468354  3.864865  3.906667  5.458333  4.409091  4.720588  3.962963  3.829545  3.386139  2.931035  2.986842  4.969697  5.750000  4.861111  3.744681 
dram[4]:  4.322581  3.915493  3.825000  3.648649  4.796610  5.617021  3.735632  4.191176  4.397260  4.400000  4.000000  3.980000  5.400000  4.600000  5.774194  6.708333 
dram[5]:  3.368421  2.942857  2.867769  3.117647  3.213592  3.416667  4.375000  3.806452  3.158333  2.967742  3.080000  4.704545  4.605263  4.916667  4.365854  5.484848 
average row locality = 25536/6628 = 3.852746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       175       187       222       233       212       225       280       253       239       245       199       186       154       163       162       172 
dram[1]:       194       216       232       220       252       270       265       269       260       262       222       197       164       174       198       189 
dram[2]:       195       205       207       200       217       211       244       242       248       252       202       197       164       167       170       167 
dram[3]:       187       201       213       220       196       215       242       238       264       270       218       195       158       161       175       173 
dram[4]:       200       206       217       204       220       206       246       222       247       246       202       175       160       157       178       161 
dram[5]:       228       226       252       238       239       243       256       261       281       271       200       185       170       170       177       180 
total reads: 20329
bank skew: 281/154 = 1.82
chip skew: 3584/3247 = 1.10
number of total write accesses:
dram[0]:        55        65        71        76        51        75       100        83        89        76        47        31         0         2         0         1 
dram[1]:        77       101       101        89        97        96        99        90        91        93        55        35         3         2         1         4 
dram[2]:        72        73        68        69        81        64        77        70        76        78        40        20         2         1         3         4 
dram[3]:        61        73        73        73        66        76        79        83        73        72        37        32         6         0         0         3 
dram[4]:        68        72        89        66        63        58        79        63        74        84        22        24         2         4         1         0 
dram[5]:        92        83        95        80        92        85        94        93        98        97        31        22         5         7         2         1 
total reads: 5207
min_bank_accesses = 0!
chip skew: 1034/769 = 1.34
average mf latency per bank:
dram[0]:       4338      4029      3839      3512      3995      3616      2768      3065      3190      3408      8716     10127     16516     15589     18565     17126
dram[1]:       3708      3424      3265      3711      3187      3204      3098      3197      3181      3181      7899     10079     15471     15472     15460     16299
dram[2]:       3916      3713      3803      3966      3586      3750      3275      3398      3406      3402      8929     10724     15769     15568     17455     17900
dram[3]:       4239      3823      3800      3833      3938      3555      3381      3257      3295      3261      8767     10080     15859     16319     17660     17504
dram[4]:       5009      3783      4704      4036      5109      4044      4449      3629      4376      3275     64457     11533     21546     16299     23280     18988
dram[5]:       3428      3508      3236      3563      3321      3361      3027      3037      2893      2991      9990     10960     15011     15393     17145     16891
maximum mf latency per bank:
dram[0]:        793       839       823       949       852       902       883       827       893       801       889       799       833       812       930       825
dram[1]:        875       847       911       891       778       892       946       817       887       823       802       814       882       902       945       829
dram[2]:        897       801       768       817       923       928       835       763       853       897       889       867       939       950       847       902
dram[3]:        889       829       971       852       859       870       828       775       868       821       837       888       902       875       838       852
dram[4]:       1110       779      1059       894      1101       877       945       882      1011       817      1093       838      1023       812      1021       981
dram[5]:        883       889       828       891       833       869       847       927       864       830       929       956       990       817       798       794

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=440545 n_act=1047 n_pre=1031 n_req=4129 n_rd=6614 n_write=1051 bw_util=0.1362
n_activity=76740 dram_eff=0.7991
bk0: 350a 447028i bk1: 374a 445972i bk2: 444a 445581i bk3: 466a 444954i bk4: 424a 446807i bk5: 450a 446013i bk6: 560a 443911i bk7: 506a 444184i bk8: 478a 444803i bk9: 490a 445326i bk10: 398a 446500i bk11: 372a 446972i bk12: 308a 448321i bk13: 326a 448338i bk14: 324a 448821i bk15: 344a 448564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0491796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=439194 n_act=1288 n_pre=1272 n_req=4618 n_rd=7168 n_write=1366 bw_util=0.1516
n_activity=87526 dram_eff=0.78
bk0: 388a 446397i bk1: 432a 445633i bk2: 464a 444731i bk3: 440a 445446i bk4: 504a 444652i bk5: 540a 443753i bk6: 530a 443659i bk7: 538a 443821i bk8: 520a 444813i bk9: 524a 444054i bk10: 444a 445891i bk11: 394a 446251i bk12: 328a 448207i bk13: 348a 448043i bk14: 396a 448230i bk15: 378a 448060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.047323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=440694 n_act=1009 n_pre=993 n_req=4086 n_rd=6576 n_write=1016 bw_util=0.1349
n_activity=73813 dram_eff=0.8228
bk0: 390a 446358i bk1: 410a 445994i bk2: 414a 445950i bk3: 400a 445629i bk4: 434a 445206i bk5: 422a 446082i bk6: 488a 444173i bk7: 484a 445258i bk8: 496a 445402i bk9: 504a 444727i bk10: 404a 446714i bk11: 394a 447224i bk12: 328a 448139i bk13: 334a 448117i bk14: 340a 448514i bk15: 334a 448544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0600105
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=440515 n_act=1056 n_pre=1040 n_req=4133 n_rd=6652 n_write=1025 bw_util=0.1364
n_activity=77484 dram_eff=0.7926
bk0: 374a 446323i bk1: 402a 445477i bk2: 426a 445844i bk3: 440a 445636i bk4: 392a 446547i bk5: 430a 445907i bk6: 484a 445928i bk7: 476a 445355i bk8: 528a 445246i bk9: 540a 444896i bk10: 436a 445977i bk11: 390a 446601i bk12: 316a 448285i bk13: 322a 448539i bk14: 350a 448440i bk15: 346a 448093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0407473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=440995 n_act=922 n_pre=906 n_req=4016 n_rd=6494 n_write=971 bw_util=0.1326
n_activity=75099 dram_eff=0.7952
bk0: 400a 446310i bk1: 412a 445990i bk2: 434a 445218i bk3: 408a 446085i bk4: 440a 446257i bk5: 412a 446740i bk6: 492a 445214i bk7: 444a 445700i bk8: 494a 445648i bk9: 492a 445496i bk10: 404a 447218i bk11: 350a 447344i bk12: 320a 448464i bk13: 314a 448238i bk14: 356a 448361i bk15: 322a 448705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0445804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450288 n_nop=439262 n_act=1306 n_pre=1290 n_req=4554 n_rd=7154 n_write=1276 bw_util=0.1498
n_activity=86217 dram_eff=0.7822
bk0: 456a 445238i bk1: 452a 444939i bk2: 504a 444165i bk3: 476a 444600i bk4: 478a 444452i bk5: 486a 444337i bk6: 512a 444573i bk7: 522a 444484i bk8: 562a 443950i bk9: 542a 443614i bk10: 400a 446521i bk11: 370a 447547i bk12: 340a 448087i bk13: 340a 448267i bk14: 354a 448182i bk15: 360a 448500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0531149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35557, Miss = 1643, Miss_rate = 0.046, Pending_hits = 15, Reservation_fails = 224
L2_cache_bank[1]: Access = 35919, Miss = 1664, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 35811, Miss = 1787, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 109
L2_cache_bank[3]: Access = 36496, Miss = 1797, Miss_rate = 0.049, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[4]: Access = 35539, Miss = 1647, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 35812, Miss = 1641, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 173
L2_cache_bank[6]: Access = 35957, Miss = 1653, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 36013, Miss = 1673, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 59624, Miss = 1670, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 73
L2_cache_bank[9]: Access = 36193, Miss = 1577, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 51
L2_cache_bank[10]: Access = 36647, Miss = 1803, Miss_rate = 0.049, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 36293, Miss = 1774, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 455861
L2_total_cache_misses = 20329
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 138
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 297
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3617
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.261
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1362295
icnt_total_pkts_simt_to_mem=685390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.8714
	minimum = 6
	maximum = 672
Network latency average = 38.9649
	minimum = 6
	maximum = 571
Slowest packet = 59327
Flit latency average = 29.5051
	minimum = 6
	maximum = 570
Slowest flit = 370346
Fragmentation average = 0.0899759
	minimum = 0
	maximum = 343
Injected packet rate average = 0.106819
	minimum = 0.0864138 (at node 13)
	maximum = 0.17936 (at node 23)
Accepted packet rate average = 0.106819
	minimum = 0.0864138 (at node 13)
	maximum = 0.17936 (at node 23)
Injected flit rate average = 0.240739
	minimum = 0.129646 (at node 13)
	maximum = 0.419587 (at node 23)
Accepted flit rate average= 0.240739
	minimum = 0.167051 (at node 19)
	maximum = 0.313184 (at node 4)
Injected packet length average = 2.25371
Accepted packet length average = 2.25371
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6211 (5 samples)
	minimum = 6 (5 samples)
	maximum = 260.8 (5 samples)
Network latency average = 20.1463 (5 samples)
	minimum = 6 (5 samples)
	maximum = 215.2 (5 samples)
Flit latency average = 16.2385 (5 samples)
	minimum = 6 (5 samples)
	maximum = 212.6 (5 samples)
Fragmentation average = 0.0270864 (5 samples)
	minimum = 0 (5 samples)
	maximum = 114.6 (5 samples)
Injected packet rate average = 0.0432429 (5 samples)
	minimum = 0.0300989 (5 samples)
	maximum = 0.0997829 (5 samples)
Accepted packet rate average = 0.0432429 (5 samples)
	minimum = 0.0300989 (5 samples)
	maximum = 0.0997829 (5 samples)
Injected flit rate average = 0.0968136 (5 samples)
	minimum = 0.044791 (5 samples)
	maximum = 0.199129 (5 samples)
Accepted flit rate average = 0.0968136 (5 samples)
	minimum = 0.0611374 (5 samples)
	maximum = 0.18893 (5 samples)
Injected packet size average = 2.23883 (5 samples)
Accepted packet size average = 2.23883 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 52 sec (292 sec)
gpgpu_simulation_rate = 27492 (inst/sec)
gpgpu_simulation_rate = 1168 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,341130)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,341130)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,341130)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,341130)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,341130)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,341130)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,341130)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(24,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(42,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(80,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 341630  inst.: 8364586 (ipc=673.3) sim_rate=28450 (inst/sec) elapsed = 0:0:04:54 / Fri Mar  4 03:56:47 2016
GPGPU-Sim uArch: cycles simulated: 342630  inst.: 8453876 (ipc=284.0) sim_rate=28657 (inst/sec) elapsed = 0:0:04:55 / Fri Mar  4 03:56:48 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(49,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 343630  inst.: 8478021 (ipc=180.0) sim_rate=28641 (inst/sec) elapsed = 0:0:04:56 / Fri Mar  4 03:56:49 2016
GPGPU-Sim uArch: cycles simulated: 345130  inst.: 8491132 (ipc=115.8) sim_rate=28589 (inst/sec) elapsed = 0:0:04:57 / Fri Mar  4 03:56:50 2016
GPGPU-Sim uArch: cycles simulated: 346130  inst.: 8503966 (ipc=95.2) sim_rate=28536 (inst/sec) elapsed = 0:0:04:58 / Fri Mar  4 03:56:51 2016
GPGPU-Sim uArch: cycles simulated: 347130  inst.: 8520195 (ipc=82.0) sim_rate=28495 (inst/sec) elapsed = 0:0:04:59 / Fri Mar  4 03:56:52 2016
GPGPU-Sim uArch: cycles simulated: 348130  inst.: 8533948 (ipc=72.3) sim_rate=28446 (inst/sec) elapsed = 0:0:05:00 / Fri Mar  4 03:56:53 2016
GPGPU-Sim uArch: cycles simulated: 349130  inst.: 8547130 (ipc=64.9) sim_rate=28395 (inst/sec) elapsed = 0:0:05:01 / Fri Mar  4 03:56:54 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(20,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 350130  inst.: 8559414 (ipc=59.1) sim_rate=28342 (inst/sec) elapsed = 0:0:05:02 / Fri Mar  4 03:56:55 2016
GPGPU-Sim uArch: cycles simulated: 351630  inst.: 8579476 (ipc=52.5) sim_rate=28315 (inst/sec) elapsed = 0:0:05:03 / Fri Mar  4 03:56:56 2016
GPGPU-Sim uArch: cycles simulated: 352630  inst.: 8594645 (ipc=49.3) sim_rate=28271 (inst/sec) elapsed = 0:0:05:04 / Fri Mar  4 03:56:57 2016
GPGPU-Sim uArch: cycles simulated: 353630  inst.: 8607624 (ipc=46.4) sim_rate=28221 (inst/sec) elapsed = 0:0:05:05 / Fri Mar  4 03:56:58 2016
GPGPU-Sim uArch: cycles simulated: 354630  inst.: 8619657 (ipc=43.8) sim_rate=28168 (inst/sec) elapsed = 0:0:05:06 / Fri Mar  4 03:56:59 2016
GPGPU-Sim uArch: cycles simulated: 355630  inst.: 8631137 (ipc=41.6) sim_rate=28114 (inst/sec) elapsed = 0:0:05:07 / Fri Mar  4 03:57:00 2016
GPGPU-Sim uArch: cycles simulated: 357130  inst.: 8652502 (ipc=39.0) sim_rate=28092 (inst/sec) elapsed = 0:0:05:08 / Fri Mar  4 03:57:01 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 358630  inst.: 8671567 (ipc=36.8) sim_rate=28063 (inst/sec) elapsed = 0:0:05:09 / Fri Mar  4 03:57:02 2016
GPGPU-Sim uArch: cycles simulated: 360130  inst.: 8688748 (ipc=34.8) sim_rate=28028 (inst/sec) elapsed = 0:0:05:10 / Fri Mar  4 03:57:03 2016
GPGPU-Sim uArch: cycles simulated: 361130  inst.: 8703928 (ipc=33.8) sim_rate=27986 (inst/sec) elapsed = 0:0:05:11 / Fri Mar  4 03:57:04 2016
GPGPU-Sim uArch: cycles simulated: 362630  inst.: 8721893 (ipc=32.3) sim_rate=27954 (inst/sec) elapsed = 0:0:05:12 / Fri Mar  4 03:57:05 2016
GPGPU-Sim uArch: cycles simulated: 364130  inst.: 8739872 (ipc=31.0) sim_rate=27922 (inst/sec) elapsed = 0:0:05:13 / Fri Mar  4 03:57:06 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 365630  inst.: 8759822 (ipc=29.9) sim_rate=27897 (inst/sec) elapsed = 0:0:05:14 / Fri Mar  4 03:57:07 2016
GPGPU-Sim uArch: cycles simulated: 367130  inst.: 8779264 (ipc=28.9) sim_rate=27870 (inst/sec) elapsed = 0:0:05:15 / Fri Mar  4 03:57:08 2016
GPGPU-Sim uArch: cycles simulated: 368630  inst.: 8796471 (ipc=27.9) sim_rate=27836 (inst/sec) elapsed = 0:0:05:16 / Fri Mar  4 03:57:09 2016
GPGPU-Sim uArch: cycles simulated: 370130  inst.: 8812552 (ipc=27.1) sim_rate=27799 (inst/sec) elapsed = 0:0:05:17 / Fri Mar  4 03:57:10 2016
GPGPU-Sim uArch: cycles simulated: 371130  inst.: 8825553 (ipc=26.6) sim_rate=27753 (inst/sec) elapsed = 0:0:05:18 / Fri Mar  4 03:57:11 2016
GPGPU-Sim uArch: cycles simulated: 372130  inst.: 8836844 (ipc=26.1) sim_rate=27701 (inst/sec) elapsed = 0:0:05:19 / Fri Mar  4 03:57:12 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(19,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 373130  inst.: 8848345 (ipc=25.6) sim_rate=27651 (inst/sec) elapsed = 0:0:05:20 / Fri Mar  4 03:57:13 2016
GPGPU-Sim uArch: cycles simulated: 374630  inst.: 8865530 (ipc=25.0) sim_rate=27618 (inst/sec) elapsed = 0:0:05:21 / Fri Mar  4 03:57:14 2016
GPGPU-Sim uArch: cycles simulated: 375630  inst.: 8877474 (ipc=24.6) sim_rate=27569 (inst/sec) elapsed = 0:0:05:22 / Fri Mar  4 03:57:15 2016
GPGPU-Sim uArch: cycles simulated: 376630  inst.: 8889071 (ipc=24.3) sim_rate=27520 (inst/sec) elapsed = 0:0:05:23 / Fri Mar  4 03:57:16 2016
GPGPU-Sim uArch: cycles simulated: 377630  inst.: 8901203 (ipc=23.9) sim_rate=27472 (inst/sec) elapsed = 0:0:05:24 / Fri Mar  4 03:57:17 2016
GPGPU-Sim uArch: cycles simulated: 378630  inst.: 8911750 (ipc=23.6) sim_rate=27420 (inst/sec) elapsed = 0:0:05:25 / Fri Mar  4 03:57:18 2016
GPGPU-Sim uArch: cycles simulated: 379630  inst.: 8922518 (ipc=23.2) sim_rate=27369 (inst/sec) elapsed = 0:0:05:26 / Fri Mar  4 03:57:19 2016
GPGPU-Sim uArch: cycles simulated: 381130  inst.: 8941391 (ipc=22.8) sim_rate=27343 (inst/sec) elapsed = 0:0:05:27 / Fri Mar  4 03:57:20 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(39,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 382130  inst.: 8954932 (ipc=22.6) sim_rate=27301 (inst/sec) elapsed = 0:0:05:28 / Fri Mar  4 03:57:21 2016
GPGPU-Sim uArch: cycles simulated: 383130  inst.: 8966665 (ipc=22.4) sim_rate=27254 (inst/sec) elapsed = 0:0:05:29 / Fri Mar  4 03:57:22 2016
GPGPU-Sim uArch: cycles simulated: 384130  inst.: 8978679 (ipc=22.1) sim_rate=27208 (inst/sec) elapsed = 0:0:05:30 / Fri Mar  4 03:57:23 2016
GPGPU-Sim uArch: cycles simulated: 385130  inst.: 8989948 (ipc=21.9) sim_rate=27159 (inst/sec) elapsed = 0:0:05:31 / Fri Mar  4 03:57:24 2016
GPGPU-Sim uArch: cycles simulated: 386130  inst.: 9002563 (ipc=21.7) sim_rate=27116 (inst/sec) elapsed = 0:0:05:32 / Fri Mar  4 03:57:25 2016
GPGPU-Sim uArch: cycles simulated: 387130  inst.: 9013354 (ipc=21.4) sim_rate=27067 (inst/sec) elapsed = 0:0:05:33 / Fri Mar  4 03:57:26 2016
GPGPU-Sim uArch: cycles simulated: 388130  inst.: 9022525 (ipc=21.2) sim_rate=27013 (inst/sec) elapsed = 0:0:05:34 / Fri Mar  4 03:57:27 2016
GPGPU-Sim uArch: cycles simulated: 389130  inst.: 9036202 (ipc=21.0) sim_rate=26973 (inst/sec) elapsed = 0:0:05:35 / Fri Mar  4 03:57:28 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(51,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 390630  inst.: 9054639 (ipc=20.7) sim_rate=26948 (inst/sec) elapsed = 0:0:05:36 / Fri Mar  4 03:57:29 2016
GPGPU-Sim uArch: cycles simulated: 391630  inst.: 9067905 (ipc=20.6) sim_rate=26907 (inst/sec) elapsed = 0:0:05:37 / Fri Mar  4 03:57:30 2016
GPGPU-Sim uArch: cycles simulated: 392630  inst.: 9080461 (ipc=20.4) sim_rate=26865 (inst/sec) elapsed = 0:0:05:38 / Fri Mar  4 03:57:31 2016
GPGPU-Sim uArch: cycles simulated: 393630  inst.: 9094329 (ipc=20.3) sim_rate=26826 (inst/sec) elapsed = 0:0:05:39 / Fri Mar  4 03:57:32 2016
GPGPU-Sim uArch: cycles simulated: 394630  inst.: 9108440 (ipc=20.2) sim_rate=26789 (inst/sec) elapsed = 0:0:05:40 / Fri Mar  4 03:57:33 2016
GPGPU-Sim uArch: cycles simulated: 395630  inst.: 9119900 (ipc=20.0) sim_rate=26744 (inst/sec) elapsed = 0:0:05:41 / Fri Mar  4 03:57:34 2016
GPGPU-Sim uArch: cycles simulated: 396630  inst.: 9134251 (ipc=19.9) sim_rate=26708 (inst/sec) elapsed = 0:0:05:42 / Fri Mar  4 03:57:35 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 397630  inst.: 9148788 (ipc=19.8) sim_rate=26672 (inst/sec) elapsed = 0:0:05:43 / Fri Mar  4 03:57:36 2016
GPGPU-Sim uArch: cycles simulated: 399130  inst.: 9169384 (ipc=19.7) sim_rate=26655 (inst/sec) elapsed = 0:0:05:44 / Fri Mar  4 03:57:37 2016
GPGPU-Sim uArch: cycles simulated: 400130  inst.: 9180058 (ipc=19.5) sim_rate=26608 (inst/sec) elapsed = 0:0:05:45 / Fri Mar  4 03:57:38 2016
GPGPU-Sim uArch: cycles simulated: 401130  inst.: 9192975 (ipc=19.4) sim_rate=26569 (inst/sec) elapsed = 0:0:05:46 / Fri Mar  4 03:57:39 2016
GPGPU-Sim uArch: cycles simulated: 402130  inst.: 9203954 (ipc=19.3) sim_rate=26524 (inst/sec) elapsed = 0:0:05:47 / Fri Mar  4 03:57:40 2016
GPGPU-Sim uArch: cycles simulated: 403130  inst.: 9218909 (ipc=19.2) sim_rate=26491 (inst/sec) elapsed = 0:0:05:48 / Fri Mar  4 03:57:41 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(14,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 404630  inst.: 9237746 (ipc=19.1) sim_rate=26469 (inst/sec) elapsed = 0:0:05:49 / Fri Mar  4 03:57:42 2016
GPGPU-Sim uArch: cycles simulated: 405630  inst.: 9249854 (ipc=18.9) sim_rate=26428 (inst/sec) elapsed = 0:0:05:50 / Fri Mar  4 03:57:43 2016
GPGPU-Sim uArch: cycles simulated: 406630  inst.: 9262289 (ipc=18.8) sim_rate=26388 (inst/sec) elapsed = 0:0:05:51 / Fri Mar  4 03:57:44 2016
GPGPU-Sim uArch: cycles simulated: 407630  inst.: 9276302 (ipc=18.8) sim_rate=26353 (inst/sec) elapsed = 0:0:05:52 / Fri Mar  4 03:57:45 2016
GPGPU-Sim uArch: cycles simulated: 409130  inst.: 9299116 (ipc=18.7) sim_rate=26343 (inst/sec) elapsed = 0:0:05:53 / Fri Mar  4 03:57:46 2016
GPGPU-Sim uArch: cycles simulated: 410130  inst.: 9311253 (ipc=18.6) sim_rate=26302 (inst/sec) elapsed = 0:0:05:54 / Fri Mar  4 03:57:47 2016
GPGPU-Sim uArch: cycles simulated: 411130  inst.: 9325505 (ipc=18.5) sim_rate=26269 (inst/sec) elapsed = 0:0:05:55 / Fri Mar  4 03:57:48 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 412130  inst.: 9338740 (ipc=18.5) sim_rate=26232 (inst/sec) elapsed = 0:0:05:56 / Fri Mar  4 03:57:49 2016
GPGPU-Sim uArch: cycles simulated: 413630  inst.: 9358456 (ipc=18.4) sim_rate=26214 (inst/sec) elapsed = 0:0:05:57 / Fri Mar  4 03:57:50 2016
GPGPU-Sim uArch: cycles simulated: 414630  inst.: 9370752 (ipc=18.3) sim_rate=26175 (inst/sec) elapsed = 0:0:05:58 / Fri Mar  4 03:57:51 2016
GPGPU-Sim uArch: cycles simulated: 415630  inst.: 9382504 (ipc=18.2) sim_rate=26135 (inst/sec) elapsed = 0:0:05:59 / Fri Mar  4 03:57:52 2016
GPGPU-Sim uArch: cycles simulated: 416630  inst.: 9393004 (ipc=18.1) sim_rate=26091 (inst/sec) elapsed = 0:0:06:00 / Fri Mar  4 03:57:53 2016
GPGPU-Sim uArch: cycles simulated: 418130  inst.: 9414431 (ipc=18.0) sim_rate=26078 (inst/sec) elapsed = 0:0:06:01 / Fri Mar  4 03:57:54 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 419130  inst.: 9427993 (ipc=17.9) sim_rate=26044 (inst/sec) elapsed = 0:0:06:02 / Fri Mar  4 03:57:55 2016
GPGPU-Sim uArch: cycles simulated: 420130  inst.: 9440507 (ipc=17.9) sim_rate=26006 (inst/sec) elapsed = 0:0:06:03 / Fri Mar  4 03:57:56 2016
GPGPU-Sim uArch: cycles simulated: 421130  inst.: 9451407 (ipc=17.8) sim_rate=25965 (inst/sec) elapsed = 0:0:06:04 / Fri Mar  4 03:57:57 2016
GPGPU-Sim uArch: cycles simulated: 422630  inst.: 9468677 (ipc=17.7) sim_rate=25941 (inst/sec) elapsed = 0:0:06:05 / Fri Mar  4 03:57:58 2016
GPGPU-Sim uArch: cycles simulated: 423630  inst.: 9481636 (ipc=17.6) sim_rate=25906 (inst/sec) elapsed = 0:0:06:06 / Fri Mar  4 03:57:59 2016
GPGPU-Sim uArch: cycles simulated: 424630  inst.: 9493904 (ipc=17.6) sim_rate=25868 (inst/sec) elapsed = 0:0:06:07 / Fri Mar  4 03:58:00 2016
GPGPU-Sim uArch: cycles simulated: 425630  inst.: 9505580 (ipc=17.5) sim_rate=25830 (inst/sec) elapsed = 0:0:06:08 / Fri Mar  4 03:58:01 2016
GPGPU-Sim uArch: cycles simulated: 426630  inst.: 9515548 (ipc=17.4) sim_rate=25787 (inst/sec) elapsed = 0:0:06:09 / Fri Mar  4 03:58:02 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(87,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 428130  inst.: 9533608 (ipc=17.3) sim_rate=25766 (inst/sec) elapsed = 0:0:06:10 / Fri Mar  4 03:58:03 2016
GPGPU-Sim uArch: cycles simulated: 429130  inst.: 9544959 (ipc=17.2) sim_rate=25727 (inst/sec) elapsed = 0:0:06:11 / Fri Mar  4 03:58:04 2016
GPGPU-Sim uArch: cycles simulated: 430130  inst.: 9556734 (ipc=17.2) sim_rate=25690 (inst/sec) elapsed = 0:0:06:12 / Fri Mar  4 03:58:05 2016
GPGPU-Sim uArch: cycles simulated: 431130  inst.: 9568378 (ipc=17.1) sim_rate=25652 (inst/sec) elapsed = 0:0:06:13 / Fri Mar  4 03:58:06 2016
GPGPU-Sim uArch: cycles simulated: 432630  inst.: 9588522 (ipc=17.1) sim_rate=25637 (inst/sec) elapsed = 0:0:06:14 / Fri Mar  4 03:58:07 2016
GPGPU-Sim uArch: cycles simulated: 433630  inst.: 9598697 (ipc=17.0) sim_rate=25596 (inst/sec) elapsed = 0:0:06:15 / Fri Mar  4 03:58:08 2016
GPGPU-Sim uArch: cycles simulated: 434630  inst.: 9613138 (ipc=17.0) sim_rate=25566 (inst/sec) elapsed = 0:0:06:16 / Fri Mar  4 03:58:09 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(62,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 435630  inst.: 9624794 (ipc=16.9) sim_rate=25529 (inst/sec) elapsed = 0:0:06:17 / Fri Mar  4 03:58:10 2016
GPGPU-Sim uArch: cycles simulated: 437130  inst.: 9642633 (ipc=16.8) sim_rate=25509 (inst/sec) elapsed = 0:0:06:18 / Fri Mar  4 03:58:11 2016
GPGPU-Sim uArch: cycles simulated: 438130  inst.: 9654747 (ipc=16.8) sim_rate=25474 (inst/sec) elapsed = 0:0:06:19 / Fri Mar  4 03:58:12 2016
GPGPU-Sim uArch: cycles simulated: 439130  inst.: 9668564 (ipc=16.7) sim_rate=25443 (inst/sec) elapsed = 0:0:06:20 / Fri Mar  4 03:58:13 2016
GPGPU-Sim uArch: cycles simulated: 440130  inst.: 9682106 (ipc=16.7) sim_rate=25412 (inst/sec) elapsed = 0:0:06:21 / Fri Mar  4 03:58:14 2016
GPGPU-Sim uArch: cycles simulated: 441630  inst.: 9698837 (ipc=16.6) sim_rate=25389 (inst/sec) elapsed = 0:0:06:22 / Fri Mar  4 03:58:15 2016
GPGPU-Sim uArch: cycles simulated: 442630  inst.: 9711356 (ipc=16.6) sim_rate=25356 (inst/sec) elapsed = 0:0:06:23 / Fri Mar  4 03:58:16 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(16,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 444130  inst.: 9731016 (ipc=16.5) sim_rate=25341 (inst/sec) elapsed = 0:0:06:24 / Fri Mar  4 03:58:17 2016
GPGPU-Sim uArch: cycles simulated: 445130  inst.: 9742773 (ipc=16.5) sim_rate=25305 (inst/sec) elapsed = 0:0:06:25 / Fri Mar  4 03:58:18 2016
GPGPU-Sim uArch: cycles simulated: 446130  inst.: 9756534 (ipc=16.5) sim_rate=25275 (inst/sec) elapsed = 0:0:06:26 / Fri Mar  4 03:58:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (106396,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(106397,341130)
GPGPU-Sim uArch: cycles simulated: 447630  inst.: 9776851 (ipc=16.4) sim_rate=25263 (inst/sec) elapsed = 0:0:06:27 / Fri Mar  4 03:58:20 2016
GPGPU-Sim uArch: cycles simulated: 448630  inst.: 9790211 (ipc=16.4) sim_rate=25232 (inst/sec) elapsed = 0:0:06:28 / Fri Mar  4 03:58:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (107839,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(107840,341130)
GPGPU-Sim uArch: cycles simulated: 449630  inst.: 9805188 (ipc=16.4) sim_rate=25206 (inst/sec) elapsed = 0:0:06:29 / Fri Mar  4 03:58:22 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(90,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 450630  inst.: 9819482 (ipc=16.4) sim_rate=25178 (inst/sec) elapsed = 0:0:06:30 / Fri Mar  4 03:58:23 2016
GPGPU-Sim uArch: cycles simulated: 452130  inst.: 9837974 (ipc=16.3) sim_rate=25161 (inst/sec) elapsed = 0:0:06:31 / Fri Mar  4 03:58:24 2016
GPGPU-Sim uArch: cycles simulated: 453130  inst.: 9851465 (ipc=16.3) sim_rate=25131 (inst/sec) elapsed = 0:0:06:32 / Fri Mar  4 03:58:25 2016
GPGPU-Sim uArch: cycles simulated: 454630  inst.: 9873641 (ipc=16.3) sim_rate=25123 (inst/sec) elapsed = 0:0:06:33 / Fri Mar  4 03:58:26 2016
GPGPU-Sim uArch: cycles simulated: 455630  inst.: 9886500 (ipc=16.2) sim_rate=25092 (inst/sec) elapsed = 0:0:06:34 / Fri Mar  4 03:58:27 2016
GPGPU-Sim uArch: cycles simulated: 457130  inst.: 9905322 (ipc=16.2) sim_rate=25076 (inst/sec) elapsed = 0:0:06:35 / Fri Mar  4 03:58:28 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(90,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (116903,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(116904,341130)
GPGPU-Sim uArch: cycles simulated: 458130  inst.: 9920385 (ipc=16.2) sim_rate=25051 (inst/sec) elapsed = 0:0:06:36 / Fri Mar  4 03:58:29 2016
GPGPU-Sim uArch: cycles simulated: 459130  inst.: 9932700 (ipc=16.1) sim_rate=25019 (inst/sec) elapsed = 0:0:06:37 / Fri Mar  4 03:58:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (119152,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(119153,341130)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (119282,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(119283,341130)
GPGPU-Sim uArch: cycles simulated: 460630  inst.: 9955571 (ipc=16.1) sim_rate=25013 (inst/sec) elapsed = 0:0:06:38 / Fri Mar  4 03:58:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (120356,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(120357,341130)
GPGPU-Sim uArch: cycles simulated: 461630  inst.: 9976534 (ipc=16.2) sim_rate=25003 (inst/sec) elapsed = 0:0:06:39 / Fri Mar  4 03:58:32 2016
GPGPU-Sim uArch: cycles simulated: 462630  inst.: 9990486 (ipc=16.2) sim_rate=24976 (inst/sec) elapsed = 0:0:06:40 / Fri Mar  4 03:58:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121985,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121986,341130)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(82,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122329,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(122330,341130)
GPGPU-Sim uArch: cycles simulated: 463630  inst.: 10009455 (ipc=16.2) sim_rate=24961 (inst/sec) elapsed = 0:0:06:41 / Fri Mar  4 03:58:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123810,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123811,341130)
GPGPU-Sim uArch: cycles simulated: 465130  inst.: 10032316 (ipc=16.2) sim_rate=24956 (inst/sec) elapsed = 0:0:06:42 / Fri Mar  4 03:58:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124792,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(124793,341130)
GPGPU-Sim uArch: cycles simulated: 466130  inst.: 10048510 (ipc=16.2) sim_rate=24934 (inst/sec) elapsed = 0:0:06:43 / Fri Mar  4 03:58:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (125958,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(125959,341130)
GPGPU-Sim uArch: cycles simulated: 467130  inst.: 10065759 (ipc=16.2) sim_rate=24915 (inst/sec) elapsed = 0:0:06:44 / Fri Mar  4 03:58:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126404,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126405,341130)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (126769,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(126770,341130)
GPGPU-Sim uArch: cycles simulated: 468130  inst.: 10084226 (ipc=16.2) sim_rate=24899 (inst/sec) elapsed = 0:0:06:45 / Fri Mar  4 03:58:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (127160,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(127161,341130)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(100,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 469130  inst.: 10104565 (ipc=16.2) sim_rate=24888 (inst/sec) elapsed = 0:0:06:46 / Fri Mar  4 03:58:39 2016
GPGPU-Sim uArch: cycles simulated: 470130  inst.: 10121054 (ipc=16.2) sim_rate=24867 (inst/sec) elapsed = 0:0:06:47 / Fri Mar  4 03:58:40 2016
GPGPU-Sim uArch: cycles simulated: 471630  inst.: 10142771 (ipc=16.2) sim_rate=24859 (inst/sec) elapsed = 0:0:06:48 / Fri Mar  4 03:58:41 2016
GPGPU-Sim uArch: cycles simulated: 472630  inst.: 10156542 (ipc=16.2) sim_rate=24832 (inst/sec) elapsed = 0:0:06:49 / Fri Mar  4 03:58:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (132351,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(132352,341130)
GPGPU-Sim uArch: cycles simulated: 473630  inst.: 10170939 (ipc=16.2) sim_rate=24807 (inst/sec) elapsed = 0:0:06:50 / Fri Mar  4 03:58:43 2016
GPGPU-Sim uArch: cycles simulated: 475130  inst.: 10189708 (ipc=16.1) sim_rate=24792 (inst/sec) elapsed = 0:0:06:51 / Fri Mar  4 03:58:44 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(91,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 476130  inst.: 10203038 (ipc=16.1) sim_rate=24764 (inst/sec) elapsed = 0:0:06:52 / Fri Mar  4 03:58:45 2016
GPGPU-Sim uArch: cycles simulated: 477630  inst.: 10220699 (ipc=16.1) sim_rate=24747 (inst/sec) elapsed = 0:0:06:53 / Fri Mar  4 03:58:46 2016
GPGPU-Sim uArch: cycles simulated: 478630  inst.: 10234974 (ipc=16.1) sim_rate=24722 (inst/sec) elapsed = 0:0:06:54 / Fri Mar  4 03:58:47 2016
GPGPU-Sim uArch: cycles simulated: 479630  inst.: 10248164 (ipc=16.0) sim_rate=24694 (inst/sec) elapsed = 0:0:06:55 / Fri Mar  4 03:58:48 2016
GPGPU-Sim uArch: cycles simulated: 481130  inst.: 10264795 (ipc=16.0) sim_rate=24674 (inst/sec) elapsed = 0:0:06:56 / Fri Mar  4 03:58:49 2016
GPGPU-Sim uArch: cycles simulated: 482130  inst.: 10277731 (ipc=16.0) sim_rate=24646 (inst/sec) elapsed = 0:0:06:57 / Fri Mar  4 03:58:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (141534,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(141535,341130)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(50,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (142317,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(142318,341130)
GPGPU-Sim uArch: cycles simulated: 483630  inst.: 10300764 (ipc=15.9) sim_rate=24642 (inst/sec) elapsed = 0:0:06:58 / Fri Mar  4 03:58:51 2016
GPGPU-Sim uArch: cycles simulated: 484630  inst.: 10317233 (ipc=16.0) sim_rate=24623 (inst/sec) elapsed = 0:0:06:59 / Fri Mar  4 03:58:52 2016
GPGPU-Sim uArch: cycles simulated: 485630  inst.: 10330865 (ipc=15.9) sim_rate=24597 (inst/sec) elapsed = 0:0:07:00 / Fri Mar  4 03:58:53 2016
GPGPU-Sim uArch: cycles simulated: 487130  inst.: 10348657 (ipc=15.9) sim_rate=24581 (inst/sec) elapsed = 0:0:07:01 / Fri Mar  4 03:58:54 2016
GPGPU-Sim uArch: cycles simulated: 488130  inst.: 10362843 (ipc=15.9) sim_rate=24556 (inst/sec) elapsed = 0:0:07:02 / Fri Mar  4 03:58:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (147223,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(147224,341130)
GPGPU-Sim uArch: cycles simulated: 489130  inst.: 10377723 (ipc=15.9) sim_rate=24533 (inst/sec) elapsed = 0:0:07:03 / Fri Mar  4 03:58:56 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(102,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (148880,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(148881,341130)
GPGPU-Sim uArch: cycles simulated: 490630  inst.: 10398168 (ipc=15.9) sim_rate=24523 (inst/sec) elapsed = 0:0:07:04 / Fri Mar  4 03:58:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (149692,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(149693,341130)
GPGPU-Sim uArch: cycles simulated: 491630  inst.: 10413744 (ipc=15.9) sim_rate=24502 (inst/sec) elapsed = 0:0:07:05 / Fri Mar  4 03:58:58 2016
GPGPU-Sim uArch: cycles simulated: 493130  inst.: 10436592 (ipc=15.8) sim_rate=24499 (inst/sec) elapsed = 0:0:07:06 / Fri Mar  4 03:58:59 2016
GPGPU-Sim uArch: cycles simulated: 494630  inst.: 10457109 (ipc=15.8) sim_rate=24489 (inst/sec) elapsed = 0:0:07:07 / Fri Mar  4 03:59:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153900,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(153901,341130)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(109,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 496630  inst.: 10489158 (ipc=15.8) sim_rate=24507 (inst/sec) elapsed = 0:0:07:08 / Fri Mar  4 03:59:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (155643,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(155644,341130)
GPGPU-Sim uArch: cycles simulated: 497630  inst.: 10501699 (ipc=15.8) sim_rate=24479 (inst/sec) elapsed = 0:0:07:09 / Fri Mar  4 03:59:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (156827,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(156828,341130)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (156849,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(156850,341130)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (157949,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(157950,341130)
GPGPU-Sim uArch: cycles simulated: 499130  inst.: 10524199 (ipc=15.8) sim_rate=24474 (inst/sec) elapsed = 0:0:07:10 / Fri Mar  4 03:59:03 2016
GPGPU-Sim uArch: cycles simulated: 500130  inst.: 10539955 (ipc=15.8) sim_rate=24454 (inst/sec) elapsed = 0:0:07:11 / Fri Mar  4 03:59:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159493,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(159494,341130)
GPGPU-Sim uArch: cycles simulated: 501630  inst.: 10562146 (ipc=15.8) sim_rate=24449 (inst/sec) elapsed = 0:0:07:12 / Fri Mar  4 03:59:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (161603,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(161604,341130)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(52,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 503130  inst.: 10583181 (ipc=15.8) sim_rate=24441 (inst/sec) elapsed = 0:0:07:13 / Fri Mar  4 03:59:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (162611,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(162612,341130)
GPGPU-Sim uArch: cycles simulated: 504130  inst.: 10598970 (ipc=15.8) sim_rate=24421 (inst/sec) elapsed = 0:0:07:14 / Fri Mar  4 03:59:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163942,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(163943,341130)
GPGPU-Sim uArch: cycles simulated: 505630  inst.: 10620471 (ipc=15.8) sim_rate=24414 (inst/sec) elapsed = 0:0:07:15 / Fri Mar  4 03:59:08 2016
GPGPU-Sim uArch: cycles simulated: 506630  inst.: 10633869 (ipc=15.7) sim_rate=24389 (inst/sec) elapsed = 0:0:07:16 / Fri Mar  4 03:59:09 2016
GPGPU-Sim uArch: cycles simulated: 507630  inst.: 10646650 (ipc=15.7) sim_rate=24363 (inst/sec) elapsed = 0:0:07:17 / Fri Mar  4 03:59:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (167220,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(167221,341130)
GPGPU-Sim uArch: cycles simulated: 509130  inst.: 10665398 (ipc=15.7) sim_rate=24350 (inst/sec) elapsed = 0:0:07:18 / Fri Mar  4 03:59:11 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(35,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 510130  inst.: 10681127 (ipc=15.7) sim_rate=24330 (inst/sec) elapsed = 0:0:07:19 / Fri Mar  4 03:59:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (169841,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(169842,341130)
GPGPU-Sim uArch: cycles simulated: 511630  inst.: 10701807 (ipc=15.7) sim_rate=24322 (inst/sec) elapsed = 0:0:07:20 / Fri Mar  4 03:59:13 2016
GPGPU-Sim uArch: cycles simulated: 512630  inst.: 10714363 (ipc=15.7) sim_rate=24295 (inst/sec) elapsed = 0:0:07:21 / Fri Mar  4 03:59:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (172137,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(172138,341130)
GPGPU-Sim uArch: cycles simulated: 513630  inst.: 10727160 (ipc=15.6) sim_rate=24269 (inst/sec) elapsed = 0:0:07:22 / Fri Mar  4 03:59:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (172598,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(172599,341130)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (173012,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(173013,341130)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (173268,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(173269,341130)
GPGPU-Sim uArch: cycles simulated: 514630  inst.: 10745780 (ipc=15.7) sim_rate=24256 (inst/sec) elapsed = 0:0:07:23 / Fri Mar  4 03:59:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (174376,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(174377,341130)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(125,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 516130  inst.: 10771727 (ipc=15.7) sim_rate=24260 (inst/sec) elapsed = 0:0:07:24 / Fri Mar  4 03:59:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (175622,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(175623,341130)
GPGPU-Sim uArch: cycles simulated: 517130  inst.: 10788011 (ipc=15.7) sim_rate=24242 (inst/sec) elapsed = 0:0:07:25 / Fri Mar  4 03:59:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (176306,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(176307,341130)
GPGPU-Sim uArch: cycles simulated: 518130  inst.: 10803530 (ipc=15.7) sim_rate=24223 (inst/sec) elapsed = 0:0:07:26 / Fri Mar  4 03:59:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (177653,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(177654,341130)
GPGPU-Sim uArch: cycles simulated: 519130  inst.: 10819678 (ipc=15.7) sim_rate=24205 (inst/sec) elapsed = 0:0:07:27 / Fri Mar  4 03:59:20 2016
GPGPU-Sim uArch: cycles simulated: 520130  inst.: 10833288 (ipc=15.7) sim_rate=24181 (inst/sec) elapsed = 0:0:07:28 / Fri Mar  4 03:59:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (179538,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(179539,341130)
GPGPU-Sim uArch: cycles simulated: 521630  inst.: 10855439 (ipc=15.7) sim_rate=24176 (inst/sec) elapsed = 0:0:07:29 / Fri Mar  4 03:59:22 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(74,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 522630  inst.: 10870946 (ipc=15.7) sim_rate=24157 (inst/sec) elapsed = 0:0:07:30 / Fri Mar  4 03:59:23 2016
GPGPU-Sim uArch: cycles simulated: 523630  inst.: 10882407 (ipc=15.6) sim_rate=24129 (inst/sec) elapsed = 0:0:07:31 / Fri Mar  4 03:59:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (183719,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(183720,341130)
GPGPU-Sim uArch: cycles simulated: 525130  inst.: 10902004 (ipc=15.6) sim_rate=24119 (inst/sec) elapsed = 0:0:07:32 / Fri Mar  4 03:59:25 2016
GPGPU-Sim uArch: cycles simulated: 526130  inst.: 10914821 (ipc=15.6) sim_rate=24094 (inst/sec) elapsed = 0:0:07:33 / Fri Mar  4 03:59:26 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (185644,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(185645,341130)
GPGPU-Sim uArch: cycles simulated: 527130  inst.: 10929034 (ipc=15.6) sim_rate=24072 (inst/sec) elapsed = 0:0:07:34 / Fri Mar  4 03:59:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (186770,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(186771,341130)
GPGPU-Sim uArch: cycles simulated: 528130  inst.: 10942366 (ipc=15.6) sim_rate=24049 (inst/sec) elapsed = 0:0:07:35 / Fri Mar  4 03:59:28 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(123,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 529630  inst.: 10965185 (ipc=15.6) sim_rate=24046 (inst/sec) elapsed = 0:0:07:36 / Fri Mar  4 03:59:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (188763,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(188764,341130)
GPGPU-Sim uArch: cycles simulated: 530630  inst.: 10980955 (ipc=15.6) sim_rate=24028 (inst/sec) elapsed = 0:0:07:37 / Fri Mar  4 03:59:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (189848,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(189849,341130)
GPGPU-Sim uArch: cycles simulated: 531630  inst.: 10997741 (ipc=15.6) sim_rate=24012 (inst/sec) elapsed = 0:0:07:38 / Fri Mar  4 03:59:31 2016
GPGPU-Sim uArch: cycles simulated: 532630  inst.: 11010742 (ipc=15.6) sim_rate=23988 (inst/sec) elapsed = 0:0:07:39 / Fri Mar  4 03:59:32 2016
GPGPU-Sim uArch: cycles simulated: 533630  inst.: 11021786 (ipc=15.6) sim_rate=23960 (inst/sec) elapsed = 0:0:07:40 / Fri Mar  4 03:59:33 2016
GPGPU-Sim uArch: cycles simulated: 535130  inst.: 11043974 (ipc=15.5) sim_rate=23956 (inst/sec) elapsed = 0:0:07:41 / Fri Mar  4 03:59:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (194503,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(194504,341130)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (194672,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(194673,341130)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(93,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 536130  inst.: 11060986 (ipc=15.6) sim_rate=23941 (inst/sec) elapsed = 0:0:07:42 / Fri Mar  4 03:59:35 2016
GPGPU-Sim uArch: cycles simulated: 537130  inst.: 11076280 (ipc=15.6) sim_rate=23922 (inst/sec) elapsed = 0:0:07:43 / Fri Mar  4 03:59:36 2016
GPGPU-Sim uArch: cycles simulated: 538630  inst.: 11097599 (ipc=15.5) sim_rate=23917 (inst/sec) elapsed = 0:0:07:44 / Fri Mar  4 03:59:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (198222,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(198223,341130)
GPGPU-Sim uArch: cycles simulated: 539630  inst.: 11113469 (ipc=15.5) sim_rate=23899 (inst/sec) elapsed = 0:0:07:45 / Fri Mar  4 03:59:38 2016
GPGPU-Sim uArch: cycles simulated: 540630  inst.: 11129886 (ipc=15.5) sim_rate=23883 (inst/sec) elapsed = 0:0:07:46 / Fri Mar  4 03:59:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (200080,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(200081,341130)
GPGPU-Sim uArch: cycles simulated: 541630  inst.: 11147188 (ipc=15.6) sim_rate=23869 (inst/sec) elapsed = 0:0:07:47 / Fri Mar  4 03:59:40 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(75,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (200901,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(200902,341130)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (201973,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(201974,341130)
GPGPU-Sim uArch: cycles simulated: 543130  inst.: 11173709 (ipc=15.6) sim_rate=23875 (inst/sec) elapsed = 0:0:07:48 / Fri Mar  4 03:59:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (202265,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(202266,341130)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (202644,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(202645,341130)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (202875,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(202876,341130)
GPGPU-Sim uArch: cycles simulated: 544130  inst.: 11190740 (ipc=15.6) sim_rate=23860 (inst/sec) elapsed = 0:0:07:49 / Fri Mar  4 03:59:42 2016
GPGPU-Sim uArch: cycles simulated: 545130  inst.: 11205997 (ipc=15.6) sim_rate=23842 (inst/sec) elapsed = 0:0:07:50 / Fri Mar  4 03:59:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204198,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204199,341130)
GPGPU-Sim uArch: cycles simulated: 546130  inst.: 11225989 (ipc=15.6) sim_rate=23834 (inst/sec) elapsed = 0:0:07:51 / Fri Mar  4 03:59:44 2016
GPGPU-Sim uArch: cycles simulated: 547130  inst.: 11241404 (ipc=15.6) sim_rate=23816 (inst/sec) elapsed = 0:0:07:52 / Fri Mar  4 03:59:45 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(103,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 548630  inst.: 11262405 (ipc=15.6) sim_rate=23810 (inst/sec) elapsed = 0:0:07:53 / Fri Mar  4 03:59:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (207672,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(207673,341130)
GPGPU-Sim uArch: cycles simulated: 550130  inst.: 11285507 (ipc=15.6) sim_rate=23809 (inst/sec) elapsed = 0:0:07:54 / Fri Mar  4 03:59:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (209012,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(209013,341130)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (209488,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(209489,341130)
GPGPU-Sim uArch: cycles simulated: 551630  inst.: 11311557 (ipc=15.6) sim_rate=23813 (inst/sec) elapsed = 0:0:07:55 / Fri Mar  4 03:59:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (210895,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(210896,341130)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (211444,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(211445,341130)
GPGPU-Sim uArch: cycles simulated: 553130  inst.: 11341720 (ipc=15.6) sim_rate=23827 (inst/sec) elapsed = 0:0:07:56 / Fri Mar  4 03:59:49 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(140,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 554630  inst.: 11366130 (ipc=15.6) sim_rate=23828 (inst/sec) elapsed = 0:0:07:57 / Fri Mar  4 03:59:50 2016
GPGPU-Sim uArch: cycles simulated: 556130  inst.: 11386725 (ipc=15.6) sim_rate=23821 (inst/sec) elapsed = 0:0:07:58 / Fri Mar  4 03:59:51 2016
GPGPU-Sim uArch: cycles simulated: 557630  inst.: 11408673 (ipc=15.6) sim_rate=23817 (inst/sec) elapsed = 0:0:07:59 / Fri Mar  4 03:59:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (218407,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(218408,341130)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(128,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 559630  inst.: 11438982 (ipc=15.6) sim_rate=23831 (inst/sec) elapsed = 0:0:08:00 / Fri Mar  4 03:59:53 2016
GPGPU-Sim uArch: cycles simulated: 561130  inst.: 11460333 (ipc=15.6) sim_rate=23826 (inst/sec) elapsed = 0:0:08:01 / Fri Mar  4 03:59:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (221052,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(221053,341130)
GPGPU-Sim uArch: cycles simulated: 562630  inst.: 11480963 (ipc=15.6) sim_rate=23819 (inst/sec) elapsed = 0:0:08:02 / Fri Mar  4 03:59:55 2016
GPGPU-Sim uArch: cycles simulated: 564130  inst.: 11502166 (ipc=15.6) sim_rate=23814 (inst/sec) elapsed = 0:0:08:03 / Fri Mar  4 03:59:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (224043,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(224044,341130)
GPGPU-Sim uArch: cycles simulated: 565630  inst.: 11523451 (ipc=15.6) sim_rate=23808 (inst/sec) elapsed = 0:0:08:04 / Fri Mar  4 03:59:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (224604,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(224605,341130)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(137,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 567130  inst.: 11548404 (ipc=15.6) sim_rate=23811 (inst/sec) elapsed = 0:0:08:05 / Fri Mar  4 03:59:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (226549,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(226550,341130)
GPGPU-Sim uArch: cycles simulated: 568630  inst.: 11568947 (ipc=15.6) sim_rate=23804 (inst/sec) elapsed = 0:0:08:06 / Fri Mar  4 03:59:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (228357,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(228358,341130)
GPGPU-Sim uArch: cycles simulated: 570130  inst.: 11592065 (ipc=15.6) sim_rate=23803 (inst/sec) elapsed = 0:0:08:07 / Fri Mar  4 04:00:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (229195,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(229196,341130)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (230455,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(230456,341130)
GPGPU-Sim uArch: cycles simulated: 571630  inst.: 11614918 (ipc=15.6) sim_rate=23801 (inst/sec) elapsed = 0:0:08:08 / Fri Mar  4 04:00:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (230881,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(230882,341130)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(75,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (231281,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(231282,341130)
GPGPU-Sim uArch: cycles simulated: 572630  inst.: 11637320 (ipc=15.6) sim_rate=23798 (inst/sec) elapsed = 0:0:08:09 / Fri Mar  4 04:00:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (231806,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(231807,341130)
GPGPU-Sim uArch: cycles simulated: 573630  inst.: 11653856 (ipc=15.6) sim_rate=23783 (inst/sec) elapsed = 0:0:08:10 / Fri Mar  4 04:00:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (232598,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(232599,341130)
GPGPU-Sim uArch: cycles simulated: 575130  inst.: 11678668 (ipc=15.6) sim_rate=23785 (inst/sec) elapsed = 0:0:08:11 / Fri Mar  4 04:00:04 2016
GPGPU-Sim uArch: cycles simulated: 576630  inst.: 11700764 (ipc=15.6) sim_rate=23782 (inst/sec) elapsed = 0:0:08:12 / Fri Mar  4 04:00:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (236363,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(236364,341130)
GPGPU-Sim uArch: cycles simulated: 578130  inst.: 11721997 (ipc=15.6) sim_rate=23776 (inst/sec) elapsed = 0:0:08:13 / Fri Mar  4 04:00:06 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(117,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (237687,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(237688,341130)
GPGPU-Sim uArch: cycles simulated: 579630  inst.: 11746499 (ipc=15.6) sim_rate=23778 (inst/sec) elapsed = 0:0:08:14 / Fri Mar  4 04:00:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (240039,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(240040,341130)
GPGPU-Sim uArch: cycles simulated: 581630  inst.: 11775184 (ipc=15.6) sim_rate=23788 (inst/sec) elapsed = 0:0:08:15 / Fri Mar  4 04:00:08 2016
GPGPU-Sim uArch: cycles simulated: 582630  inst.: 11788742 (ipc=15.6) sim_rate=23767 (inst/sec) elapsed = 0:0:08:16 / Fri Mar  4 04:00:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (241623,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(241624,341130)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (241946,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(241947,341130)
GPGPU-Sim uArch: cycles simulated: 584130  inst.: 11816363 (ipc=15.6) sim_rate=23775 (inst/sec) elapsed = 0:0:08:17 / Fri Mar  4 04:00:10 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(143,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 585630  inst.: 11842551 (ipc=15.6) sim_rate=23780 (inst/sec) elapsed = 0:0:08:18 / Fri Mar  4 04:00:11 2016
GPGPU-Sim uArch: cycles simulated: 586630  inst.: 11854702 (ipc=15.6) sim_rate=23756 (inst/sec) elapsed = 0:0:08:19 / Fri Mar  4 04:00:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (246593,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(246594,341130)
GPGPU-Sim uArch: cycles simulated: 588130  inst.: 11872112 (ipc=15.6) sim_rate=23744 (inst/sec) elapsed = 0:0:08:20 / Fri Mar  4 04:00:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (247935,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(247936,341130)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (248069,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(248070,341130)
GPGPU-Sim uArch: cycles simulated: 589630  inst.: 11895493 (ipc=15.6) sim_rate=23743 (inst/sec) elapsed = 0:0:08:21 / Fri Mar  4 04:00:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (248680,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(248681,341130)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(166,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (249853,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(249854,341130)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (249895,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(249896,341130)
GPGPU-Sim uArch: cycles simulated: 591130  inst.: 11922349 (ipc=15.6) sim_rate=23749 (inst/sec) elapsed = 0:0:08:22 / Fri Mar  4 04:00:15 2016
GPGPU-Sim uArch: cycles simulated: 592130  inst.: 11938554 (ipc=15.6) sim_rate=23734 (inst/sec) elapsed = 0:0:08:23 / Fri Mar  4 04:00:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251420,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251421,341130)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (252378,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(252379,341130)
GPGPU-Sim uArch: cycles simulated: 593630  inst.: 11962848 (ipc=15.6) sim_rate=23735 (inst/sec) elapsed = 0:0:08:24 / Fri Mar  4 04:00:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (253574,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(253575,341130)
GPGPU-Sim uArch: cycles simulated: 595130  inst.: 11988065 (ipc=15.6) sim_rate=23738 (inst/sec) elapsed = 0:0:08:25 / Fri Mar  4 04:00:18 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (254386,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(254387,341130)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(173,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 596630  inst.: 12012962 (ipc=15.6) sim_rate=23741 (inst/sec) elapsed = 0:0:08:26 / Fri Mar  4 04:00:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (256063,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(256064,341130)
GPGPU-Sim uArch: cycles simulated: 597630  inst.: 12029650 (ipc=15.6) sim_rate=23727 (inst/sec) elapsed = 0:0:08:27 / Fri Mar  4 04:00:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (256864,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(256865,341130)
GPGPU-Sim uArch: cycles simulated: 599130  inst.: 12049223 (ipc=15.6) sim_rate=23718 (inst/sec) elapsed = 0:0:08:28 / Fri Mar  4 04:00:21 2016
GPGPU-Sim uArch: cycles simulated: 600130  inst.: 12061972 (ipc=15.6) sim_rate=23697 (inst/sec) elapsed = 0:0:08:29 / Fri Mar  4 04:00:22 2016
GPGPU-Sim uArch: cycles simulated: 601630  inst.: 12083741 (ipc=15.6) sim_rate=23693 (inst/sec) elapsed = 0:0:08:30 / Fri Mar  4 04:00:23 2016
GPGPU-Sim uArch: cycles simulated: 602630  inst.: 12097577 (ipc=15.6) sim_rate=23674 (inst/sec) elapsed = 0:0:08:31 / Fri Mar  4 04:00:24 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(169,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (262420,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(262421,341130)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (262516,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(262517,341130)
GPGPU-Sim uArch: cycles simulated: 604130  inst.: 12116403 (ipc=15.5) sim_rate=23664 (inst/sec) elapsed = 0:0:08:32 / Fri Mar  4 04:00:25 2016
GPGPU-Sim uArch: cycles simulated: 605630  inst.: 12135647 (ipc=15.5) sim_rate=23656 (inst/sec) elapsed = 0:0:08:33 / Fri Mar  4 04:00:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (264617,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(264618,341130)
GPGPU-Sim uArch: cycles simulated: 607130  inst.: 12153940 (ipc=15.5) sim_rate=23645 (inst/sec) elapsed = 0:0:08:34 / Fri Mar  4 04:00:27 2016
GPGPU-Sim uArch: cycles simulated: 608130  inst.: 12169412 (ipc=15.5) sim_rate=23629 (inst/sec) elapsed = 0:0:08:35 / Fri Mar  4 04:00:28 2016
GPGPU-Sim uArch: cycles simulated: 609630  inst.: 12187953 (ipc=15.5) sim_rate=23620 (inst/sec) elapsed = 0:0:08:36 / Fri Mar  4 04:00:29 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(130,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (269776,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(269777,341130)
GPGPU-Sim uArch: cycles simulated: 611130  inst.: 12209610 (ipc=15.5) sim_rate=23616 (inst/sec) elapsed = 0:0:08:37 / Fri Mar  4 04:00:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (270712,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(270713,341130)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (270777,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(270778,341130)
GPGPU-Sim uArch: cycles simulated: 612130  inst.: 12226173 (ipc=15.5) sim_rate=23602 (inst/sec) elapsed = 0:0:08:38 / Fri Mar  4 04:00:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (271435,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(271436,341130)
GPGPU-Sim uArch: cycles simulated: 613630  inst.: 12250801 (ipc=15.5) sim_rate=23604 (inst/sec) elapsed = 0:0:08:39 / Fri Mar  4 04:00:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (272927,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(272928,341130)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (273023,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(273024,341130)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (273639,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(273640,341130)
GPGPU-Sim uArch: cycles simulated: 615130  inst.: 12273908 (ipc=15.5) sim_rate=23603 (inst/sec) elapsed = 0:0:08:40 / Fri Mar  4 04:00:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (274725,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(274726,341130)
GPGPU-Sim uArch: cycles simulated: 616130  inst.: 12287765 (ipc=15.5) sim_rate=23584 (inst/sec) elapsed = 0:0:08:41 / Fri Mar  4 04:00:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (275033,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(275034,341130)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(134,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 617130  inst.: 12304657 (ipc=15.5) sim_rate=23572 (inst/sec) elapsed = 0:0:08:42 / Fri Mar  4 04:00:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (276805,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(276806,341130)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (277404,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(277405,341130)
GPGPU-Sim uArch: cycles simulated: 618630  inst.: 12325131 (ipc=15.5) sim_rate=23566 (inst/sec) elapsed = 0:0:08:43 / Fri Mar  4 04:00:36 2016
GPGPU-Sim uArch: cycles simulated: 619630  inst.: 12336505 (ipc=15.5) sim_rate=23542 (inst/sec) elapsed = 0:0:08:44 / Fri Mar  4 04:00:37 2016
GPGPU-Sim uArch: cycles simulated: 620630  inst.: 12348943 (ipc=15.5) sim_rate=23521 (inst/sec) elapsed = 0:0:08:45 / Fri Mar  4 04:00:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279783,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279784,341130)
GPGPU-Sim uArch: cycles simulated: 621630  inst.: 12361579 (ipc=15.4) sim_rate=23501 (inst/sec) elapsed = 0:0:08:46 / Fri Mar  4 04:00:39 2016
GPGPU-Sim uArch: cycles simulated: 622630  inst.: 12371275 (ipc=15.4) sim_rate=23474 (inst/sec) elapsed = 0:0:08:47 / Fri Mar  4 04:00:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (282050,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(282051,341130)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (282969,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(282970,341130)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(195,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 624130  inst.: 12394124 (ipc=15.4) sim_rate=23473 (inst/sec) elapsed = 0:0:08:48 / Fri Mar  4 04:00:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (283985,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(283986,341130)
GPGPU-Sim uArch: cycles simulated: 625130  inst.: 12406904 (ipc=15.4) sim_rate=23453 (inst/sec) elapsed = 0:0:08:49 / Fri Mar  4 04:00:42 2016
GPGPU-Sim uArch: cycles simulated: 626630  inst.: 12427880 (ipc=15.4) sim_rate=23448 (inst/sec) elapsed = 0:0:08:50 / Fri Mar  4 04:00:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (286220,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(286221,341130)
GPGPU-Sim uArch: cycles simulated: 627630  inst.: 12442947 (ipc=15.4) sim_rate=23433 (inst/sec) elapsed = 0:0:08:51 / Fri Mar  4 04:00:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (287193,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(287194,341130)
GPGPU-Sim uArch: cycles simulated: 628630  inst.: 12459308 (ipc=15.4) sim_rate=23419 (inst/sec) elapsed = 0:0:08:52 / Fri Mar  4 04:00:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (287871,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(287872,341130)
GPGPU-Sim uArch: cycles simulated: 630130  inst.: 12476766 (ipc=15.4) sim_rate=23408 (inst/sec) elapsed = 0:0:08:53 / Fri Mar  4 04:00:46 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(192,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 631130  inst.: 12490931 (ipc=15.4) sim_rate=23391 (inst/sec) elapsed = 0:0:08:54 / Fri Mar  4 04:00:47 2016
GPGPU-Sim uArch: cycles simulated: 632630  inst.: 12508451 (ipc=15.4) sim_rate=23380 (inst/sec) elapsed = 0:0:08:55 / Fri Mar  4 04:00:48 2016
GPGPU-Sim uArch: cycles simulated: 634130  inst.: 12523373 (ipc=15.3) sim_rate=23364 (inst/sec) elapsed = 0:0:08:56 / Fri Mar  4 04:00:49 2016
GPGPU-Sim uArch: cycles simulated: 635130  inst.: 12533004 (ipc=15.3) sim_rate=23338 (inst/sec) elapsed = 0:0:08:57 / Fri Mar  4 04:00:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (295213,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(295214,341130)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (295414,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(295415,341130)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (295431,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(295432,341130)
GPGPU-Sim uArch: cycles simulated: 636630  inst.: 12551143 (ipc=15.3) sim_rate=23329 (inst/sec) elapsed = 0:0:08:58 / Fri Mar  4 04:00:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (296355,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(296356,341130)
GPGPU-Sim uArch: cycles simulated: 638130  inst.: 12568409 (ipc=15.3) sim_rate=23318 (inst/sec) elapsed = 0:0:08:59 / Fri Mar  4 04:00:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (297606,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(297607,341130)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(203,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (298549,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(298550,341130)
GPGPU-Sim uArch: cycles simulated: 640130  inst.: 12594237 (ipc=15.3) sim_rate=23322 (inst/sec) elapsed = 0:0:09:00 / Fri Mar  4 04:00:53 2016
GPGPU-Sim uArch: cycles simulated: 641630  inst.: 12611158 (ipc=15.3) sim_rate=23310 (inst/sec) elapsed = 0:0:09:01 / Fri Mar  4 04:00:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (300962,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(300963,341130)
GPGPU-Sim uArch: cycles simulated: 643130  inst.: 12629894 (ipc=15.2) sim_rate=23302 (inst/sec) elapsed = 0:0:09:02 / Fri Mar  4 04:00:55 2016
GPGPU-Sim uArch: cycles simulated: 644130  inst.: 12639673 (ipc=15.2) sim_rate=23277 (inst/sec) elapsed = 0:0:09:03 / Fri Mar  4 04:00:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (303009,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(303010,341130)
GPGPU-Sim uArch: cycles simulated: 645630  inst.: 12656223 (ipc=15.2) sim_rate=23265 (inst/sec) elapsed = 0:0:09:04 / Fri Mar  4 04:00:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (305071,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(305072,341130)
GPGPU-Sim uArch: cycles simulated: 646630  inst.: 12673182 (ipc=15.2) sim_rate=23253 (inst/sec) elapsed = 0:0:09:05 / Fri Mar  4 04:00:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (306048,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(306049,341130)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(204,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 648130  inst.: 12694315 (ipc=15.2) sim_rate=23249 (inst/sec) elapsed = 0:0:09:06 / Fri Mar  4 04:00:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (307047,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(307048,341130)
GPGPU-Sim uArch: cycles simulated: 649630  inst.: 12717225 (ipc=15.2) sim_rate=23249 (inst/sec) elapsed = 0:0:09:07 / Fri Mar  4 04:01:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (308555,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(308556,341130)
GPGPU-Sim uArch: cycles simulated: 651130  inst.: 12737114 (ipc=15.2) sim_rate=23242 (inst/sec) elapsed = 0:0:09:08 / Fri Mar  4 04:01:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (310224,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(310225,341130)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (310578,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(310579,341130)
GPGPU-Sim uArch: cycles simulated: 652630  inst.: 12760536 (ipc=15.2) sim_rate=23243 (inst/sec) elapsed = 0:0:09:09 / Fri Mar  4 04:01:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (311915,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(311916,341130)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (312006,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(312007,341130)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(183,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (313288,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(313289,341130)
GPGPU-Sim uArch: cycles simulated: 654630  inst.: 12795079 (ipc=15.2) sim_rate=23263 (inst/sec) elapsed = 0:0:09:10 / Fri Mar  4 04:01:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (313717,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(313718,341130)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (314739,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(314740,341130)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (314878,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(314879,341130)
GPGPU-Sim uArch: cycles simulated: 656130  inst.: 12820346 (ipc=15.2) sim_rate=23267 (inst/sec) elapsed = 0:0:09:11 / Fri Mar  4 04:01:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (315033,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(315034,341130)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (315293,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(315294,341130)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (315905,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(315906,341130)
GPGPU-Sim uArch: cycles simulated: 657630  inst.: 12844954 (ipc=15.2) sim_rate=23269 (inst/sec) elapsed = 0:0:09:12 / Fri Mar  4 04:01:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (317569,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(317570,341130)
GPGPU-Sim uArch: cycles simulated: 659130  inst.: 12866244 (ipc=15.2) sim_rate=23266 (inst/sec) elapsed = 0:0:09:13 / Fri Mar  4 04:01:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (318301,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(318302,341130)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(224,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (319277,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(319278,341130)
GPGPU-Sim uArch: cycles simulated: 660630  inst.: 12887149 (ipc=15.2) sim_rate=23262 (inst/sec) elapsed = 0:0:09:14 / Fri Mar  4 04:01:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (320357,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(320358,341130)
GPGPU-Sim uArch: cycles simulated: 662130  inst.: 12912264 (ipc=15.2) sim_rate=23265 (inst/sec) elapsed = 0:0:09:15 / Fri Mar  4 04:01:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (321554,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(321555,341130)
GPGPU-Sim uArch: cycles simulated: 663630  inst.: 12929323 (ipc=15.2) sim_rate=23254 (inst/sec) elapsed = 0:0:09:16 / Fri Mar  4 04:01:09 2016
GPGPU-Sim uArch: cycles simulated: 665130  inst.: 12949025 (ipc=15.2) sim_rate=23247 (inst/sec) elapsed = 0:0:09:17 / Fri Mar  4 04:01:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (324916,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(324917,341130)
GPGPU-Sim uArch: cycles simulated: 666130  inst.: 12962780 (ipc=15.2) sim_rate=23230 (inst/sec) elapsed = 0:0:09:18 / Fri Mar  4 04:01:11 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(173,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (325561,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(325562,341130)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (326961,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(326962,341130)
GPGPU-Sim uArch: cycles simulated: 668130  inst.: 12992822 (ipc=15.2) sim_rate=23242 (inst/sec) elapsed = 0:0:09:19 / Fri Mar  4 04:01:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (327359,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(327360,341130)
GPGPU-Sim uArch: cycles simulated: 669630  inst.: 13016950 (ipc=15.2) sim_rate=23244 (inst/sec) elapsed = 0:0:09:20 / Fri Mar  4 04:01:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (328545,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(328546,341130)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (329057,341130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(329058,341130)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (329838,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(329839,341130)
GPGPU-Sim uArch: cycles simulated: 671130  inst.: 13041324 (ipc=15.2) sim_rate=23246 (inst/sec) elapsed = 0:0:09:21 / Fri Mar  4 04:01:14 2016
GPGPU-Sim uArch: cycles simulated: 672630  inst.: 13061400 (ipc=15.2) sim_rate=23240 (inst/sec) elapsed = 0:0:09:22 / Fri Mar  4 04:01:15 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(230,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (332063,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(332064,341130)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (332226,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(332227,341130)
GPGPU-Sim uArch: cycles simulated: 673630  inst.: 13079209 (ipc=15.2) sim_rate=23231 (inst/sec) elapsed = 0:0:09:23 / Fri Mar  4 04:01:16 2016
GPGPU-Sim uArch: cycles simulated: 675130  inst.: 13099598 (ipc=15.2) sim_rate=23226 (inst/sec) elapsed = 0:0:09:24 / Fri Mar  4 04:01:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (335417,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(335418,341130)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (335869,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(335870,341130)
GPGPU-Sim uArch: cycles simulated: 677130  inst.: 13126687 (ipc=15.2) sim_rate=23233 (inst/sec) elapsed = 0:0:09:25 / Fri Mar  4 04:01:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (336370,341130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(336371,341130)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (337228,341130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(337229,341130)
GPGPU-Sim uArch: cycles simulated: 678630  inst.: 13152350 (ipc=15.2) sim_rate=23237 (inst/sec) elapsed = 0:0:09:26 / Fri Mar  4 04:01:19 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(230,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (338224,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(338225,341130)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (338686,341130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(338687,341130)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (338730,341130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(338731,341130)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (338754,341130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(338755,341130)
GPGPU-Sim uArch: cycles simulated: 680130  inst.: 13181210 (ipc=15.2) sim_rate=23247 (inst/sec) elapsed = 0:0:09:27 / Fri Mar  4 04:01:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (339867,341130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(339868,341130)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (340438,341130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(340439,341130)
GPGPU-Sim uArch: cycles simulated: 681630  inst.: 13211978 (ipc=15.2) sim_rate=23260 (inst/sec) elapsed = 0:0:09:28 / Fri Mar  4 04:01:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (340684,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (340684,341130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(340685,341130)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(340685,341130)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (340757,341130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(340758,341130)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (341133,341130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(341134,341130)
GPGPU-Sim uArch: cycles simulated: 683130  inst.: 13238715 (ipc=15.2) sim_rate=23266 (inst/sec) elapsed = 0:0:09:29 / Fri Mar  4 04:01:22 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(183,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (342777,341130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(342778,341130)
GPGPU-Sim uArch: cycles simulated: 684630  inst.: 13267213 (ipc=15.3) sim_rate=23275 (inst/sec) elapsed = 0:0:09:30 / Fri Mar  4 04:01:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (344109,341130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(344110,341130)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (344993,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(344994,341130)
GPGPU-Sim uArch: cycles simulated: 686130  inst.: 13287735 (ipc=15.2) sim_rate=23270 (inst/sec) elapsed = 0:0:09:31 / Fri Mar  4 04:01:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (345719,341130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(345720,341130)
GPGPU-Sim uArch: cycles simulated: 687630  inst.: 13311311 (ipc=15.2) sim_rate=23271 (inst/sec) elapsed = 0:0:09:32 / Fri Mar  4 04:01:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (347449,341130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(347450,341130)
GPGPU-Sim uArch: cycles simulated: 688630  inst.: 13324596 (ipc=15.2) sim_rate=23254 (inst/sec) elapsed = 0:0:09:33 / Fri Mar  4 04:01:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (347988,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (348248,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (348499,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (348558,341130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690130  inst.: 13346210 (ipc=15.2) sim_rate=23251 (inst/sec) elapsed = 0:0:09:34 / Fri Mar  4 04:01:27 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(253,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (350898,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (350991,341130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692130  inst.: 13369481 (ipc=15.2) sim_rate=23251 (inst/sec) elapsed = 0:0:09:35 / Fri Mar  4 04:01:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (352499,341130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 693630  inst.: 13389256 (ipc=15.2) sim_rate=23245 (inst/sec) elapsed = 0:0:09:36 / Fri Mar  4 04:01:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (354283,341130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695630  inst.: 13413824 (ipc=15.2) sim_rate=23247 (inst/sec) elapsed = 0:0:09:37 / Fri Mar  4 04:01:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (355383,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (355457,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (355719,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (355788,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (355899,341130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697130  inst.: 13430745 (ipc=15.2) sim_rate=23236 (inst/sec) elapsed = 0:0:09:38 / Fri Mar  4 04:01:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (356150,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (356156,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (356297,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (356779,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (356912,341130), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(243,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 699130  inst.: 13454251 (ipc=15.2) sim_rate=23237 (inst/sec) elapsed = 0:0:09:39 / Fri Mar  4 04:01:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (358176,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358267,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359246,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (359467,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359575,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (359992,341130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 701130  inst.: 13480278 (ipc=15.1) sim_rate=23241 (inst/sec) elapsed = 0:0:09:40 / Fri Mar  4 04:01:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360102,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (360170,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (360189,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (360198,341130), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (360856,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (361549,341130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 703130  inst.: 13499536 (ipc=15.1) sim_rate=23235 (inst/sec) elapsed = 0:0:09:41 / Fri Mar  4 04:01:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (362061,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (362225,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (362467,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (363162,341130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 705130  inst.: 13519520 (ipc=15.1) sim_rate=23229 (inst/sec) elapsed = 0:0:09:42 / Fri Mar  4 04:01:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (364427,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (364542,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (364601,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (364689,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (364754,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (365437,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (365440,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365629,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (365649,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (365813,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (365846,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365868,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (365955,341130), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(238,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (366066,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (366066,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (366420,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (366430,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366431,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (366446,341130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 707630  inst.: 13545005 (ipc=15.1) sim_rate=23233 (inst/sec) elapsed = 0:0:09:43 / Fri Mar  4 04:01:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (366729,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (366893,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (367202,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (367346,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (367418,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (367605,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367679,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (367781,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (367819,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367821,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (367921,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (367933,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (368423,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (368436,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368529,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (368629,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (368659,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (368665,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (368683,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (368771,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (368931,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (368968,341130), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (369004,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369009,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (369248,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (369275,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369337,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (369613,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (369768,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369881,341130), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (369887,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (370208,341130), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (370452,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (371780,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (371901,341130), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (372370,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (373460,341130), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373461
gpu_sim_insn = 5540389
gpu_ipc =      14.8353
gpu_tot_sim_cycle = 714591
gpu_tot_sim_insn = 13568301
gpu_tot_ipc =      18.9875
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1797515
gpu_stall_icnt2sh    = 4453861
gpu_total_sim_rate=23233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789408
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 76645, Miss = 64521, Miss_rate = 0.842, Pending_hits = 4431, Reservation_fails = 564996
	L1D_cache_core[1]: Access = 78221, Miss = 65674, Miss_rate = 0.840, Pending_hits = 4498, Reservation_fails = 577584
	L1D_cache_core[2]: Access = 76443, Miss = 64629, Miss_rate = 0.845, Pending_hits = 4388, Reservation_fails = 571258
	L1D_cache_core[3]: Access = 77990, Miss = 65651, Miss_rate = 0.842, Pending_hits = 4428, Reservation_fails = 575598
	L1D_cache_core[4]: Access = 79751, Miss = 67437, Miss_rate = 0.846, Pending_hits = 4577, Reservation_fails = 580778
	L1D_cache_core[5]: Access = 77904, Miss = 65655, Miss_rate = 0.843, Pending_hits = 4534, Reservation_fails = 573828
	L1D_cache_core[6]: Access = 78492, Miss = 66130, Miss_rate = 0.843, Pending_hits = 4588, Reservation_fails = 581484
	L1D_cache_core[7]: Access = 77740, Miss = 65352, Miss_rate = 0.841, Pending_hits = 4362, Reservation_fails = 577279
	L1D_cache_core[8]: Access = 76906, Miss = 64946, Miss_rate = 0.844, Pending_hits = 4470, Reservation_fails = 570160
	L1D_cache_core[9]: Access = 79465, Miss = 67182, Miss_rate = 0.845, Pending_hits = 4540, Reservation_fails = 579632
	L1D_cache_core[10]: Access = 76686, Miss = 64488, Miss_rate = 0.841, Pending_hits = 4341, Reservation_fails = 576180
	L1D_cache_core[11]: Access = 76406, Miss = 63984, Miss_rate = 0.837, Pending_hits = 4363, Reservation_fails = 565498
	L1D_cache_core[12]: Access = 77495, Miss = 65362, Miss_rate = 0.843, Pending_hits = 4456, Reservation_fails = 573743
	L1D_cache_core[13]: Access = 73837, Miss = 61891, Miss_rate = 0.838, Pending_hits = 4305, Reservation_fails = 553209
	L1D_cache_core[14]: Access = 76326, Miss = 64423, Miss_rate = 0.844, Pending_hits = 4426, Reservation_fails = 567571
	L1D_total_cache_accesses = 1160307
	L1D_total_cache_misses = 977325
	L1D_total_cache_miss_rate = 0.8423
	L1D_total_cache_pending_hits = 66707
	L1D_total_cache_reservation_fails = 8588798
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117534
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6157095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117054
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2431703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788412
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2042, 2460, 1895, 1787, 2458, 2085, 1840, 1799, 2456, 2327, 2316, 2580, 2345, 1816, 2565, 2080, 2029, 2156, 2046, 2282, 1810, 1803, 2000, 2035, 2357, 2078, 1985, 2147, 1787, 1926, 2181, 2017, 2356, 1750, 2419, 1931, 2085, 2408, 2460, 1862, 1697, 1691, 1459, 1194, 1695, 1440, 1695, 1554, 
gpgpu_n_tot_thrd_icount = 46807520
gpgpu_n_tot_w_icount = 1462735
gpgpu_n_stall_shd_mem = 9390200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571816
gpgpu_n_mem_write_global = 408104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819182
gpgpu_n_store_insn = 664192
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332715
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9387043
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15632287	W0_Idle:804198	W0_Scoreboard:2765082	W1:350966	W2:165954	W3:108037	W4:77782	W5:61714	W6:52967	W7:46654	W8:43928	W9:41066	W10:35904	W11:34780	W12:30938	W13:27551	W14:22643	W15:20244	W16:17846	W17:14047	W18:13178	W19:12996	W20:11957	W21:12642	W22:13080	W23:13502	W24:13552	W25:11415	W26:9393	W27:6922	W28:4282	W29:1764	W30:495	W31:164	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4574528 {8:571816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16343392 {40:407851,72:79,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77766976 {136:571816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3264832 {8:408104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 401 
maxdqlatency = 0 
maxmflatency = 1180 
averagemflatency = 397 
max_icnt2mem_latency = 913 
max_icnt2sh_latency = 713407 
mrq_lat_table:39457 	3414 	994 	3506 	4765 	1088 	398 	147 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119190 	680132 	180558 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65283 	27122 	74346 	316603 	232905 	259886 	3850 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33569 	266477 	254548 	17121 	116 	0 	0 	2 	9 	38 	935 	9294 	18414 	44338 	100217 	169133 	65724 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	1345 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        28        25        24        32        30        32        32        45        35        30        27        35        37        32        34 
dram[1]:        24        30        30        28        29        27        30        28        23        30        22        30        32        32        48        33 
dram[2]:        23        31        46        32        23        27        32        38        28        32        30        24        32        35        45        60 
dram[3]:        25        22        50        44        34        25        28        28        26        19        24        22        32        34        38        33 
dram[4]:        32        31        29        38        33        33        32        32        30        28        27        23        35        36        33        34 
dram[5]:        33        27        47        43        20        22        26        26        23        23        22        27        32        32        32        32 
maximum service time to same row:
dram[0]:     62362     52122     66265     42033     55571     63907     36635     41519     69509     58891     58554     42106     67406     68506     92272     75353 
dram[1]:     51105     62552     57981     61563    106403    120672     40000     46838     60174     92448     58218     78408     70622    104810     70027     96119 
dram[2]:     46582     52001     56460     45822     40322     51750     47400     37519     56147     59429     83825     83576     88927     91931    133559    141771 
dram[3]:     41270     31669     63823     61964     54627     51126     38700     45587     44089     36729     43713     46070     72573     82730     64955     67955 
dram[4]:     61498     48997     75082     92529     76408     85267     60265     50778     58213     47859     63465     66563    128642     78289     73384     95593 
dram[5]:     73409     55742     96444     93950    115758     57532     40172     47981     62153     59400     57794     49387     74156    103273    139628    136622 
average row accesses per activate:
dram[0]:  3.481707  3.096154  2.995238  3.325123  4.369748  4.263158  3.300469  3.476923  4.429577  4.886364  3.659575  3.435065  6.264151  5.112676  9.026316  5.857143 
dram[1]:  3.809248  4.443038  3.971429  3.863636  3.278351  2.876712  3.207207  3.109649  4.048485  3.204651  3.529412  2.865000  4.858974  4.772152  6.190476  6.775862 
dram[2]:  3.338542  3.385417  4.071429  4.317881  3.456250  3.964539  3.851191  4.650350  3.826590  3.409575  3.112903  3.026316  5.983333  5.027778  8.547619  8.000000 
dram[3]:  3.235294  3.262136  4.354839  4.086420  4.283464  4.027397  3.816216  3.447368  3.598985  3.410891  2.886139  2.748815  4.717949  5.343284  5.597015  5.054794 
dram[4]:  4.266667  4.391304  3.968153  4.041379  4.238806  4.452381  3.557471  3.893617  4.680851  4.198758  3.552448  4.043859  5.056338  5.629032  7.818182  9.529411 
dram[5]:  3.558511  3.245283  3.204651  3.219512  3.384181  3.444444  4.623188  3.893491  3.369159  3.288372  3.093567  3.483444  5.066667  5.097222  6.290909  7.688889 
average row locality = 53786/13936 = 3.859501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       411       450       449       476       410       427       521       508       470       483       421       426       322       344       343       367 
dram[1]:       450       474       470       467       466       475       534       542       506       506       450       448       355       360       389       389 
dram[2]:       451       458       443       454       416       423       496       500       497       494       455       468       355       352       356       372 
dram[3]:       459       461       465       459       408       434       513       493       525       522       474       442       346       343       375       366 
dram[4]:       414       425       440       424       431       422       468       435       500       505       422       385       338       331       343       324 
dram[5]:       460       473       486       467       440       444       482       490       525       512       430       433       353       345       343       345 
total reads: 41819
bank skew: 542/322 = 1.68
chip skew: 7281/6607 = 1.10
number of total write accesses:
dram[0]:       160       194       180       199       110       140       182       170       159       162        95       103        10        19         0         2 
dram[1]:       209       228       225       213       170       155       178       167       162       183       150       125        24        17         1         4 
dram[2]:       190       192       184       198       137       136       151       165       165       147       124       107         4        10         3         4 
dram[3]:       201       211       210       203       136       154       193       162       184       167       109       138        22        15         0         3 
dram[4]:       162       181       183       162       137       139       151       114       160       171        86        76        21        18         1         0 
dram[5]:       209       215       203       193       159       145       156       168       196       195        99        93        27        22         3         1 
total reads: 11967
min_bank_accesses = 0!
chip skew: 2211/1762 = 1.25
average mf latency per bank:
dram[0]:       3412      3060      3455      3310      4217      4031      3313      3388      3341      3392      7854      7764     18516     17352     24341     23246
dram[1]:       2987      2894      3237      3363      3692      3759      3433      3510      3404      3297      6663      7566     16390     17353     22294     22447
dram[2]:       3099      3084      3423      3411      4157      4173      3658      3620      3336      3647      6851      7683     17148     18320     23116     23757
dram[3]:       3051      2891      3168      3335      4084      3854      3340      3670      3136      3192      6985      7081     16704     17793     22608     23432
dram[4]:       4359      3260      4523      3682      5376      4114      4973      4207      4358      3176     49782      9184     23020     18583     32968     26405
dram[5]:       2948      2960      3128      3361      3683      3908      3473      3513      2924      3106      7836      8021     15892     17537     23751     24930
maximum mf latency per bank:
dram[0]:        840       855       849       949       977       902       883       939       893       852       889       933       887      1031       930      1021
dram[1]:        895       953       974       925      1042       902       954       890       918       857       951      1067       956       963       961      1000
dram[2]:        897       925       983       919      1063       935       896       998       942       987       899       958       939       957       926       925
dram[3]:        997       961       971       966       859      1037       882       931      1029      1014       884       951       931       999      1161       983
dram[4]:       1110       875      1059       987      1138       943      1005       980      1069      1000      1170       838      1056       874      1180       981
dram[5]:        883       889       902       905       887      1001       939      1013       969       970       929       956       990       972       921       987

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=922447 n_act=2239 n_pre=2223 n_req=8713 n_rd=13656 n_write=2691 bw_util=0.1386
n_activity=162956 dram_eff=0.8025
bk0: 822a 934558i bk1: 900a 931338i bk2: 898a 932461i bk3: 952a 931829i bk4: 820a 935676i bk5: 854a 934919i bk6: 1042a 931600i bk7: 1016a 931387i bk8: 940a 933830i bk9: 966a 934026i bk10: 842a 935186i bk11: 852a 934758i bk12: 644a 938987i bk13: 688a 938389i bk14: 686a 940000i bk15: 734a 939292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.065011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=920404 n_act=2573 n_pre=2557 n_req=9492 n_rd=14562 n_write=3160 bw_util=0.1503
n_activity=179193 dram_eff=0.7912
bk0: 900a 932879i bk1: 948a 932744i bk2: 940a 932203i bk3: 934a 932704i bk4: 932a 933011i bk5: 950a 932540i bk6: 1068a 931207i bk7: 1084a 930737i bk8: 1012a 933165i bk9: 1012a 931558i bk10: 900a 933445i bk11: 896a 933090i bk12: 710a 938418i bk13: 720a 938507i bk14: 778a 939196i bk15: 778a 939571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0501592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=922063 n_act=2259 n_pre=2243 n_req=8907 n_rd=13980 n_write=2711 bw_util=0.1416
n_activity=164930 dram_eff=0.8096
bk0: 902a 933102i bk1: 916a 932873i bk2: 886a 933314i bk3: 908a 932992i bk4: 832a 934245i bk5: 846a 934474i bk6: 992a 932533i bk7: 1000a 932668i bk8: 994a 933011i bk9: 988a 933017i bk10: 910a 933392i bk11: 936a 933339i bk12: 710a 938896i bk13: 704a 938526i bk14: 712a 940111i bk15: 744a 939837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0646505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=921156 n_act=2472 n_pre=2456 n_req=9193 n_rd=14170 n_write=3002 bw_util=0.1456
n_activity=174406 dram_eff=0.7877
bk0: 918a 932068i bk1: 922a 931128i bk2: 930a 933069i bk3: 918a 932625i bk4: 816a 935032i bk5: 868a 934126i bk6: 1026a 932184i bk7: 986a 932353i bk8: 1050a 931730i bk9: 1044a 932001i bk10: 948a 933231i bk11: 884a 932997i bk12: 692a 938341i bk13: 686a 938840i bk14: 750a 939115i bk15: 732a 939211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.054631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=923714 n_act=1920 n_pre=1904 n_req=8369 n_rd=13214 n_write=2504 bw_util=0.1333
n_activity=156828 dram_eff=0.8018
bk0: 828a 934574i bk1: 850a 933766i bk2: 880a 933360i bk3: 848a 934493i bk4: 862a 934507i bk5: 844a 934076i bk6: 936a 932501i bk7: 870a 934133i bk8: 1000a 933541i bk9: 1010a 932931i bk10: 844a 935269i bk11: 770a 936559i bk12: 676a 938593i bk13: 662a 938746i bk14: 686a 939816i bk15: 648a 940284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0679932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=943256 n_nop=921297 n_act=2473 n_pre=2457 n_req=9112 n_rd=14056 n_write=2973 bw_util=0.1444
n_activity=171467 dram_eff=0.7945
bk0: 920a 932650i bk1: 946a 931178i bk2: 972a 931760i bk3: 934a 931528i bk4: 880a 933152i bk5: 888a 933291i bk6: 964a 932983i bk7: 980a 932584i bk8: 1050a 930732i bk9: 1024a 930108i bk10: 860a 934004i bk11: 866a 935198i bk12: 706a 938393i bk13: 690a 938724i bk14: 686a 939410i bk15: 690a 939990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0647661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77787, Miss = 3347, Miss_rate = 0.043, Pending_hits = 20, Reservation_fails = 252
L2_cache_bank[1]: Access = 78344, Miss = 3481, Miss_rate = 0.044, Pending_hits = 15, Reservation_fails = 416
L2_cache_bank[2]: Access = 77782, Miss = 3620, Miss_rate = 0.047, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 79032, Miss = 3661, Miss_rate = 0.046, Pending_hits = 14, Reservation_fails = 3
L2_cache_bank[4]: Access = 77619, Miss = 3469, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 47
L2_cache_bank[5]: Access = 78767, Miss = 3521, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 384
L2_cache_bank[6]: Access = 78295, Miss = 3565, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 78555, Miss = 3520, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 117329, Miss = 3356, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 561
L2_cache_bank[9]: Access = 79105, Miss = 3251, Miss_rate = 0.041, Pending_hits = 13, Reservation_fails = 496
L2_cache_bank[10]: Access = 78365, Miss = 3519, Miss_rate = 0.045, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 79015, Miss = 3509, Miss_rate = 0.044, Pending_hits = 17, Reservation_fails = 65
L2_total_cache_accesses = 979995
L2_total_cache_misses = 41819
L2_total_cache_miss_rate = 0.0427
L2_total_cache_pending_hits = 185
L2_total_cache_reservation_fails = 2333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1992
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3267529
icnt_total_pkts_simt_to_mem=1388700
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.3848
	minimum = 6
	maximum = 765
Network latency average = 40.4295
	minimum = 6
	maximum = 486
Slowest packet = 929090
Flit latency average = 27.6791
	minimum = 6
	maximum = 486
Slowest flit = 4487274
Fragmentation average = 0.10223
	minimum = 0
	maximum = 395
Injected packet rate average = 0.103959
	minimum = 0.0915972 (at node 10)
	maximum = 0.154514 (at node 23)
Accepted packet rate average = 0.103959
	minimum = 0.0915972 (at node 10)
	maximum = 0.154514 (at node 23)
Injected flit rate average = 0.258696
	minimum = 0.122982 (at node 10)
	maximum = 0.456168 (at node 23)
Accepted flit rate average= 0.258696
	minimum = 0.147705 (at node 25)
	maximum = 0.348197 (at node 3)
Injected packet length average = 2.48843
Accepted packet length average = 2.48843
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7484 (6 samples)
	minimum = 6 (6 samples)
	maximum = 344.833 (6 samples)
Network latency average = 23.5268 (6 samples)
	minimum = 6 (6 samples)
	maximum = 260.333 (6 samples)
Flit latency average = 18.1453 (6 samples)
	minimum = 6 (6 samples)
	maximum = 258.167 (6 samples)
Fragmentation average = 0.0396103 (6 samples)
	minimum = 0 (6 samples)
	maximum = 161.333 (6 samples)
Injected packet rate average = 0.0533623 (6 samples)
	minimum = 0.0403487 (6 samples)
	maximum = 0.108905 (6 samples)
Accepted packet rate average = 0.0533623 (6 samples)
	minimum = 0.0403487 (6 samples)
	maximum = 0.108905 (6 samples)
Injected flit rate average = 0.123794 (6 samples)
	minimum = 0.0578229 (6 samples)
	maximum = 0.241969 (6 samples)
Accepted flit rate average = 0.123794 (6 samples)
	minimum = 0.0755653 (6 samples)
	maximum = 0.215475 (6 samples)
Injected packet size average = 2.31987 (6 samples)
Accepted packet size average = 2.31987 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 44 sec (584 sec)
gpgpu_simulation_rate = 23233 (inst/sec)
gpgpu_simulation_rate = 1223 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,714591)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,714591)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,714591)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,714591)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,714591)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,714591)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,714591)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(43,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(14,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(73,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 715091  inst.: 13874158 (ipc=611.7) sim_rate=23716 (inst/sec) elapsed = 0:0:09:45 / Fri Mar  4 04:01:38 2016
GPGPU-Sim uArch: cycles simulated: 717091  inst.: 13909353 (ipc=136.4) sim_rate=23736 (inst/sec) elapsed = 0:0:09:46 / Fri Mar  4 04:01:39 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 718591  inst.: 13925323 (ipc=89.3) sim_rate=23722 (inst/sec) elapsed = 0:0:09:47 / Fri Mar  4 04:01:40 2016
GPGPU-Sim uArch: cycles simulated: 720091  inst.: 13941192 (ipc=67.8) sim_rate=23709 (inst/sec) elapsed = 0:0:09:48 / Fri Mar  4 04:01:41 2016
GPGPU-Sim uArch: cycles simulated: 721591  inst.: 13956991 (ipc=55.5) sim_rate=23696 (inst/sec) elapsed = 0:0:09:49 / Fri Mar  4 04:01:42 2016
GPGPU-Sim uArch: cycles simulated: 723091  inst.: 13973084 (ipc=47.6) sim_rate=23683 (inst/sec) elapsed = 0:0:09:50 / Fri Mar  4 04:01:43 2016
GPGPU-Sim uArch: cycles simulated: 724591  inst.: 13991889 (ipc=42.4) sim_rate=23674 (inst/sec) elapsed = 0:0:09:51 / Fri Mar  4 04:01:44 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(39,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 726591  inst.: 14015920 (ipc=37.3) sim_rate=23675 (inst/sec) elapsed = 0:0:09:52 / Fri Mar  4 04:01:45 2016
GPGPU-Sim uArch: cycles simulated: 728091  inst.: 14035567 (ipc=34.6) sim_rate=23668 (inst/sec) elapsed = 0:0:09:53 / Fri Mar  4 04:01:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14230,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14231,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14841,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14842,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14998,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14999,714591)
GPGPU-Sim uArch: cycles simulated: 729591  inst.: 14057828 (ipc=32.6) sim_rate=23666 (inst/sec) elapsed = 0:0:09:54 / Fri Mar  4 04:01:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15075,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15076,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15282,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15283,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15342,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15343,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15357,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15358,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16411,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16412,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16452,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16453,714591)
GPGPU-Sim uArch: cycles simulated: 731091  inst.: 14090346 (ipc=31.6) sim_rate=23681 (inst/sec) elapsed = 0:0:09:55 / Fri Mar  4 04:01:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16731,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16732,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16907,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16908,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16925,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16926,714591)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(99,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17150,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17151,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17522,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17523,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17680,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17681,714591)
GPGPU-Sim uArch: cycles simulated: 732591  inst.: 14122564 (ipc=30.8) sim_rate=23695 (inst/sec) elapsed = 0:0:09:56 / Fri Mar  4 04:01:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18588,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18589,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18594,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18595,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18600,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18601,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19231,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19232,714591)
GPGPU-Sim uArch: cycles simulated: 734091  inst.: 14148450 (ipc=29.8) sim_rate=23699 (inst/sec) elapsed = 0:0:09:57 / Fri Mar  4 04:01:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19512,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19513,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19531,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19532,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20820,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20821,714591)
GPGPU-Sim uArch: cycles simulated: 736091  inst.: 14184048 (ipc=28.6) sim_rate=23719 (inst/sec) elapsed = 0:0:09:58 / Fri Mar  4 04:01:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21561,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21562,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21763,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21764,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22030,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22031,714591)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(114,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 737591  inst.: 14213380 (ipc=28.0) sim_rate=23728 (inst/sec) elapsed = 0:0:09:59 / Fri Mar  4 04:01:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23432,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23433,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23830,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23831,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23967,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23968,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24245,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24246,714591)
GPGPU-Sim uArch: cycles simulated: 739091  inst.: 14243589 (ipc=27.6) sim_rate=23739 (inst/sec) elapsed = 0:0:10:00 / Fri Mar  4 04:01:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24637,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24638,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25545,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25546,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25660,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25661,714591)
GPGPU-Sim uArch: cycles simulated: 741091  inst.: 14289905 (ipc=27.2) sim_rate=23776 (inst/sec) elapsed = 0:0:10:01 / Fri Mar  4 04:01:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26592,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(26593,714591)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(121,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27036,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27037,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27094,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27095,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27135,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27136,714591)
GPGPU-Sim uArch: cycles simulated: 742591  inst.: 14332074 (ipc=27.3) sim_rate=23807 (inst/sec) elapsed = 0:0:10:02 / Fri Mar  4 04:01:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28134,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28135,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28241,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28242,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28307,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28308,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28471,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28472,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28613,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28614,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28628,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28629,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28673,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(28674,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28867,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28868,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28971,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28972,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29015,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29016,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29141,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29142,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29183,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29184,714591)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(131,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 744091  inst.: 14389571 (ipc=27.8) sim_rate=23863 (inst/sec) elapsed = 0:0:10:03 / Fri Mar  4 04:01:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29693,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29694,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29704,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29705,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29886,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29887,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30178,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30179,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30359,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30360,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30418,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30419,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30784,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30785,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30986,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30987,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31080,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(31081,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31109,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31110,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31315,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31316,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31343,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31344,714591)
GPGPU-Sim uArch: cycles simulated: 746091  inst.: 14461150 (ipc=28.3) sim_rate=23942 (inst/sec) elapsed = 0:0:10:04 / Fri Mar  4 04:01:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31657,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31658,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31754,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31755,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31755,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31756,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31827,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31828,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31949,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31950,714591)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(152,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (32119,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(32120,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32167,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32168,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32193,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32194,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32467,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32468,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32510,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32511,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32670,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32671,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32747,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32748,714591)
GPGPU-Sim uArch: cycles simulated: 747591  inst.: 14523404 (ipc=28.9) sim_rate=24005 (inst/sec) elapsed = 0:0:10:05 / Fri Mar  4 04:01:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33055,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33056,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (33057,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(33058,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33092,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33093,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33103,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33104,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33146,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33147,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33156,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33157,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33187,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33188,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33218,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33219,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33506,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33507,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33521,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33522,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33622,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33623,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33698,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33699,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33800,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33801,714591)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(174,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34140,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34141,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34164,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34165,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34168,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34169,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34230,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34231,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34348,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34349,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34432,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34433,714591)
GPGPU-Sim uArch: cycles simulated: 749091  inst.: 14606497 (ipc=30.1) sim_rate=24103 (inst/sec) elapsed = 0:0:10:06 / Fri Mar  4 04:01:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34572,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34573,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34649,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34650,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34720,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34721,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34872,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34873,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34953,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34954,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34960,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34961,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35046,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35047,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35096,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35097,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35109,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35110,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35133,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35134,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35177,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35178,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35209,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35210,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35264,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35265,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35282,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35283,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35310,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35311,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35324,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35325,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35351,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35352,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35383,714591), 5 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(123,0,0) tid=(100,0,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35384,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35389,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35390,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35461,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35462,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35495,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35496,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35515,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35516,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35542,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35543,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (35553,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(35554,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35574,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35575,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35637,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35638,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35776,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35777,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35983,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35984,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35999,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36000,714591)
GPGPU-Sim uArch: cycles simulated: 750591  inst.: 14721780 (ipc=32.0) sim_rate=24253 (inst/sec) elapsed = 0:0:10:07 / Fri Mar  4 04:02:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36148,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36149,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36207,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36208,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36227,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36228,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36253,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36254,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36472,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36473,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36575,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36576,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36619,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36620,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36624,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36625,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36676,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36677,714591)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(217,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36887,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(36888,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36963,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36964,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37059,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37060,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37117,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37118,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37179,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37180,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37189,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37190,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37258,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37259,714591)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37261,714591), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37262,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37283,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37284,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37340,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37341,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37385,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37386,714591)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37454,714591), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37455,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37490,714591), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37491,714591)
GPGPU-Sim uArch: cycles simulated: 752091  inst.: 14818769 (ipc=33.3) sim_rate=24372 (inst/sec) elapsed = 0:0:10:08 / Fri Mar  4 04:02:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37552,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37553,714591)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37688,714591), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37689,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37771,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37772,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37832,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37833,714591)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37944,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37945,714591)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37986,714591), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37987,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38002,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38003,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38006,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38007,714591)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(238,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38131,714591), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38132,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38160,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38161,714591)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38223,714591), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38224,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38241,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38242,714591)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38280,714591), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38281,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38298,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38299,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38339,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38340,714591)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38366,714591), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38367,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38370,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38371,714591)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (38401,714591), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(38402,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38418,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38419,714591)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38420,714591), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38421,714591)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38475,714591), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38476,714591)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38476,714591), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38477,714591)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38516,714591), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38517,714591)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38522,714591), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38523,714591)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38564,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38571,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38646,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38649,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38679,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38702,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38702,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38711,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38719,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38749,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38756,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38758,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38782,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38782,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38818,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38850,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38863,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38898,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38905,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38911,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38920,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38965,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38966,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38970,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38973,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38988,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38996,714591), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 753591  inst.: 14937910 (ipc=35.1) sim_rate=24528 (inst/sec) elapsed = 0:0:10:09 / Fri Mar  4 04:02:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39040,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39050,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39086,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39120,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39122,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39125,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39135,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39144,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39156,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39212,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39239,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39255,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39293,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39318,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39329,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39330,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39348,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39368,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39395,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39404,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39422,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39427,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39456,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39474,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39531,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39546,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39618,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39646,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39695,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39706,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39762,714591), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39823,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39834,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39867,714591), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39868,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39876,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39951,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39976,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39987,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40024,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40069,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40090,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40117,714591), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40124,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40167,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40210,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40293,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40300,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40305,714591), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40315,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40329,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40385,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40498,714591), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40521,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40592,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40595,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40601,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40664,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40789,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40876,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41066,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41316,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41562,714591), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41563
gpu_sim_insn = 1379882
gpu_ipc =      33.1998
gpu_tot_sim_cycle = 756154
gpu_tot_sim_insn = 14948183
gpu_tot_ipc =      19.7687
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1917439
gpu_stall_icnt2sh    = 4766634
gpu_total_sim_rate=24545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898206
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81263, Miss = 67674, Miss_rate = 0.833, Pending_hits = 4663, Reservation_fails = 589162
	L1D_cache_core[1]: Access = 83024, Miss = 68962, Miss_rate = 0.831, Pending_hits = 4720, Reservation_fails = 603062
	L1D_cache_core[2]: Access = 80950, Miss = 67799, Miss_rate = 0.838, Pending_hits = 4592, Reservation_fails = 597811
	L1D_cache_core[3]: Access = 82649, Miss = 68959, Miss_rate = 0.834, Pending_hits = 4643, Reservation_fails = 603994
	L1D_cache_core[4]: Access = 84375, Miss = 70664, Miss_rate = 0.837, Pending_hits = 4802, Reservation_fails = 605733
	L1D_cache_core[5]: Access = 82409, Miss = 68947, Miss_rate = 0.837, Pending_hits = 4725, Reservation_fails = 603697
	L1D_cache_core[6]: Access = 82990, Miss = 69426, Miss_rate = 0.837, Pending_hits = 4784, Reservation_fails = 610927
	L1D_cache_core[7]: Access = 82150, Miss = 68525, Miss_rate = 0.834, Pending_hits = 4566, Reservation_fails = 606466
	L1D_cache_core[8]: Access = 81420, Miss = 68130, Miss_rate = 0.837, Pending_hits = 4689, Reservation_fails = 596465
	L1D_cache_core[9]: Access = 84091, Miss = 70542, Miss_rate = 0.839, Pending_hits = 4743, Reservation_fails = 608402
	L1D_cache_core[10]: Access = 81583, Miss = 67921, Miss_rate = 0.833, Pending_hits = 4575, Reservation_fails = 602689
	L1D_cache_core[11]: Access = 80986, Miss = 67210, Miss_rate = 0.830, Pending_hits = 4561, Reservation_fails = 592726
	L1D_cache_core[12]: Access = 82047, Miss = 68695, Miss_rate = 0.837, Pending_hits = 4656, Reservation_fails = 604494
	L1D_cache_core[13]: Access = 78521, Miss = 65247, Miss_rate = 0.831, Pending_hits = 4497, Reservation_fails = 582520
	L1D_cache_core[14]: Access = 80943, Miss = 67703, Miss_rate = 0.836, Pending_hits = 4616, Reservation_fails = 595915
	L1D_total_cache_accesses = 1229401
	L1D_total_cache_misses = 1026404
	L1D_total_cache_miss_rate = 0.8349
	L1D_total_cache_pending_hits = 69832
	L1D_total_cache_reservation_fails = 9004063
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127186
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6568218
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126706
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2435845
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897210
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2386, 2921, 2205, 1938, 2820, 2412, 2087, 2057, 2805, 2665, 2554, 2912, 2642, 2197, 2825, 2450, 2322, 2397, 2254, 2534, 2109, 2129, 2288, 2468, 2634, 2358, 2375, 2427, 2023, 2263, 2524, 2234, 2690, 2100, 2679, 2113, 2328, 2708, 2793, 2195, 2010, 1869, 1829, 1391, 1914, 1613, 1904, 1732, 
gpgpu_n_tot_thrd_icount = 52724032
gpgpu_n_tot_w_icount = 1647626
gpgpu_n_stall_shd_mem = 9842225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 616961
gpgpu_n_mem_write_global = 412691
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1963117
gpgpu_n_store_insn = 678339
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483700
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9839068
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16337343	W0_Idle:815509	W0_Scoreboard:3081184	W1:417636	W2:191393	W3:123901	W4:89991	W5:70468	W6:59999	W7:52186	W8:47632	W9:43453	W10:37514	W11:35624	W12:31765	W13:28061	W14:22936	W15:20598	W16:18131	W17:14376	W18:13641	W19:13341	W20:12187	W21:12828	W22:13228	W23:13554	W24:13604	W25:11415	W26:9404	W27:6963	W28:4282	W29:1764	W30:495	W31:164	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4935688 {8:616961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16526872 {40:412438,72:79,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83906696 {136:616961,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3301528 {8:412691,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 401 
maxdqlatency = 0 
maxmflatency = 1180 
averagemflatency = 396 
max_icnt2mem_latency = 913 
max_icnt2sh_latency = 753637 
mrq_lat_table:45769 	3851 	1210 	3958 	5532 	1491 	704 	287 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131251 	709446 	188913 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82851 	30167 	78674 	325901 	242822 	265336 	3976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35836 	292605 	270791 	17628 	116 	0 	0 	2 	9 	38 	935 	9294 	18414 	44338 	100217 	169133 	70311 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	1418 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        28        25        24        32        30        32        32        45        35        30        27        35        37        32        34 
dram[1]:        24        30        49        42        29        27        30        28        23        30        22        30        32        32        48        34 
dram[2]:        23        31        46        32        23        27        32        38        28        32        30        24        32        35        45        60 
dram[3]:        25        22        50        44        34        25        28        28        26        19        24        22        32        34        38        33 
dram[4]:        32        31        29        38        33        33        32        32        30        28        27        23        35        36        33        34 
dram[5]:        33        27        47        43        20        22        26        26        23        23        22        27        32        32        32        34 
maximum service time to same row:
dram[0]:     62362     52122     66265     42033     55571     63907     36635     41519     69509     58891     58554     42106     67406     68506     92272     75353 
dram[1]:     51105     62552     57981     61563    106403    120672     40000     46838     60174     92448     58218     78408     70622    104810     70027     96119 
dram[2]:     46582     52001     56460     45822     40322     51750     47400     37519     56147     59429     83825     83576     88927     91931    133559    141771 
dram[3]:     41270     31669     63823     61964     54627     51126     38700     45587     44089     36729     43713     46070     72573     82730     64955     67955 
dram[4]:     61498     48997     75082     92529     76408     85267     60265     50778     58213     47859     63465     66563    128642     78289     73384     95593 
dram[5]:     73409     55742     96444     93950    115758     57532     40172     47981     62153     59400     57794     49387     74156    103273    139628    136622 
average row accesses per activate:
dram[0]:  3.261084  3.101695  2.876494  3.280851  4.244755  4.304636  3.452174  3.599078  4.315790  4.729560  3.405406  3.194030  5.370370  4.103448  8.571428  5.800000 
dram[1]:  3.621359  4.130208  3.757282  3.666667  3.302752  2.975104  3.247967  3.166667  3.633333  3.153226  3.359813  2.930736  4.289474  4.234783  6.430555  6.652174 
dram[2]:  3.233480  3.372093  3.844086  3.994565  3.474286  4.000000  3.763819  4.640244  3.814070  3.535211  3.030837  2.797571  4.566038  4.744898  7.500000  6.514706 
dram[3]:  3.099174  3.227848  3.875622  3.808081  4.183673  3.864407  3.726415  3.591346  3.345992  3.336170  2.787148  2.692308  3.875000  4.447619  5.373494  5.451220 
dram[4]:  4.187500  4.333333  3.666667  3.608466  4.129032  4.304636  3.659794  4.012423  4.327683  4.190217  3.272251  3.622642  4.289474  5.077778  7.690909  9.658537 
dram[5]:  3.575472  3.136000  3.057692  3.072000  3.424242  3.447917  4.807947  3.952631  3.306123  3.209677  2.916667  3.309278  4.537037  4.265487  7.016949  8.192307 
average row locality = 62848/16795 = 3.742066
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       482       520       524       542       484       503       601       596       554       562       512       515       415       439       420       433 
dram[1]:       519       544       526       541       539       557       608       620       577       582       545       538       450       455       462       455 
dram[2]:       526       517       509       510       467       503       577       580       567       574       547       561       460       440       432       438 
dram[3]:       530       533       542       523       472       516       584       574       589       596       560       537       458       439       446       444 
dram[4]:       486       500       508       497       497       497       546       516       577       577       516       478       454       425       421       396 
dram[5]:       533       548       565       544       511       510       561       568       598       582       510       524       449       445       411       425 
total reads: 49346
bank skew: 620/396 = 1.57
chip skew: 8518/7891 = 1.08
number of total write accesses:
dram[0]:       180       212       198       229       123       147       193       185       184       190       118       127        20        37         0         2 
dram[1]:       227       249       248       240       181       160       191       178       186       200       174       139        39        32         1         4 
dram[2]:       208       208       206       225       141       145       172       181       192       179       141       130        24        25         3         5 
dram[3]:       220       232       237       231       143       168       206       173       204       188       134       163        38        28         0         3 
dram[4]:       184       202       207       185       143       153       164       130       189       194       109        98        35        32         2         0 
dram[5]:       225       236       230       224       167       152       165       183       212       214       120       118        41        37         3         1 
total reads: 13502
min_bank_accesses = 0!
chip skew: 2449/2027 = 1.21
average mf latency per bank:
dram[0]:       3047      2787      3112      2980      3716      3616      3026      3025      2948      2996      6689      6599     14895     13849     21375     21024
dram[1]:       2762      2652      2994      3011      3360      3399      3141      3189      3062      2989      5758      6590     13441     14049     20442     20544
dram[2]:       2807      2841      3104      3098      3857      3714      3239      3246      3003      3199      5967      6597     13386     15039     20483     21612
dram[3]:       2781      2636      2852      3037      3719      3451      3064      3296      2886      2887      6062      6065     13047     14480     20457     20898
dram[4]:       3936      2915      4095      3267      4901      3663      4465      3685      3864      2867     41229      7584     17924     14980     28859     23172
dram[5]:       2697      2698      2811      3009      3338      3564      3123      3172      2676      2856      6746      6785     12906     14119     21204     21780
maximum mf latency per bank:
dram[0]:        840       855       849       949       977       902       883       939       988       852       889       944       887      1031       930      1021
dram[1]:        960       953       974       925      1042       902       954       890       918       857       951      1067       956       963       961      1000
dram[2]:        897       925       983       919      1063       935       896       998       942       987       899       958       939       957       926       925
dram[3]:        997       961       971       966       859      1037       882       931      1029      1014       884      1007       931      1023      1161       983
dram[4]:       1110       875      1059       987      1138       943      1005       980      1069      1014      1170       838      1056       874      1180       981
dram[5]:        883       889       902       905       887      1001       939      1013       969       970       929       956       990       972       921       987

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=973361 n_act=2703 n_pre=2687 n_req=10247 n_rd=16204 n_write=3163 bw_util=0.1552
n_activity=187923 dram_eff=0.8245
bk0: 964a 987020i bk1: 1040a 984597i bk2: 1048a 985436i bk3: 1084a 984005i bk4: 968a 988750i bk5: 1006a 988330i bk6: 1202a 984784i bk7: 1192a 984070i bk8: 1108a 986572i bk9: 1124a 986432i bk10: 1024a 986844i bk11: 1030a 986613i bk12: 830a 991768i bk13: 878a 990737i bk14: 840a 993738i bk15: 866a 993114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0914401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=971411 n_act=3047 n_pre=3031 n_req=10967 n_rd=17036 n_write=3593 bw_util=0.1653
n_activity=204037 dram_eff=0.8088
bk0: 1038a 986120i bk1: 1088a 985672i bk2: 1052a 985082i bk3: 1082a 985486i bk4: 1078a 986567i bk5: 1114a 986342i bk6: 1216a 984490i bk7: 1240a 984053i bk8: 1154a 985737i bk9: 1164a 984492i bk10: 1090a 985823i bk11: 1076a 986262i bk12: 900a 991333i bk13: 910a 991421i bk14: 924a 993253i bk15: 910a 993732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.058469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=973056 n_act=2728 n_pre=2712 n_req=10393 n_rd=16416 n_write=3206 bw_util=0.1573
n_activity=188485 dram_eff=0.8328
bk0: 1052a 986234i bk1: 1034a 985861i bk2: 1018a 985702i bk3: 1020a 985596i bk4: 934a 988270i bk5: 1006a 987591i bk6: 1154a 984885i bk7: 1160a 985437i bk8: 1134a 985537i bk9: 1148a 985508i bk10: 1094a 985952i bk11: 1122a 985180i bk12: 920a 990681i bk13: 880a 990956i bk14: 864a 993908i bk15: 876a 993555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0923388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=971976 n_act=3001 n_pre=2985 n_req=10711 n_rd=16686 n_write=3470 bw_util=0.1616
n_activity=199883 dram_eff=0.8067
bk0: 1060a 984889i bk1: 1066a 983969i bk2: 1084a 985398i bk3: 1046a 985301i bk4: 944a 988777i bk5: 1032a 987421i bk6: 1168a 985459i bk7: 1148a 985703i bk8: 1178a 984564i bk9: 1192a 984817i bk10: 1120a 985964i bk11: 1074a 984978i bk12: 916a 990848i bk13: 878a 991560i bk14: 892a 993025i bk15: 888a 993252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0621259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=974597 n_act=2378 n_pre=2362 n_req=9918 n_rd=15782 n_write=2999 bw_util=0.1505
n_activity=181362 dram_eff=0.8284
bk0: 972a 986686i bk1: 1000a 986131i bk2: 1016a 986078i bk3: 994a 986861i bk4: 994a 987861i bk5: 994a 987515i bk6: 1092a 985349i bk7: 1032a 986692i bk8: 1154a 985995i bk9: 1154a 985444i bk10: 1032a 987573i bk11: 956a 988380i bk12: 908a 990901i bk13: 850a 991286i bk14: 842a 993548i bk15: 792a 994128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0969725
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998118 n_nop=972274 n_act=2938 n_pre=2922 n_req=10612 n_rd=16568 n_write=3416 bw_util=0.1602
n_activity=195832 dram_eff=0.8164
bk0: 1066a 985888i bk1: 1096a 983699i bk2: 1130a 983897i bk3: 1088a 983659i bk4: 1022a 986859i bk5: 1020a 986835i bk6: 1122a 986416i bk7: 1136a 985820i bk8: 1196a 983971i bk9: 1164a 983126i bk10: 1020a 986612i bk11: 1048a 987974i bk12: 898a 991160i bk13: 890a 991326i bk14: 822a 993423i bk15: 850a 993983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0782723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81903, Miss = 3992, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 383
L2_cache_bank[1]: Access = 82355, Miss = 4110, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 718
L2_cache_bank[2]: Access = 81922, Miss = 4226, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 83095, Miss = 4292, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 3
L2_cache_bank[4]: Access = 81699, Miss = 4085, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 205
L2_cache_bank[5]: Access = 82813, Miss = 4123, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 440
L2_cache_bank[6]: Access = 82414, Miss = 4181, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 82733, Miss = 4162, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 121978, Miss = 4005, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 683
L2_cache_bank[9]: Access = 83255, Miss = 3886, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 716
L2_cache_bank[10]: Access = 82427, Miss = 4138, Miss_rate = 0.050, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 83133, Miss = 4146, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 65
L2_total_cache_accesses = 1029727
L2_total_cache_misses = 49346
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 187
L2_total_cache_reservation_fails = 3322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 574600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2981
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3497841
icnt_total_pkts_simt_to_mem=1443019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.5936
	minimum = 6
	maximum = 589
Network latency average = 32.2821
	minimum = 6
	maximum = 521
Slowest packet = 1987513
Flit latency average = 20.6964
	minimum = 6
	maximum = 521
Slowest flit = 4732550
Fragmentation average = 0.0273466
	minimum = 0
	maximum = 498
Injected packet rate average = 0.088633
	minimum = 0.07716 (at node 0)
	maximum = 0.111854 (at node 23)
Accepted packet rate average = 0.088633
	minimum = 0.07716 (at node 0)
	maximum = 0.111854 (at node 23)
Injected flit rate average = 0.253636
	minimum = 0.0843058 (at node 7)
	maximum = 0.48151 (at node 23)
Accepted flit rate average= 0.253636
	minimum = 0.105238 (at node 16)
	maximum = 0.385343 (at node 10)
Injected packet length average = 2.86165
Accepted packet length average = 2.86165
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1548 (7 samples)
	minimum = 6 (7 samples)
	maximum = 379.714 (7 samples)
Network latency average = 24.7776 (7 samples)
	minimum = 6 (7 samples)
	maximum = 297.571 (7 samples)
Flit latency average = 18.5097 (7 samples)
	minimum = 6 (7 samples)
	maximum = 295.714 (7 samples)
Fragmentation average = 0.0378583 (7 samples)
	minimum = 0 (7 samples)
	maximum = 209.429 (7 samples)
Injected packet rate average = 0.058401 (7 samples)
	minimum = 0.0456074 (7 samples)
	maximum = 0.109326 (7 samples)
Accepted packet rate average = 0.058401 (7 samples)
	minimum = 0.0456074 (7 samples)
	maximum = 0.109326 (7 samples)
Injected flit rate average = 0.142343 (7 samples)
	minimum = 0.0616061 (7 samples)
	maximum = 0.276189 (7 samples)
Accepted flit rate average = 0.142343 (7 samples)
	minimum = 0.0798043 (7 samples)
	maximum = 0.239741 (7 samples)
Injected packet size average = 2.43734 (7 samples)
Accepted packet size average = 2.43734 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 24545 (inst/sec)
gpgpu_simulation_rate = 1241 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,756154)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,756154)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,756154)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,756154)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,756154)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,756154)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,756154)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(17,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(53,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (489,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(490,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (494,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(495,756154)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(13,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 756654  inst.: 15218342 (ipc=540.3) sim_rate=24948 (inst/sec) elapsed = 0:0:10:10 / Fri Mar  4 04:02:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (509,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (509,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(510,756154)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(510,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (511,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(512,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (519,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(520,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (524,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (524,756154), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(525,756154)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(525,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (527,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(528,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (529,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(530,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (536,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(537,756154)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (538,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(539,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (541,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(542,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (545,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(546,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (547,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(548,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (548,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(549,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (552,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(553,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (561,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(562,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (564,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(565,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (566,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(567,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (572,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (572,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(573,756154)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(573,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (578,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (578,756154), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(579,756154)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(580,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (586,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (586,756154), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(587,756154)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(587,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (590,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(591,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (591,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(592,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (595,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(596,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (597,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(598,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (598,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (598,756154), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(599,756154)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(600,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (608,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(609,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (611,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(612,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (623,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(624,756154)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(113,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (773,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(774,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (801,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(802,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (812,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(813,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (813,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(814,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (824,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(825,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (830,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(831,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (831,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(832,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (836,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(837,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (847,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(848,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (848,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(849,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (864,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(865,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (870,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(871,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (878,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(879,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (879,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(880,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (911,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (911,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(912,756154)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(912,756154)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(135,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (931,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(932,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (933,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(934,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (949,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(950,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (961,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (961,756154), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(962,756154)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(963,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (972,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(973,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (976,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(977,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (990,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(991,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1004,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1005,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1017,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1018,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1036,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1037,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1043,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1044,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1066,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1067,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1075,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1076,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1080,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1080,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1081,756154)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1081,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1094,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1095,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1108,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1109,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1109,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1110,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1120,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1121,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1124,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1125,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1132,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1133,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1166,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1167,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1172,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1173,756154)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(159,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1197,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1198,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1202,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1203,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1203,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1204,756154)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1233,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1234,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1238,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1239,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1240,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1241,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1242,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1243,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1253,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1254,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1255,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1256,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1257,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1258,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1258,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1259,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1272,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1273,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1279,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1280,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1289,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1290,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1296,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1297,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1300,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1301,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1303,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1304,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1333,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1334,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1337,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1338,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1342,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1343,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1357,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1358,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1362,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1363,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1368,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1369,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1369,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1370,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1371,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1372,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1374,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1375,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1386,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1387,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1392,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1393,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1398,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1399,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1402,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1403,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1415,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1416,756154)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(193,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1433,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1434,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1443,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1444,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1446,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1447,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1457,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1458,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1475,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1476,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1478,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1479,756154)
GPGPU-Sim uArch: cycles simulated: 757654  inst.: 15633322 (ipc=456.8) sim_rate=25586 (inst/sec) elapsed = 0:0:10:11 / Fri Mar  4 04:02:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1502,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1503,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1504,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1505,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1505,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1505,756154), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1506,756154)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1507,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1507,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1508,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1516,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1517,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1528,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1529,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1541,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1542,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1551,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1552,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1552,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1553,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1553,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1554,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1563,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1564,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1576,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1577,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1579,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1580,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1594,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1595,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1595,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1596,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1619,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1619,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1619,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1620,756154)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1620,756154)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1620,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1623,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1624,756154)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(205,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1646,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1647,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1655,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1656,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1659,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1660,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1666,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1666,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1667,756154)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1667,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1669,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1670,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1673,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1674,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1676,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1677,756154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1687,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1688,756154)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1691,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1692,756154)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1695,756154), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1696,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1704,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1705,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1711,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1712,756154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1715,756154), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1716,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1745,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1745,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1746,756154)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1746,756154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1752,756154), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1753,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1760,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1761,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1762,756154), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1763,756154)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1766,756154), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1767,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1769,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1770,756154)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1770,756154), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1771,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1775,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1776,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1778,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1779,756154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1783,756154), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1784,756154)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1786,756154), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1787,756154)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1809,756154), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1810,756154)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(237,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1817,756154), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1818,756154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1818,756154), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1819,756154)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1824,756154), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1825,756154)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1830,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1830,756154), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1831,756154)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1831,756154)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1843,756154), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1844,756154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1844,756154), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1845,756154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1845,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1850,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1858,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1860,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1870,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1884,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1889,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1896,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1911,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1912,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1917,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1918,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1919,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1926,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1927,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1931,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1931,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1941,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1941,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1947,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1951,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1951,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1967,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1972,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1976,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1982,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1989,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1990,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1997,756154), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 758154  inst.: 15854135 (ipc=453.0) sim_rate=25905 (inst/sec) elapsed = 0:0:10:12 / Fri Mar  4 04:02:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2005,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2014,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2015,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2020,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2020,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2021,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2022,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2025,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2025,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2031,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2036,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2037,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2046,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2057,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2062,756154), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2062,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2067,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2068,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2069,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2070,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2075,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2080,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2082,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2090,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2091,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2110,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2112,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2113,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2116,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2129,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2139,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2155,756154), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2186,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2216,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2232,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2293,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2407,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2413,756154), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2436,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2439,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2469,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2501,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2522,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2600,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2625,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2648,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2768,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2779,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2821,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2822,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2847,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2855,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2922,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2924,756154), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2950,756154), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2950,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3027,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3326,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3328,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3438,756154), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3439
gpu_sim_insn = 926054
gpu_ipc =     269.2800
gpu_tot_sim_cycle = 759593
gpu_tot_sim_insn = 15874237
gpu_tot_ipc =      20.8983
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1917439
gpu_stall_icnt2sh    = 4767171
gpu_total_sim_rate=25938

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920958
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81481, Miss = 67753, Miss_rate = 0.832, Pending_hits = 4771, Reservation_fails = 589162
	L1D_cache_core[1]: Access = 83268, Miss = 69049, Miss_rate = 0.829, Pending_hits = 4840, Reservation_fails = 603062
	L1D_cache_core[2]: Access = 81162, Miss = 67872, Miss_rate = 0.836, Pending_hits = 4706, Reservation_fails = 597811
	L1D_cache_core[3]: Access = 82891, Miss = 69053, Miss_rate = 0.833, Pending_hits = 4733, Reservation_fails = 603994
	L1D_cache_core[4]: Access = 84593, Miss = 70740, Miss_rate = 0.836, Pending_hits = 4910, Reservation_fails = 605733
	L1D_cache_core[5]: Access = 82643, Miss = 69031, Miss_rate = 0.835, Pending_hits = 4833, Reservation_fails = 603697
	L1D_cache_core[6]: Access = 83178, Miss = 69491, Miss_rate = 0.835, Pending_hits = 4880, Reservation_fails = 610927
	L1D_cache_core[7]: Access = 82430, Miss = 68643, Miss_rate = 0.833, Pending_hits = 4665, Reservation_fails = 606466
	L1D_cache_core[8]: Access = 81714, Miss = 68239, Miss_rate = 0.835, Pending_hits = 4809, Reservation_fails = 596465
	L1D_cache_core[9]: Access = 84357, Miss = 70638, Miss_rate = 0.837, Pending_hits = 4863, Reservation_fails = 608402
	L1D_cache_core[10]: Access = 81805, Miss = 67998, Miss_rate = 0.831, Pending_hits = 4677, Reservation_fails = 602689
	L1D_cache_core[11]: Access = 81234, Miss = 67309, Miss_rate = 0.829, Pending_hits = 4633, Reservation_fails = 592726
	L1D_cache_core[12]: Access = 82303, Miss = 68782, Miss_rate = 0.836, Pending_hits = 4794, Reservation_fails = 604494
	L1D_cache_core[13]: Access = 78858, Miss = 65391, Miss_rate = 0.829, Pending_hits = 4583, Reservation_fails = 582520
	L1D_cache_core[14]: Access = 81154, Miss = 67800, Miss_rate = 0.835, Pending_hits = 4671, Reservation_fails = 595915
	L1D_total_cache_accesses = 1233071
	L1D_total_cache_misses = 1027789
	L1D_total_cache_miss_rate = 0.8335
	L1D_total_cache_pending_hits = 71368
	L1D_total_cache_reservation_fails = 9004063
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131600
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6568218
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131120
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2435845
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919962
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2431, 2966, 2250, 2068, 2865, 2457, 2132, 2102, 2895, 2755, 2644, 3002, 2732, 2287, 2915, 2540, 2337, 2412, 2269, 2549, 2124, 2144, 2303, 2557, 2724, 2448, 2465, 2517, 2113, 2353, 2614, 2324, 2735, 2115, 2694, 2169, 2343, 2723, 2882, 2210, 2025, 1969, 1844, 1406, 1929, 1628, 1919, 1747, 
gpgpu_n_tot_thrd_icount = 53946112
gpgpu_n_tot_w_icount = 1685816
gpgpu_n_stall_shd_mem = 9842431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618230
gpgpu_n_mem_write_global = 412903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2030093
gpgpu_n_store_insn = 678591
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615150
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9839274
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16338184	W0_Idle:821065	W0_Scoreboard:3119647	W1:423996	W2:192207	W3:124145	W4:90043	W5:70468	W6:59999	W7:52186	W8:47632	W9:43453	W10:37514	W11:35624	W12:31765	W13:28061	W14:22936	W15:20598	W16:18131	W17:14376	W18:13641	W19:13341	W20:12187	W21:12828	W22:13228	W23:13554	W24:13604	W25:11415	W26:9404	W27:6963	W28:4282	W29:1764	W30:495	W31:164	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4945840 {8:618230,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16535352 {40:412650,72:79,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84079280 {136:618230,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303224 {8:412903,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 401 
maxdqlatency = 0 
maxmflatency = 1180 
averagemflatency = 396 
max_icnt2mem_latency = 913 
max_icnt2sh_latency = 758308 
mrq_lat_table:45875 	3858 	1216 	3972 	5560 	1523 	707 	287 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132550 	709628 	188913 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84329 	30170 	78674 	325901 	242822 	265336 	3976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36641 	293053 	270807 	17628 	116 	0 	0 	2 	9 	38 	935 	9294 	18414 	44338 	100217 	169133 	70523 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1418 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        28        25        24        32        30        32        32        45        35        30        27        35        37        32        34 
dram[1]:        24        30        49        42        29        27        30        28        23        30        22        30        32        32        48        34 
dram[2]:        23        31        46        32        23        27        32        38        28        32        30        24        32        35        45        60 
dram[3]:        25        22        50        44        34        25        28        28        26        19        24        22        32        34        38        33 
dram[4]:        32        31        29        38        33        33        32        32        30        28        27        23        35        36        33        34 
dram[5]:        33        27        47        43        20        22        26        26        23        23        22        27        32        32        32        34 
maximum service time to same row:
dram[0]:     62362     52122     66265     42033     55571     63907     36635     41519     69509     58891     58554     42106     67406     68506     92272     75353 
dram[1]:     51105     62552     57981     61563    106403    120672     40000     46838     60174     92448     58218     78408     70622    104810     70027     96119 
dram[2]:     46582     52001     56460     45822     40322     51750     47400     37519     56147     59429     83825     83576     88927     91931    133559    141771 
dram[3]:     41270     31669     63823     61964     54627     51126     38700     45587     44089     36729     43713     46070     72573     82730     64955     67955 
dram[4]:     61498     48997     75082     92529     76408     85267     60265     50778     58213     47859     63465     66563    128642     78289     73384     95593 
dram[5]:     73409     55742     96444     93950    115758     57532     40172     47981     62153     59400     57794     49387     74156    103273    139628    136622 
average row accesses per activate:
dram[0]:  3.261084  3.101695  2.876494  3.279661  4.244755  4.282895  3.441558  3.575342  4.315790  4.729560  3.451613  3.226601  5.370370  4.076923  8.571428  5.750000 
dram[1]:  3.621359  4.130208  3.757282  3.654206  3.302752  2.975104  3.247967  3.158103  3.620853  3.156626  3.375000  2.952991  4.289474  4.206897  6.430555  6.652174 
dram[2]:  3.223684  3.372093  3.828877  3.994565  3.474286  4.000000  3.750000  4.596385  3.805000  3.535211  3.043668  2.826613  4.532710  4.670000  7.500000  6.434783 
dram[3]:  3.099174  3.227848  3.847291  3.793970  4.162162  3.848315  3.726415  3.578947  3.336134  3.326271  2.805556  2.703422  3.875000  4.415094  5.321429  5.397590 
dram[4]:  4.187500  4.312883  3.644670  3.594737  4.129032  4.304636  3.659794  4.012423  4.301676  4.190217  3.288660  3.664596  4.260870  5.032967  7.690909  9.658537 
dram[5]:  3.575472  3.136000  3.057692  3.063745  3.424242  3.447917  4.782895  3.937173  3.296748  3.209677  2.944700  3.348718  4.537037  4.265487  7.016949  8.075472 
average row locality = 63044/16865 = 3.738156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       482       520       524       542       484       504       602       598       554       562       524       528       415       440       420       435 
dram[1]:       519       544       526       541       539       557       608       621       578       586       555       551       450       456       462       455 
dram[2]:       526       517       509       510       467       503       578       582       569       574       556       571       461       442       432       439 
dram[3]:       530       533       543       523       473       517       584       575       590       597       572       548       458       440       447       445 
dram[4]:       486       501       509       497       497       497       546       516       581       577       529       492       455       426       421       396 
dram[5]:       533       548       565       544       511       510       562       569       599       582       519       535       449       445       411       427 
total reads: 49528
bank skew: 621/396 = 1.57
chip skew: 8548/7926 = 1.08
number of total write accesses:
dram[0]:       180       212       198       232       123       147       193       185       184       190       118       127        20        37         0         2 
dram[1]:       227       249       248       241       181       160       191       178       186       200       174       140        39        32         1         4 
dram[2]:       209       208       207       225       141       145       172       181       192       179       141       130        24        25         3         5 
dram[3]:       220       232       238       232       143       168       206       173       204       188       135       163        38        28         0         3 
dram[4]:       184       202       209       186       143       153       164       130       189       194       109        98        35        32         2         0 
dram[5]:       225       236       230       225       167       152       165       183       212       214       120       118        41        37         3         1 
total reads: 13516
min_bank_accesses = 0!
chip skew: 2451/2030 = 1.21
average mf latency per bank:
dram[0]:       3048      2788      3113      2968      3716      3612      3023      3019      2949      2996      6574      6480     14909     13837     21391     20937
dram[1]:       2762      2652      2994      3007      3360      3400      3141      3186      3060      2975      5687      6467     13454     14034     20456     20551
dram[2]:       2803      2841      3100      3099      3857      3714      3235      3238      2995      3199      5898      6513     13373     14994     20493     21575
dram[3]:       2781      2636      2845      3033      3713      3447      3064      3293      2884      2884      5960      5980     13063     14461     20423     20861
dram[4]:       3936      2912      4079      3262      4901      3664      4465      3685      3846      2867     40400      7418     17902     14963     28870     23185
dram[5]:       2698      2699      2812      3005      3338      3564      3119      3168      2674      2857      6661      6682     12918     14133     21213     21692
maximum mf latency per bank:
dram[0]:        840       855       849       949       977       902       883       939       988       852       889       944       887      1031       930      1021
dram[1]:        960       953       974       925      1042       902       954       890       918       857       951      1067       956       963       961      1000
dram[2]:        897       925       983       919      1063       935       896       998       942       987       899       958       939       957       926       925
dram[3]:        997       961       971       966       859      1037       882       931      1029      1014       884      1007       931      1023      1161       983
dram[4]:       1110       875      1059       987      1138       943      1005       980      1069      1014      1170       838      1056       874      1180       981
dram[5]:        883       889       902       905       887      1001       939      1013       969       970       929       956       990       972       921       987

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=977810 n_act=2713 n_pre=2697 n_req=10282 n_rd=16268 n_write=3169 bw_util=0.1551
n_activity=188536 dram_eff=0.8248
bk0: 964a 991560i bk1: 1040a 989137i bk2: 1048a 989977i bk3: 1084a 988413i bk4: 968a 993289i bk5: 1008a 992841i bk6: 1204a 989292i bk7: 1196a 988550i bk8: 1108a 991107i bk9: 1124a 990971i bk10: 1048a 991290i bk11: 1056a 990983i bk12: 830a 996303i bk13: 880a 995247i bk14: 840a 998275i bk15: 870a 997621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0917233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=975866 n_act=3057 n_pre=3041 n_req=10999 n_rd=17096 n_write=3597 bw_util=0.1651
n_activity=204586 dram_eff=0.8092
bk0: 1038a 990659i bk1: 1088a 990213i bk2: 1052a 989623i bk3: 1082a 989979i bk4: 1078a 991107i bk5: 1114a 990884i bk6: 1216a 989033i bk7: 1242a 988565i bk8: 1156a 990233i bk9: 1172a 988987i bk10: 1110a 990255i bk11: 1102a 990587i bk12: 900a 995865i bk13: 912a 995928i bk14: 924a 997787i bk15: 910a 998268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0586641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=977509 n_act=2741 n_pre=2725 n_req=10423 n_rd=16472 n_write=3210 bw_util=0.157
n_activity=189082 dram_eff=0.8327
bk0: 1052a 990722i bk1: 1034a 990400i bk2: 1018a 990130i bk3: 1020a 990135i bk4: 934a 992810i bk5: 1006a 992133i bk6: 1156a 989398i bk7: 1164a 989918i bk8: 1138a 990039i bk9: 1148a 990047i bk10: 1112a 990393i bk11: 1142a 989596i bk12: 922a 995189i bk13: 884a 995436i bk14: 864a 998444i bk15: 878a 998064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0925311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=976411 n_act=3018 n_pre=3002 n_req=10746 n_rd=16750 n_write=3476 bw_util=0.1614
n_activity=200611 dram_eff=0.8066
bk0: 1060a 989427i bk1: 1066a 988510i bk2: 1086a 989824i bk3: 1046a 989764i bk4: 946a 993285i bk5: 1034a 991930i bk6: 1168a 989998i bk7: 1150a 990212i bk8: 1180a 989066i bk9: 1194a 989330i bk10: 1144a 990328i bk11: 1096a 989332i bk12: 916a 995379i bk13: 880a 996069i bk14: 894a 997534i bk15: 890a 997762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0622107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=979034 n_act=2391 n_pre=2375 n_req=9956 n_rd=15852 n_write=3005 bw_util=0.1505
n_activity=181956 dram_eff=0.8291
bk0: 972a 991226i bk1: 1002a 990645i bk2: 1018a 990485i bk3: 994a 991290i bk4: 994a 992399i bk5: 994a 992054i bk6: 1092a 989889i bk7: 1032a 991234i bk8: 1162a 990469i bk9: 1154a 989985i bk10: 1058a 991965i bk11: 984a 992730i bk12: 910a 995403i bk13: 852a 995794i bk14: 842a 998083i bk15: 792a 998666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.097095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1002657 n_nop=976747 n_act=2945 n_pre=2929 n_req=10638 n_rd=16618 n_write=3418 bw_util=0.1599
n_activity=196247 dram_eff=0.8168
bk0: 1066a 990427i bk1: 1096a 988239i bk2: 1130a 988438i bk3: 1088a 988091i bk4: 1022a 991396i bk5: 1020a 991372i bk6: 1124a 990926i bk7: 1138a 990329i bk8: 1198a 988480i bk9: 1164a 987666i bk10: 1038a 991075i bk11: 1070a 992371i bk12: 898a 995696i bk13: 890a 995865i bk14: 822a 997962i bk15: 854a 998490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0784166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82031, Miss = 4005, Miss_rate = 0.049, Pending_hits = 20, Reservation_fails = 383
L2_cache_bank[1]: Access = 82486, Miss = 4129, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 718
L2_cache_bank[2]: Access = 82048, Miss = 4237, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 109
L2_cache_bank[3]: Access = 83208, Miss = 4311, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 3
L2_cache_bank[4]: Access = 81812, Miss = 4098, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 205
L2_cache_bank[5]: Access = 82948, Miss = 4138, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 440
L2_cache_bank[6]: Access = 82540, Miss = 4197, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 82847, Miss = 4178, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 122102, Miss = 4024, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 683
L2_cache_bank[9]: Access = 83386, Miss = 3902, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 716
L2_cache_bank[10]: Access = 82537, Miss = 4149, Miss_rate = 0.050, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 83263, Miss = 4160, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 65
L2_total_cache_accesses = 1031208
L2_total_cache_misses = 49528
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 187
L2_total_cache_reservation_fails = 3322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2981
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3504398
icnt_total_pkts_simt_to_mem=1444712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.80621
	minimum = 6
	maximum = 44
Network latency average = 9.27583
	minimum = 6
	maximum = 35
Slowest packet = 2059829
Flit latency average = 8.03055
	minimum = 6
	maximum = 31
Slowest flit = 4942044
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0318999
	minimum = 0.0209363 (at node 6)
	maximum = 0.0444897 (at node 13)
Accepted packet rate average = 0.0318999
	minimum = 0.0209363 (at node 6)
	maximum = 0.0444897 (at node 13)
Injected flit rate average = 0.0888501
	minimum = 0.0244257 (at node 6)
	maximum = 0.170689 (at node 20)
Accepted flit rate average= 0.0888501
	minimum = 0.0348939 (at node 25)
	maximum = 0.199186 (at node 13)
Injected packet length average = 2.78528
Accepted packet length average = 2.78528
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4863 (8 samples)
	minimum = 6 (8 samples)
	maximum = 337.75 (8 samples)
Network latency average = 22.8399 (8 samples)
	minimum = 6 (8 samples)
	maximum = 264.75 (8 samples)
Flit latency average = 17.1998 (8 samples)
	minimum = 6 (8 samples)
	maximum = 262.625 (8 samples)
Fragmentation average = 0.033126 (8 samples)
	minimum = 0 (8 samples)
	maximum = 183.25 (8 samples)
Injected packet rate average = 0.0550884 (8 samples)
	minimum = 0.0425235 (8 samples)
	maximum = 0.101222 (8 samples)
Accepted packet rate average = 0.0550884 (8 samples)
	minimum = 0.0425235 (8 samples)
	maximum = 0.101222 (8 samples)
Injected flit rate average = 0.135656 (8 samples)
	minimum = 0.0569586 (8 samples)
	maximum = 0.263002 (8 samples)
Accepted flit rate average = 0.135656 (8 samples)
	minimum = 0.0741905 (8 samples)
	maximum = 0.234672 (8 samples)
Injected packet size average = 2.46252 (8 samples)
Accepted packet size average = 2.46252 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 25938 (inst/sec)
gpgpu_simulation_rate = 1241 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 609849.812500 (ms)
Result stored in result.txt
