INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/full_adder_half_adder/full_adder_half_adder.srcs/sim_1/new/full_adder_half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_half_adder_tb
