1. [ ] [1951 IAS Machine Architecture](https://drive.google.com/file/d/1fwoa\_kESFA75jYDheYJAeZlso1BqrGC6/view)
    1. [ ] [Word]()
    2. [ ] [CPU]()
    3. [ ] [Instructions]()
    4. [ ] [Program]()
2. [ ] [MIPS pt.1](https://drive.google.com/file/d/1gXNULU9V-o77Zd-rGHQwvdszKDAbdHT7/view)
    1. [ ] [RISC vs CISC]()
    2. [ ] [Numerical Systems & Standards]()
    3. [ ] [Microprocessor without Interlocked Pipelined Stages]
    4. [ ] [Instructions]()
    5. [ ] [R-type Instructions]() _(register)_
    6. [ ] [I-type Instructions]() _(immediate)_
    7. [ ] [J-type Instructions]() _(jump)_
3. [ ] [MIPS pt.2](https://drive.google.com/file/d/1xzV-vqypdIcDoRf6Yy7QQQ2bDI03AsRi/view)
    1. [ ] [Memory Organization]()
    2. [ ] [ISA]()
    3. [ ] [Registers]() _( + 7.25)_
    4. [ ] [FR-type Instructions]()
    5. [ ] [FI-type Instructions]()
    6. [ ] [Data Types]()
    7. [ ] [Ex 1]() _(s. 10)_
    8. [ ] [Ex 2]() _(s. 11)_
    9. [ ] [Ex 3]() _(s. 17)_
4. [ ] [MIPS pt.3](https://drive.google.com/file/d/1zPNd-j8MB2BGvIXOkZ3wqt7rc55TOhJL/view)
    1. [ ] [if else]()
    2. [ ] [do while]()
    3. [ ] [while]()
    4. [ ] [for]()
    5. [ ] [switch]()
    6. [ ] [Linker & globl]()
    7. [ ] [Pseudo-Instructions]()
    8. [ ] [Ex 1]() _(s. 34)_
    9. [ ] [Ex 2]() _(s. 35)_
5. [ ] [Vectors & Matrices](https://drive.google.com/file/d/15Nt6-bs3Vsw\_N2tyTs5JuLPEFW_-iiCL/view)
    1. [ ] [Vectors]()
    2. [ ] [ASCII]()
    3. [ ] [Endianess]()
    4. [ ] [3D Matrices]()
    5. [ ] [Ex 1]() _(s. 10)_
6. [ ] [Syscalls & Procedures](https://drive.google.com/file/d/1huzOF0cJQH-wdABF-9eoQuNAYMK458LW/view)
    1. [ ] [Diagonal Sum]()
    2. [ ] [Syscalls Codes]()
    3. [ ] [Hello World]()
    4. [ ] [jal & jr]()
7. [ ] [Functions & Activation Records](https://drive.google.com/file/d/1hv1b9m6XY-kiizGSCo9gJNuHowSvzAJ2/view)
    1. [ ] [lui & ori]()
    2. [ ] [$sp]()
    3. [ ] [Ex 1]() _(s. 1)_
    4. [ ] [Ex 2]() _(s. 22)_
8. [ ] [Recursion](https://drive.google.com/file/d/1lMYGhEwdZYCAzBHU42qv\_JnXspFkU5ez/view)
    1. [ ] [factorial]()
9. [ ] [Recursion](https://drive.google.com/file/d/1qoy0XIhP64NhaCFfKU4N-XChhOTJGQcV/view)
    1. [ ] [Ex 1]() _(s. 1)_
    2. [ ] [Ex 2]() _(s. 6)_
    3. [ ] [Ex 3]() _(s. 16)_
    4. [ ] [Ex 4]() _(s. 17)_
    5. [ ] [Ex 5]() _(s. 30)_
    6. [ ] [Ex 6]() _(s. 34)_
10. [ ] [Exercises on Assembly](https://drive.google.com/file/d/1t\_DDjDgztz62KorWbXyNq1XjTG-5oqYO/view)
    1. [ ] [Ex 1]() _(s. 10)_
    2. [ ] [Ex 2]() _(s. 11)_
    3. [ ] [Ex 3]() _(s. 12)_
11. [ ] [Single Clock Cycle Architecture](https://drive.google.com/file/d/1v9vOsCyBIfoHtCxLqRW\_W-HwVDz3G1Sv/view)
    1. [ ] [Instruction Detail]()
    2. [ ] [ALU OP Codes]()
    3. [ ] [ALU Control]()
    4. [ ] [Control Signals]() _(s. 28)_
    5. [ ] [Execution Time]()
    6. [ ] [Ex 1]() _(s. 31)_
12. [ ] [New Instructions](https://drive.google.com/file/d/1wCJAPM3tON3mOJGNyEq4eRgVku-ZtwP\_/view)
    1. [ ] [lw, sw, beq, add, j, jal]()
    2. [ ] [Add New Instr.]()
    3. [ ] [Ex 1]() _(s. 27)_
13. [ ] [Malfunctions](https://drive.google.com/file/d/1zJsLx3XnT-l6ssFlrB0UzIsCNz1wfi33/view)
    1. [ ] [Malfunctions]()
    2. [ ] [Ex 1]() _(s. 11)_
14. [ ] [Exercises on Architecture]()
15. [ ] [Pipeline]()
    1. [ ] [Hazard]()
    2. [ ] [Forwarding]()
    3. [ ] [Bubble]()
    4. [ ] [Ex 1]() _(s. 21)_
16. [ ] [Pipeline & Hazard]()
17. [ ] [Pipeline & Hazard]()
18. [ ] [Exercises on Pipeline]()
19. [ ] [Pipeline & Hazard]()
20. [ ] [Exercises on Exam]()
21. [ ] [Cache]()

