INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Binary_to_7Seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD_to_7Seg'
