Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 15 11:52:29 2023
| Host         : Raphaetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shifting_register_timing_summary_routed.rpt -pb shifting_register_timing_summary_routed.pb -rpx shifting_register_timing_summary_routed.rpx -warn_on_violation
| Design       : shifting_register
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CP (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.013ns  (logic 2.772ns (55.299%)  route 2.241ns (44.701%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[7]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[7]/Q
                         net (fo=2, routed)           2.241     2.620    Q_OBUF[7]
    J2                   OBUF (Prop_obuf_I_O)         2.393     5.013 r  Q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.013    Q[7]
    J2                                                                r  Q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 2.781ns (58.087%)  route 2.007ns (41.913%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[4]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[4]/Q
                         net (fo=3, routed)           2.007     2.386    Q_OBUF[4]
    M1                   OBUF (Prop_obuf_I_O)         2.402     4.788 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.788    Q[4]
    M1                                                                r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 2.778ns (59.623%)  route 1.882ns (40.377%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[6]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[6]/Q
                         net (fo=3, routed)           1.882     2.261    Q_OBUF[6]
    L1                   OBUF (Prop_obuf_I_O)         2.399     4.660 r  Q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.660    Q[6]
    L1                                                                r  Q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.656ns  (logic 2.773ns (59.554%)  route 1.883ns (40.446%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[5]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[5]/Q
                         net (fo=3, routed)           1.883     2.262    Q_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         2.394     4.656 r  Q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.656    Q[5]
    M2                                                                r  Q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.436ns  (logic 2.849ns (64.238%)  route 1.586ns (35.762%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Q_reg[0]/Q
                         net (fo=2, routed)           1.586     2.019    Q_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         2.416     4.436 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.436    Q[0]
    R1                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.335ns  (logic 2.783ns (64.200%)  route 1.552ns (35.800%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[1]/Q
                         net (fo=3, routed)           1.552     1.931    Q_OBUF[1]
    P2                   OBUF (Prop_obuf_I_O)         2.404     4.335 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.335    Q[1]
    P2                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.335ns  (logic 2.785ns (64.252%)  route 1.550ns (35.748%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[2]/Q
                         net (fo=3, routed)           1.550     1.929    Q_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         2.406     4.335 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.335    Q[2]
    P1                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.219ns  (logic 2.781ns (65.911%)  route 1.438ns (34.089%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Q_reg[3]/Q
                         net (fo=3, routed)           1.438     1.817    Q_OBUF[3]
    N2                   OBUF (Prop_obuf_I_O)         2.402     4.219 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.219    Q[3]
    N2                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            Q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.267ns  (logic 1.020ns (31.227%)  route 2.246ns (68.773%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    T4                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  S1_IBUF_inst/O
                         net (fo=9, routed)           1.950     2.866    S1_IBUF
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.971 r  Q[7]_i_1/O
                         net (fo=8, routed)           0.296     3.267    Q[7]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            Q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.267ns  (logic 1.020ns (31.227%)  route 2.246ns (68.773%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    T4                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  S1_IBUF_inst/O
                         net (fo=9, routed)           1.950     2.866    S1_IBUF
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.971 r  Q[7]_i_1/O
                         net (fo=8, routed)           0.296     3.267    Q[7]_i_1_n_0
    SLICE_X89Y100        FDCE                                         r  Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[1]/Q
                         net (fo=3, routed)           0.109     0.250    Q_OBUF[1]
    SLICE_X88Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    p_1_in[0]
    SLICE_X88Y101        FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.712%)  route 0.095ns (31.288%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X88Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Q_reg[0]/Q
                         net (fo=2, routed)           0.095     0.259    Q_OBUF[0]
    SLICE_X89Y101        LUT5 (Prop_lut5_I3_O)        0.045     0.304 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.304    p_1_in[1]
    SLICE_X89Y101        FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.881%)  route 0.180ns (49.119%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[1]/Q
                         net (fo=3, routed)           0.180     0.321    Q_OBUF[1]
    SLICE_X89Y101        LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_1_in[2]
    SLICE_X89Y101        FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.585%)  route 0.182ns (49.415%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  Q_reg[4]/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[4]/Q
                         net (fo=3, routed)           0.182     0.323    Q_OBUF[4]
    SLICE_X89Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    p_1_in[3]
    SLICE_X89Y101        FDCE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.429%)  route 0.183ns (49.571%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[5]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[5]/Q
                         net (fo=3, routed)           0.183     0.324    Q_OBUF[5]
    SLICE_X89Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.369 r  Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    p_1_in[6]
    SLICE_X89Y100        FDCE                                         r  Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.743%)  route 0.239ns (56.257%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[6]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[6]/Q
                         net (fo=3, routed)           0.239     0.380    Q_OBUF[6]
    SLICE_X89Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.425 r  Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.425    p_1_in[7]
    SLICE_X89Y100        FDCE                                         r  Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.622%)  route 0.240ns (56.378%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[6]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[6]/Q
                         net (fo=3, routed)           0.240     0.381    Q_OBUF[6]
    SLICE_X89Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.426 r  Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.426    p_1_in[5]
    SLICE_X89Y100        FDCE                                         r  Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.556%)  route 0.241ns (56.444%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE                         0.000     0.000 r  Q_reg[5]/C
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Q_reg[5]/Q
                         net (fo=3, routed)           0.241     0.382    Q_OBUF[5]
    SLICE_X89Y101        LUT5 (Prop_lut5_I0_O)        0.045     0.427 r  Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    p_1_in[4]
    SLICE_X89Y101        FDCE                                         r  Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR_
                            (input port)
  Destination:            Q_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.217ns (35.206%)  route 0.400ns (64.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  CR_ (IN)
                         net (fo=0)                   0.000     0.000    CR_
    T3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  CR__IBUF_inst/O
                         net (fo=8, routed)           0.400     0.617    CR__IBUF
    SLICE_X89Y100        FDCE                                         f  Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CR_
                            (input port)
  Destination:            Q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.217ns (35.206%)  route 0.400ns (64.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  CR_ (IN)
                         net (fo=0)                   0.000     0.000    CR_
    T3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  CR__IBUF_inst/O
                         net (fo=8, routed)           0.400     0.617    CR__IBUF
    SLICE_X89Y100        FDCE                                         f  Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





