INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:57:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.805ns period=5.610ns})
  Destination:            buffer9/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.805ns period=5.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.610ns  (clk rise@5.610ns - clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.244ns (23.151%)  route 4.129ns (76.849%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.093 - 5.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1193, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X2Y69          FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.464     1.226    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X3Y69          LUT5 (Prop_lut5_I2_O)        0.043     1.269 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[1]_INST_0_i_1/O
                         net (fo=14, routed)          0.421     1.690    buffer0/fifo/load0_dataOut[1]
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.043     1.733 r  buffer0/fifo/dataReg[1]_i_1__1/O
                         net (fo=2, routed)           0.629     2.362    cmpi1/D[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.043     2.405 r  cmpi1/Memory[3][0]_i_26/O
                         net (fo=1, routed)           0.168     2.574    cmpi1/Memory[3][0]_i_26_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.043     2.617 r  cmpi1/Memory[3][0]_i_18/O
                         net (fo=1, routed)           0.000     2.617    cmpi1/Memory[3][0]_i_18_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.855 r  cmpi1/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.855    cmpi1/Memory_reg[3][0]_i_8_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.905 r  cmpi1/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.905    cmpi1/Memory_reg[3][0]_i_4_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.012 f  cmpi1/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=7, routed)           0.353     3.365    buffer45/fifo/result[0]
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.122     3.487 f  buffer45/fifo/transmitValue_i_5__3/O
                         net (fo=2, routed)           0.172     3.659    buffer45/fifo/buffer45_outs
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.043     3.702 f  buffer45/fifo/Head[1]_i_2__0/O
                         net (fo=14, routed)          0.175     3.876    buffer45/fifo/Empty_reg_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.043     3.919 r  buffer45/fifo/transmitValue_i_2__26/O
                         net (fo=5, routed)           0.389     4.308    fork10/control/generateBlocks[3].regblock/anyBlockStop
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.043     4.351 r  fork10/control/generateBlocks[3].regblock/Full_i_3/O
                         net (fo=1, routed)           0.294     4.646    fork10/control/generateBlocks[3].regblock/Full_i_3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I2_O)        0.043     4.689 r  fork10/control/generateBlocks[3].regblock/Full_i_2__8/O
                         net (fo=3, routed)           0.173     4.862    buffer31/fifo/fullReg_i_3__7
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.043     4.905 r  buffer31/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.311     5.216    fork6/control/generateBlocks[10].regblock/transmitValue_reg_2
    SLICE_X9Y75          LUT6 (Prop_lut6_I4_O)        0.043     5.259 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.216     5.475    control_merge0/tehb/control/transmitValue_reg_10
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.043     5.518 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.364     5.881    buffer9/E[0]
    SLICE_X10Y80         FDRE                                         r  buffer9/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.610     5.610 r  
                                                      0.000     5.610 r  clk (IN)
                         net (fo=1193, unset)         0.483     6.093    buffer9/clk
    SLICE_X10Y80         FDRE                                         r  buffer9/dataReg_reg[4]/C
                         clock pessimism              0.000     6.093    
                         clock uncertainty           -0.035     6.057    
    SLICE_X10Y80         FDRE (Setup_fdre_C_CE)      -0.169     5.888    buffer9/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  0.007    




