// Seed: 1466952115
module module_0 (
    input supply1 id_0,
    id_4,
    input wor id_1,
    input uwire id_2
);
  id_5(
      -1, id_2, -1, id_0, -1, id_0 & id_2, -1, id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri1 id_2
);
  assign id_2 = -1'b0;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor void id_4,
    input tri1 id_5
);
  supply1 id_7, id_8, id_9, id_10, id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.type_6 = 0;
endmodule
