Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep  6 17:10:04 2023
| Host         : dagou5254 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: system_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_assert_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 3.843ns (46.014%)  route 4.509ns (53.986%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.726     1.159    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT5 (Prop_lut5_I2_O)        0.105     1.264 r  system_i/assert_0/inst/ss_assert_INST_0/O
                         net (fo=1, routed)           3.783     5.047    ss_assert_0_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.305     8.352 r  ss_assert_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.352    ss_assert_0
    T9                                                                r  ss_assert_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.538ns (31.430%)  route 1.174ns (68.570%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.740     1.173    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT4 (Prop_lut4_I3_O)        0.105     1.278 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.434     1.712    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.538ns (31.430%)  route 1.174ns (68.570%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.740     1.173    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT4 (Prop_lut4_I3_O)        0.105     1.278 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.434     1.712    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.538ns (31.430%)  route 1.174ns (68.570%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.740     1.173    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT4 (Prop_lut4_I3_O)        0.105     1.278 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.434     1.712    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.538ns (31.430%)  route 1.174ns (68.570%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.740     1.173    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT4 (Prop_lut4_I3_O)        0.105     1.278 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.434     1.712    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.709ns  (logic 0.552ns (32.300%)  route 1.157ns (67.700%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.726     1.159    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.119     1.278 r  system_i/assert_0/inst/count[3]_i_2/O
                         net (fo=1, routed)           0.431     1.709    system_i/assert_0/inst/p_0_in[3]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.115ns  (logic 0.548ns (49.141%)  route 0.567ns (50.859%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.567     1.000    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT3 (Prop_lut3_I0_O)        0.115     1.115 r  system_i/assert_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.115    system_i/assert_0/inst/count[2]_i_1_n_0
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.538ns (48.680%)  route 0.567ns (51.320%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.567     1.000    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT2 (Prop_lut2_I0_O)        0.105     1.105 r  system_i/assert_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.105    system_i/assert_0/inst/p_0_in[1]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.538ns (48.946%)  route 0.561ns (51.054%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.561     0.994    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT1 (Prop_lut1_I0_O)        0.105     1.099 r  system_i/assert_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.099    system_i/assert_0/inst/p_0_in[0]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[1]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/assert_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           0.174     0.338    system_i/assert_0/inst/count_reg[1]
    SLICE_X26Y86         LUT3 (Prop_lut3_I1_O)        0.043     0.381 r  system_i/assert_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    system_i/assert_0/inst/count[2]_i_1_n_0
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[1]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/assert_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           0.174     0.338    system_i/assert_0/inst/count_reg[1]
    SLICE_X26Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.383 r  system_i/assert_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    system_i/assert_0/inst/p_0_in[1]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.209ns (46.427%)  route 0.241ns (53.573%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[0]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  system_i/assert_0/inst/count_reg[0]/Q
                         net (fo=6, routed)           0.241     0.405    system_i/assert_0/inst/count_reg[0]
    SLICE_X26Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.450 r  system_i/assert_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.450    system_i/assert_0/inst/p_0_in[0]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.247ns (47.861%)  route 0.269ns (52.139%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.094     0.242    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.099     0.341 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.175     0.516    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.247ns (47.861%)  route 0.269ns (52.139%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.094     0.242    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.099     0.341 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.175     0.516    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.247ns (47.861%)  route 0.269ns (52.139%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.094     0.242    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.099     0.341 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.175     0.516    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.247ns (47.861%)  route 0.269ns (52.139%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.094     0.242    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.099     0.341 r  system_i/assert_0/inst/count[3]_i_1/O
                         net (fo=4, routed)           0.175     0.516    system_i/assert_0/inst/clear
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/assert_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.251ns (47.506%)  route 0.277ns (52.494%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.103     0.251    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT4 (Prop_lut4_I3_O)        0.103     0.354 r  system_i/assert_0/inst/count[3]_i_2/O
                         net (fo=1, routed)           0.174     0.528    system_i/assert_0/inst/p_0_in[3]
    SLICE_X26Y86         FDRE                                         r  system_i/assert_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/assert_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_assert_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.242ns  (logic 1.507ns (46.482%)  route 1.735ns (53.518%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  system_i/assert_0/inst/count_reg[3]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system_i/assert_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.103     0.251    system_i/assert_0/inst/count_reg[3]
    SLICE_X26Y86         LUT5 (Prop_lut5_I3_O)        0.099     0.350 r  system_i/assert_0/inst/ss_assert_INST_0/O
                         net (fo=1, routed)           1.632     1.982    ss_assert_0_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.260     3.242 r  ss_assert_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.242    ss_assert_0
    T9                                                                r  ss_assert_0 (OUT)
  -------------------------------------------------------------------    -------------------





