arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_mem32K_40nm_custom_pins.xml	ch_intrinsics.v	common	4.11	vpr	64.18 MiB		0.11	9384	-1	-1	3	0.25	-1	-1	34556	-1	-1	65	99	1	0	success	v8.0.0-10480-g679618a2e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-06-23T21:50:39	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	65720	99	130	363	493	1	251	295	12	12	144	clb	auto	25.7 MiB	0.12	622	69946	24703	33944	11299	64.2 MiB	0.26	0.00	2.16091	-205.436	-2.16091	2.16091	0.29	0.0012912	0.0012237	0.0961186	0.0910662	48	1444	10	5.66058e+06	4.05111e+06	405754.	2817.73	1.54	0.404478	0.371498	13382	80270	-1	1262	8	582	753	44166	14431	2.70001	2.70001	-235.841	-2.70001	0	0	516884.	3589.47	0.10	0.05	0.08	-1	-1	0.10	0.0277344	0.0257451	
