==28403== Cachegrind, a cache and branch-prediction profiler
==28403== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28403== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28403== Command: ./mser .
==28403== 
--28403-- warning: L3 cache found, using its data for the LL simulation.
--28403-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28403-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28403== 
==28403== Process terminating with default action of signal 15 (SIGTERM)
==28403==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28403==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28403== 
==28403== I   refs:      1,880,960,888
==28403== I1  misses:            1,255
==28403== LLi misses:            1,214
==28403== I1  miss rate:          0.00%
==28403== LLi miss rate:          0.00%
==28403== 
==28403== D   refs:        781,748,337  (529,244,729 rd   + 252,503,608 wr)
==28403== D1  misses:        3,818,612  (  2,501,080 rd   +   1,317,532 wr)
==28403== LLd misses:        1,653,852  (    477,548 rd   +   1,176,304 wr)
==28403== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==28403== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28403== 
==28403== LL refs:           3,819,867  (  2,502,335 rd   +   1,317,532 wr)
==28403== LL misses:         1,655,066  (    478,762 rd   +   1,176,304 wr)
==28403== LL miss rate:            0.1% (        0.0%     +         0.5%  )
