/*
###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:42:50 2016
#  Design:            DLX
#  Command:           saveNetlist DLX.v
###############################################################
*/
module mmu_out_dram (
	data_ram, 
	mem_op, 
	nibble, 
	unaligned, 
	data_read);
   input [31:0] data_ram;
   input [5:0] mem_op;
   input [1:0] nibble;
   input unaligned;
   output [31:0] data_read;
endmodule

module mmu_in_dram (
	mem_op, 
	aligned_address, 
	data, 
	unaligned, 
	nibble, 
	write_op, 
	read_op, 
	mem_address, 
	mem_data, 
	write_byte);
   input [5:0] mem_op;
   input [31:0] aligned_address;
   input [31:0] data;
   output unaligned;
   output [1:0] nibble;
   output write_op;
   output read_op;
   output [31:0] mem_address;
   output [31:0] mem_data;
   output write_byte;

   // Internal wires
   wire FE_OFN6_n21;
   wire n10;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;

   assign mem_address[31] = 1'b0 ;
   assign mem_address[30] = 1'b0 ;

   CLKBUF_X1 FE_OFC6_n21 (.Z(FE_OFN6_n21),
	.A(n21));
   NAND2_X1 U6 (.ZN(n24),
	.A2(n20),
	.A1(n12));
   NOR2_X1 U7 (.ZN(nibble[0]),
	.A2(n13),
	.A1(n20));
   AND3_X1 U8 (.ZN(n20),
	.A3(n15),
	.A2(n23),
	.A1(n16));
   AND2_X1 U9 (.ZN(n12),
	.A2(n17),
	.A1(n10));
   AND2_X1 U10 (.ZN(n10),
	.A2(n22),
	.A1(n18));
   OR2_X1 U11 (.ZN(write_op),
	.A2(FE_OFN6_n21),
	.A1(write_byte));
   INV_X1 U14 (.ZN(write_byte),
	.A(n23));
   NOR3_X1 U15 (.ZN(n25),
	.A3(mem_op[0]),
	.A2(mem_op[2]),
	.A1(mem_op[1]));
   NOR3_X1 U16 (.ZN(n29),
	.A3(mem_op[3]),
	.A2(mem_op[5]),
	.A1(mem_op[4]));
   NAND4_X1 U19 (.ZN(n17),
	.A4(n31),
	.A3(n32),
	.A2(n29),
	.A1(mem_op[1]));
   NAND4_X1 U20 (.ZN(n16),
	.A4(n31),
	.A3(n30),
	.A2(n29),
	.A1(mem_op[0]));
   NAND4_X1 U21 (.ZN(n15),
	.A4(n27),
	.A3(n26),
	.A2(n25),
	.A1(mem_op[3]));
   NAND4_X1 U22 (.ZN(n18),
	.A4(n30),
	.A3(n32),
	.A2(n29),
	.A1(mem_op[2]));
   NAND4_X1 U23 (.ZN(n22),
	.A4(n27),
	.A3(n28),
	.A2(n25),
	.A1(mem_op[4]));
   NAND4_X1 U24 (.ZN(n23),
	.A4(n26),
	.A3(n28),
	.A2(n25),
	.A1(mem_op[5]));
   AND2_X1 U25 (.ZN(nibble[1]),
	.A2(aligned_address[1]),
	.A1(n19));
   OAI21_X1 U26 (.ZN(n19),
	.B2(aligned_address[0]),
	.B1(n17),
	.A(n20));
   INV_X1 U27 (.ZN(n28),
	.A(mem_op[3]));
   INV_X1 U28 (.ZN(n32),
	.A(mem_op[0]));
   INV_X1 U29 (.ZN(n31),
	.A(mem_op[2]));
   INV_X1 U30 (.ZN(n30),
	.A(mem_op[1]));
   INV_X1 U31 (.ZN(n13),
	.A(aligned_address[0]));
   INV_X1 U32 (.ZN(n27),
	.A(mem_op[5]));
   INV_X1 U33 (.ZN(n26),
	.A(mem_op[4]));
   NOR3_X1 U34 (.ZN(n21),
	.A3(n22),
	.A2(aligned_address[1]),
	.A1(aligned_address[0]));
   NAND4_X1 U35 (.ZN(read_op),
	.A4(n17),
	.A3(n16),
	.A2(n15),
	.A1(n14));
   OR3_X1 U36 (.ZN(n14),
	.A3(n18),
	.A2(aligned_address[1]),
	.A1(aligned_address[0]));
   AND2_X1 U37 (.ZN(mem_data[0]),
	.A2(write_op),
	.A1(data[0]));
   AND2_X1 U38 (.ZN(mem_data[1]),
	.A2(write_op),
	.A1(data[1]));
   AND2_X1 U39 (.ZN(mem_data[2]),
	.A2(write_op),
	.A1(data[2]));
   AND2_X1 U40 (.ZN(mem_data[3]),
	.A2(write_op),
	.A1(data[3]));
   AND2_X1 U41 (.ZN(mem_data[4]),
	.A2(write_op),
	.A1(data[4]));
   AND2_X1 U42 (.ZN(mem_data[5]),
	.A2(write_op),
	.A1(data[5]));
   AND2_X1 U43 (.ZN(mem_data[6]),
	.A2(write_op),
	.A1(data[6]));
   AND2_X1 U44 (.ZN(mem_data[7]),
	.A2(write_op),
	.A1(data[7]));
   AND2_X1 U45 (.ZN(mem_data[8]),
	.A2(FE_OFN6_n21),
	.A1(data[8]));
   AND2_X1 U46 (.ZN(mem_data[9]),
	.A2(FE_OFN6_n21),
	.A1(data[9]));
   AND2_X1 U47 (.ZN(mem_data[10]),
	.A2(FE_OFN6_n21),
	.A1(data[10]));
   AND2_X1 U48 (.ZN(mem_data[11]),
	.A2(FE_OFN6_n21),
	.A1(data[11]));
   AND2_X1 U49 (.ZN(mem_data[12]),
	.A2(FE_OFN6_n21),
	.A1(data[12]));
   AND2_X1 U50 (.ZN(mem_data[13]),
	.A2(FE_OFN6_n21),
	.A1(data[13]));
   AND2_X1 U51 (.ZN(mem_data[14]),
	.A2(FE_OFN6_n21),
	.A1(data[14]));
   AND2_X1 U52 (.ZN(mem_data[15]),
	.A2(FE_OFN6_n21),
	.A1(data[15]));
   AND2_X1 U53 (.ZN(mem_data[16]),
	.A2(FE_OFN6_n21),
	.A1(data[16]));
   AND2_X1 U54 (.ZN(mem_data[17]),
	.A2(FE_OFN6_n21),
	.A1(data[17]));
   AND2_X1 U55 (.ZN(mem_data[18]),
	.A2(FE_OFN6_n21),
	.A1(data[18]));
   AND2_X1 U56 (.ZN(mem_data[19]),
	.A2(FE_OFN6_n21),
	.A1(data[19]));
   AND2_X1 U57 (.ZN(mem_data[20]),
	.A2(FE_OFN6_n21),
	.A1(data[20]));
   AND2_X1 U58 (.ZN(mem_data[21]),
	.A2(FE_OFN6_n21),
	.A1(data[21]));
   AND2_X1 U59 (.ZN(mem_data[22]),
	.A2(FE_OFN6_n21),
	.A1(data[22]));
   AND2_X1 U60 (.ZN(mem_data[23]),
	.A2(FE_OFN6_n21),
	.A1(data[23]));
   AND2_X1 U61 (.ZN(mem_data[24]),
	.A2(FE_OFN6_n21),
	.A1(data[24]));
   AND2_X1 U62 (.ZN(mem_data[25]),
	.A2(FE_OFN6_n21),
	.A1(data[25]));
   AND2_X1 U63 (.ZN(mem_data[26]),
	.A2(FE_OFN6_n21),
	.A1(data[26]));
   AND2_X1 U64 (.ZN(mem_data[27]),
	.A2(FE_OFN6_n21),
	.A1(data[27]));
   AND2_X1 U65 (.ZN(mem_data[28]),
	.A2(FE_OFN6_n21),
	.A1(data[28]));
   AND2_X1 U66 (.ZN(mem_data[29]),
	.A2(FE_OFN6_n21),
	.A1(data[29]));
   AND2_X1 U67 (.ZN(mem_data[30]),
	.A2(FE_OFN6_n21),
	.A1(data[30]));
   AND2_X1 U68 (.ZN(mem_data[31]),
	.A2(FE_OFN6_n21),
	.A1(data[31]));
   AND2_X1 U69 (.ZN(mem_address[1]),
	.A2(n24),
	.A1(aligned_address[3]));
   AND2_X1 U70 (.ZN(mem_address[2]),
	.A2(n24),
	.A1(aligned_address[4]));
   AND2_X1 U71 (.ZN(mem_address[3]),
	.A2(n24),
	.A1(aligned_address[5]));
   AND2_X1 U72 (.ZN(mem_address[4]),
	.A2(n24),
	.A1(aligned_address[6]));
   AND2_X1 U73 (.ZN(mem_address[5]),
	.A2(n24),
	.A1(aligned_address[7]));
   AND2_X1 U74 (.ZN(mem_address[6]),
	.A2(n24),
	.A1(aligned_address[8]));
   AND2_X1 U75 (.ZN(mem_address[7]),
	.A2(n24),
	.A1(aligned_address[9]));
   AND2_X1 U76 (.ZN(mem_address[8]),
	.A2(n24),
	.A1(aligned_address[10]));
   AND2_X1 U77 (.ZN(mem_address[9]),
	.A2(n24),
	.A1(aligned_address[11]));
   AND2_X1 U78 (.ZN(mem_address[15]),
	.A2(n24),
	.A1(aligned_address[17]));
   AND2_X1 U79 (.ZN(mem_address[16]),
	.A2(n24),
	.A1(aligned_address[18]));
   AND2_X1 U80 (.ZN(mem_address[17]),
	.A2(n24),
	.A1(aligned_address[19]));
   AND2_X1 U81 (.ZN(mem_address[18]),
	.A2(n24),
	.A1(aligned_address[20]));
   AND2_X1 U82 (.ZN(mem_address[19]),
	.A2(n24),
	.A1(aligned_address[21]));
   AND2_X1 U83 (.ZN(mem_address[20]),
	.A2(n24),
	.A1(aligned_address[22]));
   AND2_X1 U84 (.ZN(mem_address[21]),
	.A2(n24),
	.A1(aligned_address[23]));
   AND2_X1 U85 (.ZN(mem_address[22]),
	.A2(n24),
	.A1(aligned_address[24]));
   AND2_X1 U86 (.ZN(mem_address[23]),
	.A2(n24),
	.A1(aligned_address[25]));
   AND2_X1 U87 (.ZN(mem_address[24]),
	.A2(n24),
	.A1(aligned_address[26]));
   AND2_X1 U88 (.ZN(mem_address[25]),
	.A2(n24),
	.A1(aligned_address[27]));
   AND2_X1 U89 (.ZN(mem_address[26]),
	.A2(n24),
	.A1(aligned_address[28]));
   AND2_X1 U90 (.ZN(mem_address[27]),
	.A2(n24),
	.A1(aligned_address[29]));
   AND2_X1 U91 (.ZN(mem_address[28]),
	.A2(n24),
	.A1(aligned_address[30]));
   AND2_X1 U92 (.ZN(mem_address[29]),
	.A2(n24),
	.A1(aligned_address[31]));
   AND2_X1 U93 (.ZN(mem_address[0]),
	.A2(n24),
	.A1(aligned_address[2]));
   AND2_X1 U94 (.ZN(mem_address[10]),
	.A2(n24),
	.A1(aligned_address[12]));
   AND2_X1 U95 (.ZN(mem_address[11]),
	.A2(n24),
	.A1(aligned_address[13]));
   AND2_X1 U96 (.ZN(mem_address[12]),
	.A2(n24),
	.A1(aligned_address[14]));
   AND2_X1 U97 (.ZN(mem_address[13]),
	.A2(n24),
	.A1(aligned_address[15]));
   AND2_X1 U98 (.ZN(mem_address[14]),
	.A2(n24),
	.A1(aligned_address[16]));
endmodule

module ALU_DW01_cmp6_1 (
	A, 
	B, 
	TC, 
	LT, 
	GT, 
	EQ, 
	LE, 
	GE, 
	NE);
   input [31:0] A;
   input [31:0] B;
   input TC;
   output LT;
   output GT;
   output EQ;
   output LE;
   output GE;
   output NE;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;

   XOR2_X1 U55 (.Z(n7),
	.B(n111),
	.A(A[30]));
   NAND3_X1 U149 (.ZN(n185),
	.A3(n96),
	.A2(n99),
	.A1(n189));
   NAND3_X1 U153 (.ZN(n189),
	.A3(n195),
	.A2(n194),
	.A1(n193));
   INV_X1 U1 (.ZN(n88),
	.A(n91));
   INV_X1 U2 (.ZN(n74),
	.A(n77));
   INV_X1 U3 (.ZN(n60),
	.A(n63));
   INV_X1 U4 (.ZN(n46),
	.A(n49));
   INV_X1 U5 (.ZN(n32),
	.A(n35));
   INV_X1 U6 (.ZN(n18),
	.A(n21));
   INV_X1 U7 (.ZN(NE),
	.A(EQ));
   NOR2_X1 U8 (.ZN(EQ),
	.A2(LT),
	.A1(GT));
   NOR2_X1 U9 (.ZN(n82),
	.A2(n83),
	.A1(n179));
   NOR2_X1 U10 (.ZN(n68),
	.A2(n69),
	.A1(n167));
   NOR2_X1 U11 (.ZN(n54),
	.A2(n55),
	.A1(n155));
   NOR2_X1 U12 (.ZN(n40),
	.A2(n41),
	.A1(n143));
   NOR2_X1 U13 (.ZN(n26),
	.A2(n27),
	.A1(n131));
   NOR2_X1 U14 (.ZN(n12),
	.A2(n13),
	.A1(n119));
   OAI211_X1 U15 (.ZN(n114),
	.C2(n118),
	.C1(n117),
	.B(n12),
	.A(n15));
   NAND2_X1 U16 (.ZN(n118),
	.A2(n123),
	.A1(n122));
   AOI211_X1 U17 (.ZN(n117),
	.C2(n125),
	.C1(n124),
	.B(n126),
	.A(n21));
   INV_X1 U18 (.ZN(n122),
	.A(n16));
   OAI211_X1 U19 (.ZN(n173),
	.C2(n178),
	.C1(n177),
	.B(n82),
	.A(n85));
   NAND2_X1 U20 (.ZN(n178),
	.A2(n183),
	.A1(n182));
   AOI211_X1 U21 (.ZN(n177),
	.C2(n185),
	.C1(n184),
	.B(n186),
	.A(n91));
   INV_X1 U22 (.ZN(n182),
	.A(n86));
   OAI211_X1 U23 (.ZN(n161),
	.C2(n166),
	.C1(n165),
	.B(n68),
	.A(n71));
   NAND2_X1 U24 (.ZN(n166),
	.A2(n171),
	.A1(n170));
   AOI211_X1 U25 (.ZN(n165),
	.C2(n173),
	.C1(n172),
	.B(n174),
	.A(n77));
   INV_X1 U26 (.ZN(n170),
	.A(n72));
   OAI211_X1 U27 (.ZN(n149),
	.C2(n154),
	.C1(n153),
	.B(n54),
	.A(n57));
   NAND2_X1 U28 (.ZN(n154),
	.A2(n159),
	.A1(n158));
   AOI211_X1 U29 (.ZN(n153),
	.C2(n161),
	.C1(n160),
	.B(n162),
	.A(n63));
   INV_X1 U30 (.ZN(n158),
	.A(n58));
   OAI211_X1 U31 (.ZN(n137),
	.C2(n142),
	.C1(n141),
	.B(n40),
	.A(n43));
   NAND2_X1 U32 (.ZN(n142),
	.A2(n147),
	.A1(n146));
   AOI211_X1 U33 (.ZN(n141),
	.C2(n149),
	.C1(n148),
	.B(n150),
	.A(n49));
   INV_X1 U34 (.ZN(n146),
	.A(n44));
   OAI211_X1 U35 (.ZN(n125),
	.C2(n130),
	.C1(n129),
	.B(n26),
	.A(n29));
   NAND2_X1 U36 (.ZN(n130),
	.A2(n135),
	.A1(n134));
   AOI211_X1 U37 (.ZN(n129),
	.C2(n137),
	.C1(n136),
	.B(n138),
	.A(n35));
   INV_X1 U38 (.ZN(n134),
	.A(n30));
   AOI21_X1 U39 (.ZN(n87),
	.B2(n93),
	.B1(n92),
	.A(n94));
   AOI21_X1 U40 (.ZN(n92),
	.B2(n96),
	.B1(n95),
	.A(n97));
   AOI21_X1 U41 (.ZN(n95),
	.B2(n99),
	.B1(n98),
	.A(n100));
   AOI21_X1 U42 (.ZN(n98),
	.B2(n102),
	.B1(n101),
	.A(n103));
   AOI21_X1 U43 (.ZN(n73),
	.B2(n79),
	.B1(n78),
	.A(n80));
   AOI21_X1 U44 (.ZN(n78),
	.B2(n82),
	.B1(n81),
	.A(n83));
   AOI21_X1 U45 (.ZN(n81),
	.B2(n85),
	.B1(n84),
	.A(n86));
   AOI21_X1 U46 (.ZN(n84),
	.B2(n88),
	.B1(n87),
	.A(n89));
   AOI21_X1 U47 (.ZN(n59),
	.B2(n65),
	.B1(n64),
	.A(n66));
   AOI21_X1 U48 (.ZN(n64),
	.B2(n68),
	.B1(n67),
	.A(n69));
   AOI21_X1 U49 (.ZN(n67),
	.B2(n71),
	.B1(n70),
	.A(n72));
   AOI21_X1 U50 (.ZN(n70),
	.B2(n74),
	.B1(n73),
	.A(n75));
   AOI21_X1 U51 (.ZN(n45),
	.B2(n51),
	.B1(n50),
	.A(n52));
   AOI21_X1 U52 (.ZN(n50),
	.B2(n54),
	.B1(n53),
	.A(n55));
   AOI21_X1 U53 (.ZN(n53),
	.B2(n57),
	.B1(n56),
	.A(n58));
   AOI21_X1 U54 (.ZN(n56),
	.B2(n60),
	.B1(n59),
	.A(n61));
   AOI21_X1 U56 (.ZN(n31),
	.B2(n37),
	.B1(n36),
	.A(n38));
   AOI21_X1 U57 (.ZN(n36),
	.B2(n40),
	.B1(n39),
	.A(n41));
   AOI21_X1 U58 (.ZN(n39),
	.B2(n43),
	.B1(n42),
	.A(n44));
   AOI21_X1 U59 (.ZN(n42),
	.B2(n46),
	.B1(n45),
	.A(n47));
   AOI21_X1 U60 (.ZN(n17),
	.B2(n23),
	.B1(n22),
	.A(n24));
   AOI21_X1 U61 (.ZN(n22),
	.B2(n26),
	.B1(n25),
	.A(n27));
   AOI21_X1 U62 (.ZN(n25),
	.B2(n29),
	.B1(n28),
	.A(n30));
   AOI21_X1 U63 (.ZN(n28),
	.B2(n32),
	.B1(n31),
	.A(n33));
   AOI21_X1 U64 (.ZN(n6),
	.B2(n9),
	.B1(n8),
	.A(n10));
   AOI21_X1 U65 (.ZN(n8),
	.B2(n12),
	.B1(n11),
	.A(n13));
   AOI21_X1 U66 (.ZN(n11),
	.B2(n15),
	.B1(n14),
	.A(n16));
   AOI21_X1 U67 (.ZN(n14),
	.B2(n18),
	.B1(n17),
	.A(n19));
   NOR2_X1 U68 (.ZN(n96),
	.A2(n97),
	.A1(n190));
   NOR2_X1 U69 (.ZN(n184),
	.A2(n94),
	.A1(n190));
   NOR2_X1 U70 (.ZN(n172),
	.A2(n80),
	.A1(n179));
   NOR2_X1 U71 (.ZN(n160),
	.A2(n66),
	.A1(n167));
   NOR2_X1 U72 (.ZN(n148),
	.A2(n52),
	.A1(n155));
   NOR2_X1 U73 (.ZN(n136),
	.A2(n38),
	.A1(n143));
   NOR2_X1 U74 (.ZN(n124),
	.A2(n24),
	.A1(n131));
   NOR2_X1 U75 (.ZN(n113),
	.A2(n10),
	.A1(n119));
   NAND2_X1 U76 (.ZN(n91),
	.A2(n90),
	.A1(n183));
   NAND2_X1 U77 (.ZN(n77),
	.A2(n76),
	.A1(n171));
   NAND2_X1 U78 (.ZN(n63),
	.A2(n62),
	.A1(n159));
   NAND2_X1 U79 (.ZN(n49),
	.A2(n48),
	.A1(n147));
   NAND2_X1 U80 (.ZN(n35),
	.A2(n34),
	.A1(n135));
   NAND2_X1 U81 (.ZN(n21),
	.A2(n20),
	.A1(n123));
   AND2_X1 U82 (.ZN(n102),
	.A2(n104),
	.A1(n194));
   INV_X1 U83 (.ZN(LT),
	.A(GE));
   INV_X1 U84 (.ZN(n186),
	.A(n93));
   INV_X1 U85 (.ZN(n174),
	.A(n79));
   INV_X1 U86 (.ZN(n162),
	.A(n65));
   INV_X1 U87 (.ZN(n150),
	.A(n51));
   INV_X1 U88 (.ZN(n138),
	.A(n37));
   INV_X1 U89 (.ZN(n126),
	.A(n23));
   INV_X1 U90 (.ZN(n89),
	.A(n90));
   INV_X1 U91 (.ZN(n75),
	.A(n76));
   INV_X1 U92 (.ZN(n61),
	.A(n62));
   INV_X1 U93 (.ZN(n47),
	.A(n48));
   INV_X1 U94 (.ZN(n33),
	.A(n34));
   INV_X1 U95 (.ZN(n19),
	.A(n20));
   INV_X1 U96 (.ZN(n103),
	.A(n104));
   AOI21_X1 U97 (.ZN(GE),
	.B2(n2),
	.B1(n1),
	.A(n3));
   INV_X1 U98 (.ZN(n2),
	.A(n4));
   AOI22_X1 U99 (.ZN(n4),
	.B2(n7),
	.B1(n6),
	.A2(n5),
	.A1(B[30]));
   INV_X1 U100 (.ZN(n5),
	.A(A[30]));
   OAI21_X1 U101 (.ZN(GT),
	.B2(n109),
	.B1(n3),
	.A(n1));
   AOI22_X1 U102 (.ZN(n109),
	.B2(n7),
	.B1(n112),
	.A2(n111),
	.A1(A[30]));
   AOI21_X1 U103 (.ZN(n112),
	.B2(n114),
	.B1(n113),
	.A(n115));
   INV_X1 U104 (.ZN(n115),
	.A(n9));
   AOI22_X1 U105 (.ZN(n101),
	.B2(n107),
	.B1(A[1]),
	.A2(n106),
	.A1(n105));
   OR2_X1 U106 (.ZN(n105),
	.A2(A[1]),
	.A1(n107));
   NAND2_X1 U107 (.ZN(n107),
	.A2(n108),
	.A1(B[0]));
   NOR2_X1 U108 (.ZN(n196),
	.A2(B[0]),
	.A1(n108));
   NOR2_X1 U109 (.ZN(n190),
	.A2(B[4]),
	.A1(n191));
   NOR2_X1 U110 (.ZN(n179),
	.A2(B[8]),
	.A1(n180));
   NOR2_X1 U111 (.ZN(n167),
	.A2(B[12]),
	.A1(n168));
   NOR2_X1 U112 (.ZN(n155),
	.A2(B[16]),
	.A1(n156));
   NOR2_X1 U113 (.ZN(n143),
	.A2(B[20]),
	.A1(n144));
   NOR2_X1 U114 (.ZN(n131),
	.A2(B[24]),
	.A1(n132));
   NOR2_X1 U115 (.ZN(n119),
	.A2(B[28]),
	.A1(n120));
   NOR2_X1 U116 (.ZN(n94),
	.A2(B[5]),
	.A1(n187));
   NOR2_X1 U117 (.ZN(n80),
	.A2(B[9]),
	.A1(n175));
   NOR2_X1 U118 (.ZN(n66),
	.A2(B[13]),
	.A1(n163));
   NOR2_X1 U119 (.ZN(n52),
	.A2(B[17]),
	.A1(n151));
   NOR2_X1 U120 (.ZN(n38),
	.A2(B[21]),
	.A1(n139));
   NOR2_X1 U121 (.ZN(n24),
	.A2(B[25]),
	.A1(n127));
   NOR2_X1 U122 (.ZN(n10),
	.A2(B[29]),
	.A1(n116));
   NOR2_X1 U123 (.ZN(n100),
	.A2(B[3]),
	.A1(n192));
   NOR2_X1 U124 (.ZN(n86),
	.A2(B[7]),
	.A1(n181));
   NOR2_X1 U125 (.ZN(n72),
	.A2(B[11]),
	.A1(n169));
   NOR2_X1 U126 (.ZN(n58),
	.A2(B[15]),
	.A1(n157));
   NOR2_X1 U127 (.ZN(n44),
	.A2(B[19]),
	.A1(n145));
   NOR2_X1 U128 (.ZN(n30),
	.A2(B[23]),
	.A1(n133));
   NOR2_X1 U129 (.ZN(n16),
	.A2(B[27]),
	.A1(n121));
   NOR2_X1 U130 (.ZN(n3),
	.A2(A[31]),
	.A1(n110));
   INV_X1 U131 (.ZN(n193),
	.A(n100));
   OAI211_X1 U132 (.ZN(n195),
	.C2(n196),
	.C1(A[1]),
	.B(n102),
	.A(n197));
   NAND2_X1 U133 (.ZN(n85),
	.A2(n181),
	.A1(B[7]));
   NAND2_X1 U134 (.ZN(n71),
	.A2(n169),
	.A1(B[11]));
   NAND2_X1 U135 (.ZN(n57),
	.A2(n157),
	.A1(B[15]));
   NAND2_X1 U136 (.ZN(n43),
	.A2(n145),
	.A1(B[19]));
   NAND2_X1 U137 (.ZN(n29),
	.A2(n133),
	.A1(B[23]));
   NAND2_X1 U138 (.ZN(n15),
	.A2(n121),
	.A1(B[27]));
   NAND2_X1 U139 (.ZN(n93),
	.A2(n187),
	.A1(B[5]));
   NAND2_X1 U140 (.ZN(n79),
	.A2(n175),
	.A1(B[9]));
   NAND2_X1 U141 (.ZN(n65),
	.A2(n163),
	.A1(B[13]));
   NAND2_X1 U142 (.ZN(n51),
	.A2(n151),
	.A1(B[17]));
   NAND2_X1 U143 (.ZN(n37),
	.A2(n139),
	.A1(B[21]));
   NAND2_X1 U144 (.ZN(n23),
	.A2(n127),
	.A1(B[25]));
   NAND2_X1 U145 (.ZN(n9),
	.A2(n116),
	.A1(B[29]));
   NAND2_X1 U146 (.ZN(n90),
	.A2(n188),
	.A1(B[6]));
   NAND2_X1 U147 (.ZN(n76),
	.A2(n176),
	.A1(B[10]));
   NAND2_X1 U148 (.ZN(n62),
	.A2(n164),
	.A1(B[14]));
   NAND2_X1 U150 (.ZN(n48),
	.A2(n152),
	.A1(B[18]));
   NAND2_X1 U151 (.ZN(n34),
	.A2(n140),
	.A1(B[22]));
   NAND2_X1 U152 (.ZN(n20),
	.A2(n128),
	.A1(B[26]));
   NAND2_X1 U154 (.ZN(n1),
	.A2(n110),
	.A1(A[31]));
   AND2_X1 U155 (.ZN(n97),
	.A2(n191),
	.A1(B[4]));
   AND2_X1 U156 (.ZN(n83),
	.A2(n180),
	.A1(B[8]));
   AND2_X1 U157 (.ZN(n69),
	.A2(n168),
	.A1(B[12]));
   AND2_X1 U158 (.ZN(n55),
	.A2(n156),
	.A1(B[16]));
   AND2_X1 U159 (.ZN(n41),
	.A2(n144),
	.A1(B[20]));
   AND2_X1 U160 (.ZN(n27),
	.A2(n132),
	.A1(B[24]));
   AND2_X1 U161 (.ZN(n13),
	.A2(n120),
	.A1(B[28]));
   NAND2_X1 U162 (.ZN(n99),
	.A2(n192),
	.A1(B[3]));
   NAND2_X1 U163 (.ZN(n104),
	.A2(n198),
	.A1(B[2]));
   OR2_X1 U164 (.ZN(n183),
	.A2(B[6]),
	.A1(n188));
   OR2_X1 U165 (.ZN(n171),
	.A2(B[10]),
	.A1(n176));
   OR2_X1 U166 (.ZN(n159),
	.A2(B[14]),
	.A1(n164));
   OR2_X1 U167 (.ZN(n147),
	.A2(B[18]),
	.A1(n152));
   OR2_X1 U168 (.ZN(n135),
	.A2(B[22]),
	.A1(n140));
   OR2_X1 U169 (.ZN(n123),
	.A2(B[26]),
	.A1(n128));
   INV_X1 U170 (.ZN(n108),
	.A(A[0]));
   INV_X1 U171 (.ZN(n192),
	.A(A[3]));
   INV_X1 U172 (.ZN(n187),
	.A(A[5]));
   INV_X1 U173 (.ZN(n181),
	.A(A[7]));
   INV_X1 U174 (.ZN(n175),
	.A(A[9]));
   INV_X1 U175 (.ZN(n169),
	.A(A[11]));
   INV_X1 U176 (.ZN(n163),
	.A(A[13]));
   INV_X1 U177 (.ZN(n157),
	.A(A[15]));
   INV_X1 U178 (.ZN(n151),
	.A(A[17]));
   INV_X1 U179 (.ZN(n145),
	.A(A[19]));
   INV_X1 U180 (.ZN(n139),
	.A(A[21]));
   INV_X1 U181 (.ZN(n133),
	.A(A[23]));
   INV_X1 U182 (.ZN(n127),
	.A(A[25]));
   INV_X1 U183 (.ZN(n121),
	.A(A[27]));
   INV_X1 U184 (.ZN(n116),
	.A(A[29]));
   INV_X1 U185 (.ZN(n110),
	.A(B[31]));
   INV_X1 U186 (.ZN(n106),
	.A(B[1]));
   INV_X1 U187 (.ZN(n111),
	.A(B[30]));
   INV_X1 U188 (.ZN(n198),
	.A(A[2]));
   INV_X1 U189 (.ZN(n188),
	.A(A[6]));
   INV_X1 U190 (.ZN(n176),
	.A(A[10]));
   INV_X1 U191 (.ZN(n164),
	.A(A[14]));
   INV_X1 U192 (.ZN(n152),
	.A(A[18]));
   INV_X1 U193 (.ZN(n140),
	.A(A[22]));
   INV_X1 U194 (.ZN(n128),
	.A(A[26]));
   OR2_X1 U195 (.ZN(n194),
	.A2(B[2]),
	.A1(n198));
   INV_X1 U196 (.ZN(n191),
	.A(A[4]));
   INV_X1 U197 (.ZN(n180),
	.A(A[8]));
   INV_X1 U198 (.ZN(n168),
	.A(A[12]));
   INV_X1 U199 (.ZN(n156),
	.A(A[16]));
   INV_X1 U200 (.ZN(n144),
	.A(A[20]));
   INV_X1 U201 (.ZN(n132),
	.A(A[24]));
   INV_X1 U202 (.ZN(n120),
	.A(A[28]));
   INV_X1 U203 (.ZN(n197),
	.A(n199));
   AOI21_X1 U204 (.ZN(n199),
	.B2(n196),
	.B1(A[1]),
	.A(n106));
endmodule

module ALU_DW01_cmp6_0 (
	A, 
	B, 
	TC, 
	LT, 
	GT, 
	EQ, 
	LE, 
	GE, 
	NE);
   input [31:0] A;
   input [31:0] B;
   input TC;
   output LT;
   output GT;
   output EQ;
   output LE;
   output GE;
   output NE;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;

   NAND3_X1 U25 (.ZN(n69),
	.A3(n74),
	.A2(n73),
	.A1(n72));
   NAND3_X1 U26 (.ZN(n72),
	.A3(n77),
	.A2(n76),
	.A1(n75));
   XOR2_X1 U43 (.Z(n8),
	.B(B[30]),
	.A(n100));
   INV_X1 U1 (.ZN(n168),
	.A(n60));
   INV_X1 U2 (.ZN(n140),
	.A(n40));
   INV_X1 U3 (.ZN(n112),
	.A(n20));
   INV_X1 U4 (.ZN(GE),
	.A(LT));
   AOI211_X1 U5 (.ZN(n62),
	.C2(n69),
	.C1(n68),
	.B(n71),
	.A(n70));
   NOR2_X1 U6 (.ZN(n68),
	.A2(n85),
	.A1(n84));
   AOI211_X1 U7 (.ZN(n52),
	.C2(n59),
	.C1(n58),
	.B(n61),
	.A(n60));
   NOR2_X1 U8 (.ZN(n58),
	.A2(n87),
	.A1(n86));
   OAI211_X1 U9 (.ZN(n59),
	.C2(n63),
	.C1(n62),
	.B(n65),
	.A(n64));
   NAND2_X1 U10 (.ZN(n63),
	.A2(n67),
	.A1(n66));
   AOI211_X1 U11 (.ZN(n42),
	.C2(n49),
	.C1(n48),
	.B(n51),
	.A(n50));
   NOR2_X1 U12 (.ZN(n48),
	.A2(n89),
	.A1(n88));
   OAI211_X1 U13 (.ZN(n49),
	.C2(n53),
	.C1(n52),
	.B(n55),
	.A(n54));
   NAND2_X1 U14 (.ZN(n53),
	.A2(n57),
	.A1(n56));
   AOI211_X1 U15 (.ZN(n32),
	.C2(n39),
	.C1(n38),
	.B(n41),
	.A(n40));
   NOR2_X1 U16 (.ZN(n38),
	.A2(n91),
	.A1(n90));
   OAI211_X1 U17 (.ZN(n39),
	.C2(n43),
	.C1(n42),
	.B(n45),
	.A(n44));
   NAND2_X1 U18 (.ZN(n43),
	.A2(n47),
	.A1(n46));
   AOI211_X1 U19 (.ZN(n22),
	.C2(n29),
	.C1(n28),
	.B(n31),
	.A(n30));
   NOR2_X1 U20 (.ZN(n28),
	.A2(n93),
	.A1(n92));
   OAI211_X1 U21 (.ZN(n29),
	.C2(n33),
	.C1(n32),
	.B(n35),
	.A(n34));
   NAND2_X1 U22 (.ZN(n33),
	.A2(n37),
	.A1(n36));
   AOI211_X1 U23 (.ZN(n12),
	.C2(n19),
	.C1(n18),
	.B(n21),
	.A(n20));
   NOR2_X1 U24 (.ZN(n18),
	.A2(n95),
	.A1(n94));
   OAI211_X1 U27 (.ZN(n19),
	.C2(n23),
	.C1(n22),
	.B(n25),
	.A(n24));
   NAND2_X1 U28 (.ZN(n23),
	.A2(n27),
	.A1(n26));
   NOR2_X1 U29 (.ZN(n80),
	.A2(n196),
	.A1(n195));
   INV_X1 U30 (.ZN(n196),
	.A(n76));
   NOR2_X1 U31 (.ZN(n65),
	.A2(n86),
	.A1(n176));
   NOR2_X1 U32 (.ZN(n55),
	.A2(n88),
	.A1(n162));
   NOR2_X1 U33 (.ZN(n45),
	.A2(n90),
	.A1(n148));
   NOR2_X1 U34 (.ZN(n35),
	.A2(n92),
	.A1(n134));
   NOR2_X1 U35 (.ZN(n25),
	.A2(n94),
	.A1(n120));
   NOR2_X1 U36 (.ZN(n15),
	.A2(n96),
	.A1(n106));
   AOI21_X1 U37 (.ZN(n167),
	.B2(n173),
	.B1(n172),
	.A(n87));
   INV_X1 U38 (.ZN(n173),
	.A(n61));
   AOI21_X1 U39 (.ZN(n172),
	.B2(n65),
	.B1(n175),
	.A(n176));
   AOI21_X1 U40 (.ZN(n175),
	.B2(n64),
	.B1(n178),
	.A(n179));
   AOI21_X1 U41 (.ZN(n186),
	.B2(n74),
	.B1(n189),
	.A(n190));
   AOI21_X1 U42 (.ZN(n189),
	.B2(n73),
	.B1(n191),
	.A(n192));
   INV_X1 U44 (.ZN(n192),
	.A(n75));
   AOI21_X1 U45 (.ZN(n191),
	.B2(n80),
	.B1(n194),
	.A(n195));
   AOI21_X1 U46 (.ZN(n178),
	.B2(n182),
	.B1(n181),
	.A(n183));
   INV_X1 U47 (.ZN(n182),
	.A(n70));
   AOI21_X1 U48 (.ZN(n181),
	.B2(n187),
	.B1(n186),
	.A(n85));
   INV_X1 U49 (.ZN(n187),
	.A(n71));
   AOI21_X1 U50 (.ZN(n158),
	.B2(n55),
	.B1(n161),
	.A(n162));
   AOI21_X1 U51 (.ZN(n161),
	.B2(n54),
	.B1(n164),
	.A(n165));
   INV_X1 U52 (.ZN(n165),
	.A(n56));
   AOI21_X1 U53 (.ZN(n164),
	.B2(n168),
	.B1(n167),
	.A(n169));
   AOI21_X1 U54 (.ZN(n111),
	.B2(n117),
	.B1(n116),
	.A(n95));
   INV_X1 U55 (.ZN(n117),
	.A(n21));
   AOI21_X1 U56 (.ZN(n116),
	.B2(n25),
	.B1(n119),
	.A(n120));
   AOI21_X1 U57 (.ZN(n119),
	.B2(n24),
	.B1(n122),
	.A(n123));
   AOI21_X1 U58 (.ZN(n150),
	.B2(n154),
	.B1(n153),
	.A(n155));
   INV_X1 U59 (.ZN(n154),
	.A(n50));
   AOI21_X1 U60 (.ZN(n153),
	.B2(n159),
	.B1(n158),
	.A(n89));
   INV_X1 U61 (.ZN(n159),
	.A(n51));
   AOI21_X1 U62 (.ZN(n139),
	.B2(n145),
	.B1(n144),
	.A(n91));
   INV_X1 U63 (.ZN(n145),
	.A(n41));
   AOI21_X1 U64 (.ZN(n144),
	.B2(n45),
	.B1(n147),
	.A(n148));
   AOI21_X1 U65 (.ZN(n147),
	.B2(n44),
	.B1(n150),
	.A(n151));
   AOI21_X1 U66 (.ZN(n130),
	.B2(n35),
	.B1(n133),
	.A(n134));
   AOI21_X1 U67 (.ZN(n133),
	.B2(n34),
	.B1(n136),
	.A(n137));
   INV_X1 U68 (.ZN(n137),
	.A(n36));
   AOI21_X1 U69 (.ZN(n136),
	.B2(n140),
	.B1(n139),
	.A(n141));
   AOI21_X1 U70 (.ZN(n122),
	.B2(n126),
	.B1(n125),
	.A(n127));
   INV_X1 U71 (.ZN(n126),
	.A(n30));
   AOI21_X1 U72 (.ZN(n125),
	.B2(n131),
	.B1(n130),
	.A(n93));
   INV_X1 U73 (.ZN(n131),
	.A(n31));
   AOI21_X1 U74 (.ZN(n102),
	.B2(n15),
	.B1(n105),
	.A(n106));
   AOI21_X1 U75 (.ZN(n105),
	.B2(n14),
	.B1(n108),
	.A(n109));
   INV_X1 U76 (.ZN(n109),
	.A(n16));
   AOI21_X1 U77 (.ZN(n108),
	.B2(n112),
	.B1(n111),
	.A(n113));
   AOI21_X1 U78 (.ZN(n7),
	.B2(n10),
	.B1(n9),
	.A(n11));
   NOR2_X1 U79 (.ZN(n9),
	.A2(n97),
	.A1(n96));
   OAI211_X1 U80 (.ZN(n10),
	.C2(n13),
	.C1(n12),
	.B(n15),
	.A(n14));
   NAND2_X1 U81 (.ZN(n13),
	.A2(n17),
	.A1(n16));
   NOR2_X1 U82 (.ZN(n74),
	.A2(n84),
	.A1(n190));
   NAND2_X1 U83 (.ZN(n70),
	.A2(n67),
	.A1(n184));
   INV_X1 U84 (.ZN(n184),
	.A(n183));
   NAND2_X1 U85 (.ZN(n60),
	.A2(n57),
	.A1(n170));
   INV_X1 U86 (.ZN(n170),
	.A(n169));
   NAND2_X1 U87 (.ZN(n50),
	.A2(n47),
	.A1(n156));
   INV_X1 U88 (.ZN(n156),
	.A(n155));
   NAND2_X1 U89 (.ZN(n40),
	.A2(n37),
	.A1(n142));
   INV_X1 U90 (.ZN(n142),
	.A(n141));
   NAND2_X1 U91 (.ZN(n30),
	.A2(n27),
	.A1(n128));
   INV_X1 U92 (.ZN(n128),
	.A(n127));
   NAND2_X1 U93 (.ZN(n20),
	.A2(n17),
	.A1(n114));
   INV_X1 U94 (.ZN(n114),
	.A(n113));
   INV_X1 U95 (.ZN(GT),
	.A(LE));
   INV_X1 U96 (.ZN(n179),
	.A(n66));
   INV_X1 U97 (.ZN(n151),
	.A(n46));
   INV_X1 U98 (.ZN(n123),
	.A(n26));
   AOI21_X1 U99 (.ZN(LE),
	.B2(n3),
	.B1(n2),
	.A(n4));
   INV_X1 U100 (.ZN(n3),
	.A(n5));
   AOI22_X1 U101 (.ZN(n5),
	.B2(n8),
	.B1(n7),
	.A2(n6),
	.A1(A[30]));
   INV_X1 U102 (.ZN(n6),
	.A(B[30]));
   OAI21_X1 U103 (.ZN(LT),
	.B2(n98),
	.B1(n4),
	.A(n2));
   AOI22_X1 U104 (.ZN(n98),
	.B2(n8),
	.B1(n101),
	.A2(n100),
	.A1(B[30]));
   AOI21_X1 U105 (.ZN(n101),
	.B2(n103),
	.B1(n102),
	.A(n97));
   INV_X1 U106 (.ZN(n103),
	.A(n11));
   NOR2_X1 U107 (.ZN(n71),
	.A2(A[5]),
	.A1(n188));
   NOR2_X1 U108 (.ZN(n61),
	.A2(A[9]),
	.A1(n174));
   NOR2_X1 U109 (.ZN(n51),
	.A2(A[13]),
	.A1(n160));
   NOR2_X1 U110 (.ZN(n41),
	.A2(A[17]),
	.A1(n146));
   NOR2_X1 U111 (.ZN(n31),
	.A2(A[21]),
	.A1(n132));
   NOR2_X1 U112 (.ZN(n21),
	.A2(A[25]),
	.A1(n118));
   NOR2_X1 U113 (.ZN(n195),
	.A2(A[2]),
	.A1(n197));
   NOR2_X1 U114 (.ZN(n190),
	.A2(A[4]),
	.A1(n1));
   NOR2_X1 U115 (.ZN(n176),
	.A2(A[8]),
	.A1(n177));
   NOR2_X1 U116 (.ZN(n162),
	.A2(A[12]),
	.A1(n163));
   NOR2_X1 U117 (.ZN(n148),
	.A2(A[16]),
	.A1(n149));
   NOR2_X1 U118 (.ZN(n134),
	.A2(A[20]),
	.A1(n135));
   NOR2_X1 U119 (.ZN(n120),
	.A2(A[24]),
	.A1(n121));
   NOR2_X1 U120 (.ZN(n106),
	.A2(A[28]),
	.A1(n107));
   NOR2_X1 U121 (.ZN(n183),
	.A2(A[6]),
	.A1(n185));
   NOR2_X1 U122 (.ZN(n169),
	.A2(A[10]),
	.A1(n171));
   NOR2_X1 U123 (.ZN(n155),
	.A2(A[14]),
	.A1(n157));
   NOR2_X1 U124 (.ZN(n141),
	.A2(A[18]),
	.A1(n143));
   NOR2_X1 U125 (.ZN(n127),
	.A2(A[22]),
	.A1(n129));
   NOR2_X1 U126 (.ZN(n113),
	.A2(A[26]),
	.A1(n115));
   NOR2_X1 U127 (.ZN(n11),
	.A2(A[29]),
	.A1(n104));
   NOR2_X1 U128 (.ZN(n4),
	.A2(A[31]),
	.A1(n99));
   OAI211_X1 U129 (.ZN(n77),
	.C2(n78),
	.C1(A[1]),
	.B(n80),
	.A(n79));
   INV_X1 U130 (.ZN(n78),
	.A(n82));
   OAI21_X1 U131 (.ZN(n79),
	.B2(n82),
	.B1(n81),
	.A(B[1]));
   NAND2_X1 U132 (.ZN(n82),
	.A2(n83),
	.A1(A[0]));
   NAND2_X1 U133 (.ZN(n67),
	.A2(n185),
	.A1(A[6]));
   NAND2_X1 U134 (.ZN(n57),
	.A2(n171),
	.A1(A[10]));
   NAND2_X1 U135 (.ZN(n47),
	.A2(n157),
	.A1(A[14]));
   NAND2_X1 U136 (.ZN(n37),
	.A2(n143),
	.A1(A[18]));
   NAND2_X1 U137 (.ZN(n27),
	.A2(n129),
	.A1(A[22]));
   NAND2_X1 U138 (.ZN(n17),
	.A2(n115),
	.A1(A[26]));
   NAND2_X1 U139 (.ZN(n2),
	.A2(n99),
	.A1(A[31]));
   NAND2_X1 U140 (.ZN(n66),
	.A2(n180),
	.A1(A[7]));
   NAND2_X1 U141 (.ZN(n56),
	.A2(n166),
	.A1(A[11]));
   NAND2_X1 U142 (.ZN(n46),
	.A2(n152),
	.A1(A[15]));
   NAND2_X1 U143 (.ZN(n36),
	.A2(n138),
	.A1(A[19]));
   NAND2_X1 U144 (.ZN(n26),
	.A2(n124),
	.A1(A[23]));
   NAND2_X1 U145 (.ZN(n16),
	.A2(n110),
	.A1(A[27]));
   INV_X1 U146 (.ZN(n81),
	.A(A[1]));
   AND2_X1 U147 (.ZN(n84),
	.A2(n1),
	.A1(A[4]));
   AND2_X1 U148 (.ZN(n86),
	.A2(n177),
	.A1(A[8]));
   AND2_X1 U149 (.ZN(n88),
	.A2(n163),
	.A1(A[12]));
   AND2_X1 U150 (.ZN(n90),
	.A2(n149),
	.A1(A[16]));
   AND2_X1 U151 (.ZN(n92),
	.A2(n135),
	.A1(A[20]));
   AND2_X1 U152 (.ZN(n94),
	.A2(n121),
	.A1(A[24]));
   AND2_X1 U153 (.ZN(n96),
	.A2(n107),
	.A1(A[28]));
   AND2_X1 U154 (.ZN(n85),
	.A2(n188),
	.A1(A[5]));
   AND2_X1 U155 (.ZN(n87),
	.A2(n174),
	.A1(A[9]));
   AND2_X1 U156 (.ZN(n89),
	.A2(n160),
	.A1(A[13]));
   AND2_X1 U157 (.ZN(n91),
	.A2(n146),
	.A1(A[17]));
   AND2_X1 U158 (.ZN(n93),
	.A2(n132),
	.A1(A[21]));
   AND2_X1 U159 (.ZN(n95),
	.A2(n118),
	.A1(A[25]));
   AND2_X1 U160 (.ZN(n97),
	.A2(n104),
	.A1(A[29]));
   OR2_X1 U161 (.ZN(n64),
	.A2(A[7]),
	.A1(n180));
   OR2_X1 U162 (.ZN(n54),
	.A2(A[11]),
	.A1(n166));
   OR2_X1 U163 (.ZN(n44),
	.A2(A[15]),
	.A1(n152));
   OR2_X1 U164 (.ZN(n34),
	.A2(A[19]),
	.A1(n138));
   OR2_X1 U165 (.ZN(n24),
	.A2(A[23]),
	.A1(n124));
   OR2_X1 U166 (.ZN(n14),
	.A2(A[27]),
	.A1(n110));
   NAND2_X1 U167 (.ZN(n76),
	.A2(n197),
	.A1(A[2]));
   NAND2_X1 U168 (.ZN(n75),
	.A2(n193),
	.A1(A[3]));
   INV_X1 U169 (.ZN(n197),
	.A(B[2]));
   INV_X1 U170 (.ZN(n185),
	.A(B[6]));
   INV_X1 U171 (.ZN(n171),
	.A(B[10]));
   INV_X1 U172 (.ZN(n157),
	.A(B[14]));
   INV_X1 U173 (.ZN(n83),
	.A(B[0]));
   INV_X1 U174 (.ZN(n143),
	.A(B[18]));
   INV_X1 U175 (.ZN(n129),
	.A(B[22]));
   INV_X1 U176 (.ZN(n115),
	.A(B[26]));
   INV_X1 U177 (.ZN(n99),
	.A(B[31]));
   OR2_X1 U178 (.ZN(n73),
	.A2(A[3]),
	.A1(n193));
   INV_X1 U179 (.ZN(n100),
	.A(A[30]));
   INV_X1 U180 (.ZN(n193),
	.A(B[3]));
   INV_X1 U181 (.ZN(n180),
	.A(B[7]));
   INV_X1 U182 (.ZN(n166),
	.A(B[11]));
   INV_X1 U183 (.ZN(n152),
	.A(B[15]));
   INV_X1 U184 (.ZN(n138),
	.A(B[19]));
   INV_X1 U185 (.ZN(n124),
	.A(B[23]));
   INV_X1 U186 (.ZN(n110),
	.A(B[27]));
   INV_X1 U187 (.ZN(n1),
	.A(B[4]));
   INV_X1 U188 (.ZN(n188),
	.A(B[5]));
   INV_X1 U189 (.ZN(n177),
	.A(B[8]));
   INV_X1 U190 (.ZN(n174),
	.A(B[9]));
   INV_X1 U191 (.ZN(n163),
	.A(B[12]));
   INV_X1 U192 (.ZN(n160),
	.A(B[13]));
   INV_X1 U193 (.ZN(n149),
	.A(B[16]));
   INV_X1 U194 (.ZN(n146),
	.A(B[17]));
   INV_X1 U195 (.ZN(n135),
	.A(B[20]));
   INV_X1 U196 (.ZN(n132),
	.A(B[21]));
   INV_X1 U197 (.ZN(n121),
	.A(B[24]));
   INV_X1 U198 (.ZN(n118),
	.A(B[25]));
   INV_X1 U199 (.ZN(n107),
	.A(B[28]));
   INV_X1 U200 (.ZN(n104),
	.A(B[29]));
   INV_X1 U201 (.ZN(n194),
	.A(n198));
   OAI22_X1 U202 (.ZN(n198),
	.B2(n200),
	.B1(n81),
	.A2(B[1]),
	.A1(n199));
   AND2_X1 U203 (.ZN(n199),
	.A2(n81),
	.A1(n200));
   NOR2_X1 U204 (.ZN(n200),
	.A2(A[0]),
	.A1(n83));
endmodule

module ALU_DW01_add_1 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [31:0] A;
   input [31:0] B;
   input CI;
   output [31:0] SUM;
   output CO;

   // Internal wires
   wire \carry[31] ;
   wire \carry[30] ;
   wire \carry[29] ;
   wire \carry[28] ;
   wire \carry[27] ;
   wire \carry[26] ;
   wire \carry[25] ;
   wire \carry[24] ;
   wire \carry[23] ;
   wire \carry[22] ;
   wire \carry[21] ;
   wire \carry[20] ;
   wire \carry[19] ;
   wire \carry[18] ;
   wire \carry[17] ;
   wire \carry[16] ;
   wire \carry[15] ;
   wire \carry[14] ;
   wire \carry[13] ;
   wire \carry[12] ;
   wire \carry[11] ;
   wire \carry[10] ;
   wire \carry[9] ;
   wire \carry[8] ;
   wire \carry[7] ;
   wire \carry[6] ;
   wire \carry[5] ;
   wire \carry[4] ;
   wire \carry[3] ;
   wire \carry[2] ;
   wire \carry[1] ;

   FA_X1 U1_31 (.S(SUM[31]),
	.CI(\carry[31] ),
	.B(B[31]),
	.A(A[31]));
   FA_X1 U1_30 (.S(SUM[30]),
	.CO(\carry[31] ),
	.CI(\carry[30] ),
	.B(B[30]),
	.A(A[30]));
   FA_X1 U1_29 (.S(SUM[29]),
	.CO(\carry[30] ),
	.CI(\carry[29] ),
	.B(B[29]),
	.A(A[29]));
   FA_X1 U1_28 (.S(SUM[28]),
	.CO(\carry[29] ),
	.CI(\carry[28] ),
	.B(B[28]),
	.A(A[28]));
   FA_X1 U1_27 (.S(SUM[27]),
	.CO(\carry[28] ),
	.CI(\carry[27] ),
	.B(B[27]),
	.A(A[27]));
   FA_X1 U1_26 (.S(SUM[26]),
	.CO(\carry[27] ),
	.CI(\carry[26] ),
	.B(B[26]),
	.A(A[26]));
   FA_X1 U1_25 (.S(SUM[25]),
	.CO(\carry[26] ),
	.CI(\carry[25] ),
	.B(B[25]),
	.A(A[25]));
   FA_X1 U1_24 (.S(SUM[24]),
	.CO(\carry[25] ),
	.CI(\carry[24] ),
	.B(B[24]),
	.A(A[24]));
   FA_X1 U1_23 (.S(SUM[23]),
	.CO(\carry[24] ),
	.CI(\carry[23] ),
	.B(B[23]),
	.A(A[23]));
   FA_X1 U1_22 (.S(SUM[22]),
	.CO(\carry[23] ),
	.CI(\carry[22] ),
	.B(B[22]),
	.A(A[22]));
   FA_X1 U1_21 (.S(SUM[21]),
	.CO(\carry[22] ),
	.CI(\carry[21] ),
	.B(B[21]),
	.A(A[21]));
   FA_X1 U1_20 (.S(SUM[20]),
	.CO(\carry[21] ),
	.CI(\carry[20] ),
	.B(B[20]),
	.A(A[20]));
   FA_X1 U1_19 (.S(SUM[19]),
	.CO(\carry[20] ),
	.CI(\carry[19] ),
	.B(B[19]),
	.A(A[19]));
   FA_X1 U1_18 (.S(SUM[18]),
	.CO(\carry[19] ),
	.CI(\carry[18] ),
	.B(B[18]),
	.A(A[18]));
   FA_X1 U1_17 (.S(SUM[17]),
	.CO(\carry[18] ),
	.CI(\carry[17] ),
	.B(B[17]),
	.A(A[17]));
   FA_X1 U1_16 (.S(SUM[16]),
	.CO(\carry[17] ),
	.CI(\carry[16] ),
	.B(B[16]),
	.A(A[16]));
   FA_X1 U1_15 (.S(SUM[15]),
	.CO(\carry[16] ),
	.CI(\carry[15] ),
	.B(B[15]),
	.A(A[15]));
   FA_X1 U1_14 (.S(SUM[14]),
	.CO(\carry[15] ),
	.CI(\carry[14] ),
	.B(B[14]),
	.A(A[14]));
   FA_X1 U1_13 (.S(SUM[13]),
	.CO(\carry[14] ),
	.CI(\carry[13] ),
	.B(B[13]),
	.A(A[13]));
   FA_X1 U1_12 (.S(SUM[12]),
	.CO(\carry[13] ),
	.CI(\carry[12] ),
	.B(B[12]),
	.A(A[12]));
   FA_X1 U1_11 (.S(SUM[11]),
	.CO(\carry[12] ),
	.CI(\carry[11] ),
	.B(B[11]),
	.A(A[11]));
   FA_X1 U1_10 (.S(SUM[10]),
	.CO(\carry[11] ),
	.CI(\carry[10] ),
	.B(B[10]),
	.A(A[10]));
   FA_X1 U1_9 (.S(SUM[9]),
	.CO(\carry[10] ),
	.CI(\carry[9] ),
	.B(B[9]),
	.A(A[9]));
   FA_X1 U1_8 (.S(SUM[8]),
	.CO(\carry[9] ),
	.CI(\carry[8] ),
	.B(B[8]),
	.A(A[8]));
   FA_X1 U1_7 (.S(SUM[7]),
	.CO(\carry[8] ),
	.CI(\carry[7] ),
	.B(B[7]),
	.A(A[7]));
   FA_X1 U1_6 (.S(SUM[6]),
	.CO(\carry[7] ),
	.CI(\carry[6] ),
	.B(B[6]),
	.A(A[6]));
   FA_X1 U1_5 (.S(SUM[5]),
	.CO(\carry[6] ),
	.CI(\carry[5] ),
	.B(B[5]),
	.A(A[5]));
   FA_X1 U1_4 (.S(SUM[4]),
	.CO(\carry[5] ),
	.CI(\carry[4] ),
	.B(B[4]),
	.A(A[4]));
   FA_X1 U1_3 (.S(SUM[3]),
	.CO(\carry[4] ),
	.CI(\carry[3] ),
	.B(B[3]),
	.A(A[3]));
   FA_X1 U1_2 (.S(SUM[2]),
	.CO(\carry[3] ),
	.CI(\carry[2] ),
	.B(B[2]),
	.A(A[2]));
   FA_X1 U1_1 (.S(SUM[1]),
	.CO(\carry[2] ),
	.CI(\carry[1] ),
	.B(B[1]),
	.A(A[1]));
   XOR2_X1 U2 (.Z(SUM[0]),
	.B(A[0]),
	.A(B[0]));
   AND2_X1 U1 (.ZN(\carry[1] ),
	.A2(B[0]),
	.A1(A[0]));
endmodule

module ALU_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [31:0] A;
   input [31:0] B;
   input CI;
   output [31:0] SUM;
   output CO;

   // Internal wires
   wire \carry[31] ;
   wire \carry[30] ;
   wire \carry[29] ;
   wire \carry[28] ;
   wire \carry[27] ;
   wire \carry[26] ;
   wire \carry[25] ;
   wire \carry[24] ;
   wire \carry[23] ;
   wire \carry[22] ;
   wire \carry[21] ;
   wire \carry[20] ;
   wire \carry[19] ;
   wire \carry[18] ;
   wire \carry[17] ;
   wire \carry[16] ;
   wire \carry[15] ;
   wire \carry[14] ;
   wire \carry[13] ;
   wire \carry[12] ;
   wire \carry[11] ;
   wire \carry[10] ;
   wire \carry[9] ;
   wire \carry[8] ;
   wire \carry[7] ;
   wire \carry[6] ;
   wire \carry[5] ;
   wire \carry[4] ;
   wire \carry[3] ;
   wire \carry[2] ;
   wire \carry[1] ;

   FA_X1 U1_31 (.S(SUM[31]),
	.CI(\carry[31] ),
	.B(B[31]),
	.A(A[31]));
   FA_X1 U1_30 (.S(SUM[30]),
	.CO(\carry[31] ),
	.CI(\carry[30] ),
	.B(B[30]),
	.A(A[30]));
   FA_X1 U1_29 (.S(SUM[29]),
	.CO(\carry[30] ),
	.CI(\carry[29] ),
	.B(B[29]),
	.A(A[29]));
   FA_X1 U1_28 (.S(SUM[28]),
	.CO(\carry[29] ),
	.CI(\carry[28] ),
	.B(B[28]),
	.A(A[28]));
   FA_X1 U1_27 (.S(SUM[27]),
	.CO(\carry[28] ),
	.CI(\carry[27] ),
	.B(B[27]),
	.A(A[27]));
   FA_X1 U1_26 (.S(SUM[26]),
	.CO(\carry[27] ),
	.CI(\carry[26] ),
	.B(B[26]),
	.A(A[26]));
   FA_X1 U1_25 (.S(SUM[25]),
	.CO(\carry[26] ),
	.CI(\carry[25] ),
	.B(B[25]),
	.A(A[25]));
   FA_X1 U1_24 (.S(SUM[24]),
	.CO(\carry[25] ),
	.CI(\carry[24] ),
	.B(B[24]),
	.A(A[24]));
   FA_X1 U1_23 (.S(SUM[23]),
	.CO(\carry[24] ),
	.CI(\carry[23] ),
	.B(B[23]),
	.A(A[23]));
   FA_X1 U1_22 (.S(SUM[22]),
	.CO(\carry[23] ),
	.CI(\carry[22] ),
	.B(B[22]),
	.A(A[22]));
   FA_X1 U1_21 (.S(SUM[21]),
	.CO(\carry[22] ),
	.CI(\carry[21] ),
	.B(B[21]),
	.A(A[21]));
   FA_X1 U1_20 (.S(SUM[20]),
	.CO(\carry[21] ),
	.CI(\carry[20] ),
	.B(B[20]),
	.A(A[20]));
   FA_X1 U1_19 (.S(SUM[19]),
	.CO(\carry[20] ),
	.CI(\carry[19] ),
	.B(B[19]),
	.A(A[19]));
   FA_X1 U1_18 (.S(SUM[18]),
	.CO(\carry[19] ),
	.CI(\carry[18] ),
	.B(B[18]),
	.A(A[18]));
   FA_X1 U1_17 (.S(SUM[17]),
	.CO(\carry[18] ),
	.CI(\carry[17] ),
	.B(B[17]),
	.A(A[17]));
   FA_X1 U1_16 (.S(SUM[16]),
	.CO(\carry[17] ),
	.CI(\carry[16] ),
	.B(B[16]),
	.A(A[16]));
   FA_X1 U1_15 (.S(SUM[15]),
	.CO(\carry[16] ),
	.CI(\carry[15] ),
	.B(B[15]),
	.A(A[15]));
   FA_X1 U1_14 (.S(SUM[14]),
	.CO(\carry[15] ),
	.CI(\carry[14] ),
	.B(B[14]),
	.A(A[14]));
   FA_X1 U1_13 (.S(SUM[13]),
	.CO(\carry[14] ),
	.CI(\carry[13] ),
	.B(B[13]),
	.A(A[13]));
   FA_X1 U1_12 (.S(SUM[12]),
	.CO(\carry[13] ),
	.CI(\carry[12] ),
	.B(B[12]),
	.A(A[12]));
   FA_X1 U1_11 (.S(SUM[11]),
	.CO(\carry[12] ),
	.CI(\carry[11] ),
	.B(B[11]),
	.A(A[11]));
   FA_X1 U1_10 (.S(SUM[10]),
	.CO(\carry[11] ),
	.CI(\carry[10] ),
	.B(B[10]),
	.A(A[10]));
   FA_X1 U1_9 (.S(SUM[9]),
	.CO(\carry[10] ),
	.CI(\carry[9] ),
	.B(B[9]),
	.A(A[9]));
   FA_X1 U1_8 (.S(SUM[8]),
	.CO(\carry[9] ),
	.CI(\carry[8] ),
	.B(B[8]),
	.A(A[8]));
   FA_X1 U1_7 (.S(SUM[7]),
	.CO(\carry[8] ),
	.CI(\carry[7] ),
	.B(B[7]),
	.A(A[7]));
   FA_X1 U1_6 (.S(SUM[6]),
	.CO(\carry[7] ),
	.CI(\carry[6] ),
	.B(B[6]),
	.A(A[6]));
   FA_X1 U1_5 (.S(SUM[5]),
	.CO(\carry[6] ),
	.CI(\carry[5] ),
	.B(B[5]),
	.A(A[5]));
   FA_X1 U1_4 (.S(SUM[4]),
	.CO(\carry[5] ),
	.CI(\carry[4] ),
	.B(B[4]),
	.A(A[4]));
   FA_X1 U1_3 (.S(SUM[3]),
	.CO(\carry[4] ),
	.CI(\carry[3] ),
	.B(B[3]),
	.A(A[3]));
   FA_X1 U1_2 (.S(SUM[2]),
	.CO(\carry[3] ),
	.CI(\carry[2] ),
	.B(B[2]),
	.A(A[2]));
   FA_X1 U1_1 (.S(SUM[1]),
	.CO(\carry[2] ),
	.CI(\carry[1] ),
	.B(B[1]),
	.A(A[1]));
   XOR2_X1 U2 (.Z(SUM[0]),
	.B(A[0]),
	.A(B[0]));
   AND2_X1 U1 (.ZN(\carry[1] ),
	.A2(B[0]),
	.A1(A[0]));
endmodule

module ALU_DW01_sub_1 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO);
   input [31:0] A;
   input [31:0] B;
   input CI;
   output [31:0] DIFF;
   output CO;

   // Internal wires
   wire \carry[31] ;
   wire \carry[30] ;
   wire \carry[29] ;
   wire \carry[28] ;
   wire \carry[27] ;
   wire \carry[26] ;
   wire \carry[25] ;
   wire \carry[24] ;
   wire \carry[23] ;
   wire \carry[22] ;
   wire \carry[21] ;
   wire \carry[20] ;
   wire \carry[19] ;
   wire \carry[18] ;
   wire \carry[17] ;
   wire \carry[16] ;
   wire \carry[15] ;
   wire \carry[14] ;
   wire \carry[13] ;
   wire \carry[12] ;
   wire \carry[11] ;
   wire \carry[10] ;
   wire \carry[9] ;
   wire \carry[8] ;
   wire \carry[7] ;
   wire \carry[6] ;
   wire \carry[5] ;
   wire \carry[4] ;
   wire \carry[3] ;
   wire \carry[2] ;
   wire \carry[1] ;
   wire \B_not[31] ;
   wire \B_not[30] ;
   wire \B_not[29] ;
   wire \B_not[28] ;
   wire \B_not[27] ;
   wire \B_not[26] ;
   wire \B_not[25] ;
   wire \B_not[24] ;
   wire \B_not[23] ;
   wire \B_not[22] ;
   wire \B_not[21] ;
   wire \B_not[20] ;
   wire \B_not[19] ;
   wire \B_not[18] ;
   wire \B_not[17] ;
   wire \B_not[16] ;
   wire \B_not[15] ;
   wire \B_not[14] ;
   wire \B_not[13] ;
   wire \B_not[12] ;
   wire \B_not[11] ;
   wire \B_not[10] ;
   wire \B_not[9] ;
   wire \B_not[8] ;
   wire \B_not[7] ;
   wire \B_not[6] ;
   wire \B_not[5] ;
   wire \B_not[3] ;
   wire \B_not[2] ;
   wire \B_not[1] ;
   wire \B_not[0] ;
   wire n1;

   FA_X1 U2_31 (.S(DIFF[31]),
	.CI(\carry[31] ),
	.B(\B_not[31] ),
	.A(A[31]));
   FA_X1 U2_30 (.S(DIFF[30]),
	.CO(\carry[31] ),
	.CI(\carry[30] ),
	.B(\B_not[30] ),
	.A(A[30]));
   FA_X1 U2_29 (.S(DIFF[29]),
	.CO(\carry[30] ),
	.CI(\carry[29] ),
	.B(\B_not[29] ),
	.A(A[29]));
   FA_X1 U2_28 (.S(DIFF[28]),
	.CO(\carry[29] ),
	.CI(\carry[28] ),
	.B(\B_not[28] ),
	.A(A[28]));
   FA_X1 U2_27 (.S(DIFF[27]),
	.CO(\carry[28] ),
	.CI(\carry[27] ),
	.B(\B_not[27] ),
	.A(A[27]));
   FA_X1 U2_26 (.S(DIFF[26]),
	.CO(\carry[27] ),
	.CI(\carry[26] ),
	.B(\B_not[26] ),
	.A(A[26]));
   FA_X1 U2_25 (.S(DIFF[25]),
	.CO(\carry[26] ),
	.CI(\carry[25] ),
	.B(\B_not[25] ),
	.A(A[25]));
   FA_X1 U2_24 (.S(DIFF[24]),
	.CO(\carry[25] ),
	.CI(\carry[24] ),
	.B(\B_not[24] ),
	.A(A[24]));
   FA_X1 U2_23 (.S(DIFF[23]),
	.CO(\carry[24] ),
	.CI(\carry[23] ),
	.B(\B_not[23] ),
	.A(A[23]));
   FA_X1 U2_22 (.S(DIFF[22]),
	.CO(\carry[23] ),
	.CI(\carry[22] ),
	.B(\B_not[22] ),
	.A(A[22]));
   FA_X1 U2_21 (.S(DIFF[21]),
	.CO(\carry[22] ),
	.CI(\carry[21] ),
	.B(\B_not[21] ),
	.A(A[21]));
   FA_X1 U2_20 (.S(DIFF[20]),
	.CO(\carry[21] ),
	.CI(\carry[20] ),
	.B(\B_not[20] ),
	.A(A[20]));
   FA_X1 U2_19 (.S(DIFF[19]),
	.CO(\carry[20] ),
	.CI(\carry[19] ),
	.B(\B_not[19] ),
	.A(A[19]));
   FA_X1 U2_18 (.S(DIFF[18]),
	.CO(\carry[19] ),
	.CI(\carry[18] ),
	.B(\B_not[18] ),
	.A(A[18]));
   FA_X1 U2_17 (.S(DIFF[17]),
	.CO(\carry[18] ),
	.CI(\carry[17] ),
	.B(\B_not[17] ),
	.A(A[17]));
   FA_X1 U2_16 (.S(DIFF[16]),
	.CO(\carry[17] ),
	.CI(\carry[16] ),
	.B(\B_not[16] ),
	.A(A[16]));
   FA_X1 U2_15 (.S(DIFF[15]),
	.CO(\carry[16] ),
	.CI(\carry[15] ),
	.B(\B_not[15] ),
	.A(A[15]));
   FA_X1 U2_14 (.S(DIFF[14]),
	.CO(\carry[15] ),
	.CI(\carry[14] ),
	.B(\B_not[14] ),
	.A(A[14]));
   FA_X1 U2_13 (.S(DIFF[13]),
	.CO(\carry[14] ),
	.CI(\carry[13] ),
	.B(\B_not[13] ),
	.A(A[13]));
   FA_X1 U2_12 (.S(DIFF[12]),
	.CO(\carry[13] ),
	.CI(\carry[12] ),
	.B(\B_not[12] ),
	.A(A[12]));
   FA_X1 U2_11 (.S(DIFF[11]),
	.CO(\carry[12] ),
	.CI(\carry[11] ),
	.B(\B_not[11] ),
	.A(A[11]));
   FA_X1 U2_10 (.S(DIFF[10]),
	.CO(\carry[11] ),
	.CI(\carry[10] ),
	.B(\B_not[10] ),
	.A(A[10]));
   FA_X1 U2_9 (.S(DIFF[9]),
	.CO(\carry[10] ),
	.CI(\carry[9] ),
	.B(\B_not[9] ),
	.A(A[9]));
   FA_X1 U2_8 (.S(DIFF[8]),
	.CO(\carry[9] ),
	.CI(\carry[8] ),
	.B(\B_not[8] ),
	.A(A[8]));
   FA_X1 U2_7 (.S(DIFF[7]),
	.CO(\carry[8] ),
	.CI(\carry[7] ),
	.B(\B_not[7] ),
	.A(A[7]));
   FA_X1 U2_6 (.S(DIFF[6]),
	.CO(\carry[7] ),
	.CI(\carry[6] ),
	.B(\B_not[6] ),
	.A(A[6]));
   FA_X1 U2_5 (.S(DIFF[5]),
	.CO(\carry[6] ),
	.CI(\carry[5] ),
	.B(\B_not[5] ),
	.A(A[5]));
   FA_X1 U2_4 (.S(DIFF[4]),
	.CO(\carry[5] ),
	.CI(\carry[4] ),
	.B(n1),
	.A(A[4]));
   FA_X1 U2_3 (.S(DIFF[3]),
	.CO(\carry[4] ),
	.CI(\carry[3] ),
	.B(\B_not[3] ),
	.A(A[3]));
   FA_X1 U2_2 (.S(DIFF[2]),
	.CO(\carry[3] ),
	.CI(\carry[2] ),
	.B(\B_not[2] ),
	.A(A[2]));
   FA_X1 U2_1 (.S(DIFF[1]),
	.CO(\carry[2] ),
	.CI(\carry[1] ),
	.B(\B_not[1] ),
	.A(A[1]));
   XNOR2_X1 U1 (.ZN(DIFF[0]),
	.B(\B_not[0] ),
	.A(A[0]));
   INV_X1 U2 (.ZN(\B_not[1] ),
	.A(B[1]));
   OR2_X1 U3 (.ZN(\carry[1] ),
	.A2(A[0]),
	.A1(\B_not[0] ));
   INV_X1 U4 (.ZN(\B_not[2] ),
	.A(B[2]));
   INV_X1 U5 (.ZN(\B_not[3] ),
	.A(B[3]));
   INV_X1 U6 (.ZN(n1),
	.A(B[4]));
   INV_X1 U7 (.ZN(\B_not[5] ),
	.A(B[5]));
   INV_X1 U8 (.ZN(\B_not[6] ),
	.A(B[6]));
   INV_X1 U9 (.ZN(\B_not[7] ),
	.A(B[7]));
   INV_X1 U10 (.ZN(\B_not[8] ),
	.A(B[8]));
   INV_X1 U11 (.ZN(\B_not[9] ),
	.A(B[9]));
   INV_X1 U12 (.ZN(\B_not[10] ),
	.A(B[10]));
   INV_X1 U13 (.ZN(\B_not[11] ),
	.A(B[11]));
   INV_X1 U14 (.ZN(\B_not[12] ),
	.A(B[12]));
   INV_X1 U15 (.ZN(\B_not[13] ),
	.A(B[13]));
   INV_X1 U16 (.ZN(\B_not[14] ),
	.A(B[14]));
   INV_X1 U17 (.ZN(\B_not[15] ),
	.A(B[15]));
   INV_X1 U18 (.ZN(\B_not[16] ),
	.A(B[16]));
   INV_X1 U19 (.ZN(\B_not[17] ),
	.A(B[17]));
   INV_X1 U20 (.ZN(\B_not[18] ),
	.A(B[18]));
   INV_X1 U21 (.ZN(\B_not[19] ),
	.A(B[19]));
   INV_X1 U22 (.ZN(\B_not[20] ),
	.A(B[20]));
   INV_X1 U23 (.ZN(\B_not[21] ),
	.A(B[21]));
   INV_X1 U24 (.ZN(\B_not[22] ),
	.A(B[22]));
   INV_X1 U25 (.ZN(\B_not[23] ),
	.A(B[23]));
   INV_X1 U26 (.ZN(\B_not[24] ),
	.A(B[24]));
   INV_X1 U27 (.ZN(\B_not[25] ),
	.A(B[25]));
   INV_X1 U28 (.ZN(\B_not[26] ),
	.A(B[26]));
   INV_X1 U29 (.ZN(\B_not[27] ),
	.A(B[27]));
   INV_X1 U30 (.ZN(\B_not[28] ),
	.A(B[28]));
   INV_X1 U31 (.ZN(\B_not[29] ),
	.A(B[29]));
   INV_X1 U32 (.ZN(\B_not[30] ),
	.A(B[30]));
   INV_X1 U33 (.ZN(\B_not[0] ),
	.A(B[0]));
   INV_X1 U34 (.ZN(\B_not[31] ),
	.A(B[31]));
endmodule

module ALU_DW01_sub_0 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO);
   input [31:0] A;
   input [31:0] B;
   input CI;
   output [31:0] DIFF;
   output CO;

   // Internal wires
   wire \carry[31] ;
   wire \carry[30] ;
   wire \carry[29] ;
   wire \carry[28] ;
   wire \carry[27] ;
   wire \carry[26] ;
   wire \carry[25] ;
   wire \carry[24] ;
   wire \carry[23] ;
   wire \carry[22] ;
   wire \carry[21] ;
   wire \carry[20] ;
   wire \carry[19] ;
   wire \carry[18] ;
   wire \carry[17] ;
   wire \carry[16] ;
   wire \carry[15] ;
   wire \carry[14] ;
   wire \carry[13] ;
   wire \carry[12] ;
   wire \carry[11] ;
   wire \carry[10] ;
   wire \carry[9] ;
   wire \carry[8] ;
   wire \carry[7] ;
   wire \carry[6] ;
   wire \carry[5] ;
   wire \carry[4] ;
   wire \carry[3] ;
   wire \carry[2] ;
   wire \carry[1] ;
   wire \B_not[31] ;
   wire \B_not[30] ;
   wire \B_not[29] ;
   wire \B_not[28] ;
   wire \B_not[27] ;
   wire \B_not[26] ;
   wire \B_not[25] ;
   wire \B_not[24] ;
   wire \B_not[23] ;
   wire \B_not[22] ;
   wire \B_not[21] ;
   wire \B_not[20] ;
   wire \B_not[19] ;
   wire \B_not[18] ;
   wire \B_not[17] ;
   wire \B_not[16] ;
   wire \B_not[15] ;
   wire \B_not[14] ;
   wire \B_not[13] ;
   wire \B_not[12] ;
   wire \B_not[11] ;
   wire \B_not[10] ;
   wire \B_not[9] ;
   wire \B_not[8] ;
   wire \B_not[7] ;
   wire \B_not[6] ;
   wire \B_not[5] ;
   wire \B_not[3] ;
   wire \B_not[2] ;
   wire \B_not[1] ;
   wire \B_not[0] ;
   wire n1;

   FA_X1 U2_31 (.S(DIFF[31]),
	.CI(\carry[31] ),
	.B(\B_not[31] ),
	.A(A[31]));
   FA_X1 U2_30 (.S(DIFF[30]),
	.CO(\carry[31] ),
	.CI(\carry[30] ),
	.B(\B_not[30] ),
	.A(A[30]));
   FA_X1 U2_29 (.S(DIFF[29]),
	.CO(\carry[30] ),
	.CI(\carry[29] ),
	.B(\B_not[29] ),
	.A(A[29]));
   FA_X1 U2_28 (.S(DIFF[28]),
	.CO(\carry[29] ),
	.CI(\carry[28] ),
	.B(\B_not[28] ),
	.A(A[28]));
   FA_X1 U2_27 (.S(DIFF[27]),
	.CO(\carry[28] ),
	.CI(\carry[27] ),
	.B(\B_not[27] ),
	.A(A[27]));
   FA_X1 U2_26 (.S(DIFF[26]),
	.CO(\carry[27] ),
	.CI(\carry[26] ),
	.B(\B_not[26] ),
	.A(A[26]));
   FA_X1 U2_25 (.S(DIFF[25]),
	.CO(\carry[26] ),
	.CI(\carry[25] ),
	.B(\B_not[25] ),
	.A(A[25]));
   FA_X1 U2_24 (.S(DIFF[24]),
	.CO(\carry[25] ),
	.CI(\carry[24] ),
	.B(\B_not[24] ),
	.A(A[24]));
   FA_X1 U2_23 (.S(DIFF[23]),
	.CO(\carry[24] ),
	.CI(\carry[23] ),
	.B(\B_not[23] ),
	.A(A[23]));
   FA_X1 U2_22 (.S(DIFF[22]),
	.CO(\carry[23] ),
	.CI(\carry[22] ),
	.B(\B_not[22] ),
	.A(A[22]));
   FA_X1 U2_21 (.S(DIFF[21]),
	.CO(\carry[22] ),
	.CI(\carry[21] ),
	.B(\B_not[21] ),
	.A(A[21]));
   FA_X1 U2_20 (.S(DIFF[20]),
	.CO(\carry[21] ),
	.CI(\carry[20] ),
	.B(\B_not[20] ),
	.A(A[20]));
   FA_X1 U2_19 (.S(DIFF[19]),
	.CO(\carry[20] ),
	.CI(\carry[19] ),
	.B(\B_not[19] ),
	.A(A[19]));
   FA_X1 U2_18 (.S(DIFF[18]),
	.CO(\carry[19] ),
	.CI(\carry[18] ),
	.B(\B_not[18] ),
	.A(A[18]));
   FA_X1 U2_17 (.S(DIFF[17]),
	.CO(\carry[18] ),
	.CI(\carry[17] ),
	.B(\B_not[17] ),
	.A(A[17]));
   FA_X1 U2_16 (.S(DIFF[16]),
	.CO(\carry[17] ),
	.CI(\carry[16] ),
	.B(\B_not[16] ),
	.A(A[16]));
   FA_X1 U2_15 (.S(DIFF[15]),
	.CO(\carry[16] ),
	.CI(\carry[15] ),
	.B(\B_not[15] ),
	.A(A[15]));
   FA_X1 U2_14 (.S(DIFF[14]),
	.CO(\carry[15] ),
	.CI(\carry[14] ),
	.B(\B_not[14] ),
	.A(A[14]));
   FA_X1 U2_13 (.S(DIFF[13]),
	.CO(\carry[14] ),
	.CI(\carry[13] ),
	.B(\B_not[13] ),
	.A(A[13]));
   FA_X1 U2_12 (.S(DIFF[12]),
	.CO(\carry[13] ),
	.CI(\carry[12] ),
	.B(\B_not[12] ),
	.A(A[12]));
   FA_X1 U2_11 (.S(DIFF[11]),
	.CO(\carry[12] ),
	.CI(\carry[11] ),
	.B(\B_not[11] ),
	.A(A[11]));
   FA_X1 U2_10 (.S(DIFF[10]),
	.CO(\carry[11] ),
	.CI(\carry[10] ),
	.B(\B_not[10] ),
	.A(A[10]));
   FA_X1 U2_9 (.S(DIFF[9]),
	.CO(\carry[10] ),
	.CI(\carry[9] ),
	.B(\B_not[9] ),
	.A(A[9]));
   FA_X1 U2_8 (.S(DIFF[8]),
	.CO(\carry[9] ),
	.CI(\carry[8] ),
	.B(\B_not[8] ),
	.A(A[8]));
   FA_X1 U2_7 (.S(DIFF[7]),
	.CO(\carry[8] ),
	.CI(\carry[7] ),
	.B(\B_not[7] ),
	.A(A[7]));
   FA_X1 U2_6 (.S(DIFF[6]),
	.CO(\carry[7] ),
	.CI(\carry[6] ),
	.B(\B_not[6] ),
	.A(A[6]));
   FA_X1 U2_5 (.S(DIFF[5]),
	.CO(\carry[6] ),
	.CI(\carry[5] ),
	.B(\B_not[5] ),
	.A(A[5]));
   FA_X1 U2_4 (.S(DIFF[4]),
	.CO(\carry[5] ),
	.CI(\carry[4] ),
	.B(n1),
	.A(A[4]));
   FA_X1 U2_3 (.S(DIFF[3]),
	.CO(\carry[4] ),
	.CI(\carry[3] ),
	.B(\B_not[3] ),
	.A(A[3]));
   FA_X1 U2_2 (.S(DIFF[2]),
	.CO(\carry[3] ),
	.CI(\carry[2] ),
	.B(\B_not[2] ),
	.A(A[2]));
   FA_X1 U2_1 (.S(DIFF[1]),
	.CO(\carry[2] ),
	.CI(\carry[1] ),
	.B(\B_not[1] ),
	.A(A[1]));
   XNOR2_X1 U1 (.ZN(DIFF[0]),
	.B(\B_not[0] ),
	.A(A[0]));
   INV_X1 U2 (.ZN(\B_not[13] ),
	.A(B[13]));
   INV_X1 U3 (.ZN(\B_not[14] ),
	.A(B[14]));
   INV_X1 U4 (.ZN(\B_not[1] ),
	.A(B[1]));
   OR2_X1 U5 (.ZN(\carry[1] ),
	.A2(A[0]),
	.A1(\B_not[0] ));
   INV_X1 U6 (.ZN(\B_not[2] ),
	.A(B[2]));
   INV_X1 U7 (.ZN(\B_not[3] ),
	.A(B[3]));
   INV_X1 U8 (.ZN(n1),
	.A(B[4]));
   INV_X1 U9 (.ZN(\B_not[5] ),
	.A(B[5]));
   INV_X1 U10 (.ZN(\B_not[6] ),
	.A(B[6]));
   INV_X1 U11 (.ZN(\B_not[7] ),
	.A(B[7]));
   INV_X1 U12 (.ZN(\B_not[8] ),
	.A(B[8]));
   INV_X1 U13 (.ZN(\B_not[9] ),
	.A(B[9]));
   INV_X1 U14 (.ZN(\B_not[10] ),
	.A(B[10]));
   INV_X1 U15 (.ZN(\B_not[11] ),
	.A(B[11]));
   INV_X1 U16 (.ZN(\B_not[12] ),
	.A(B[12]));
   INV_X1 U17 (.ZN(\B_not[15] ),
	.A(B[15]));
   INV_X1 U18 (.ZN(\B_not[16] ),
	.A(B[16]));
   INV_X1 U19 (.ZN(\B_not[17] ),
	.A(B[17]));
   INV_X1 U20 (.ZN(\B_not[18] ),
	.A(B[18]));
   INV_X1 U21 (.ZN(\B_not[19] ),
	.A(B[19]));
   INV_X1 U22 (.ZN(\B_not[20] ),
	.A(B[20]));
   INV_X1 U23 (.ZN(\B_not[21] ),
	.A(B[21]));
   INV_X1 U24 (.ZN(\B_not[22] ),
	.A(B[22]));
   INV_X1 U25 (.ZN(\B_not[23] ),
	.A(B[23]));
   INV_X1 U26 (.ZN(\B_not[24] ),
	.A(B[24]));
   INV_X1 U27 (.ZN(\B_not[25] ),
	.A(B[25]));
   INV_X1 U28 (.ZN(\B_not[26] ),
	.A(B[26]));
   INV_X1 U29 (.ZN(\B_not[27] ),
	.A(B[27]));
   INV_X1 U30 (.ZN(\B_not[28] ),
	.A(B[28]));
   INV_X1 U31 (.ZN(\B_not[29] ),
	.A(B[29]));
   INV_X1 U32 (.ZN(\B_not[30] ),
	.A(B[30]));
   INV_X1 U33 (.ZN(\B_not[0] ),
	.A(B[0]));
   INV_X1 U34 (.ZN(\B_not[31] ),
	.A(B[31]));
endmodule

module mmu_out_iram (
	from_iram, 
	flush, 
	to_if_id_reg);
   input [31:0] from_iram;
   input flush;
   output [31:0] to_if_id_reg;

   // Internal wires
   wire FE_PHN127_iram_data_23_;
   wire FE_PHN126_iram_data_29_;
   wire FE_PHN125_iram_data_24_;
   wire FE_PHN124_iram_data_10_;
   wire FE_PHN123_iram_data_31_;
   wire FE_PHN122_iram_data_7_;
   wire FE_PHN121_iram_data_8_;
   wire FE_PHN120_iram_data_6_;
   wire FE_PHN119_iram_data_16_;
   wire FE_PHN118_iram_data_2_;
   wire FE_PHN117_iram_data_21_;
   wire FE_PHN116_iram_data_20_;
   wire FE_PHN115_iram_data_17_;
   wire FE_PHN114_iram_data_22_;
   wire FE_PHN113_iram_data_19_;
   wire FE_PHN112_iram_data_18_;
   wire FE_PHN108_iram_data_3_;
   wire FE_PHN107_iram_data_13_;
   wire FE_PHN106_iram_data_15_;
   wire FE_PHN105_iram_data_5_;
   wire FE_PHN104_iram_data_27_;
   wire FE_PHN103_iram_data_11_;
   wire FE_PHN102_iram_data_0_;
   wire FE_PHN101_iram_data_1_;
   wire FE_PHN100_iram_data_12_;
   wire FE_PHN99_iram_data_14_;
   wire FE_PHN98_iram_data_9_;
   wire FE_PHN97_iram_data_4_;
   wire FE_PHN96_iram_data_23_;
   wire FE_PHN95_iram_data_7_;
   wire FE_PHN94_iram_data_2_;
   wire FE_PHN93_iram_data_22_;
   wire FE_PHN92_iram_data_24_;
   wire FE_PHN91_iram_data_25_;
   wire FE_PHN90_iram_data_10_;
   wire FE_PHN89_iram_data_31_;
   wire FE_PHN88_iram_data_8_;
   wire FE_PHN87_iram_data_6_;
   wire FE_PHN86_iram_data_16_;
   wire FE_PHN85_iram_data_29_;
   wire FE_PHN84_iram_data_20_;
   wire FE_PHN83_iram_data_17_;
   wire FE_PHN82_iram_data_18_;
   wire FE_PHN81_iram_data_21_;
   wire FE_PHN80_iram_data_19_;
   wire FE_PHN76_iram_data_7_;
   wire FE_PHN72_iram_data_8_;
   wire FE_PHN71_iram_data_6_;
   wire FE_PHN70_iram_data_2_;
   wire FE_PHN69_iram_data_24_;
   wire FE_PHN68_iram_data_10_;
   wire FE_PHN67_iram_data_17_;
   wire FE_PHN66_iram_data_20_;
   wire FE_PHN65_iram_data_22_;
   wire FE_PHN64_iram_data_19_;
   wire FE_PHN63_iram_data_31_;
   wire FE_PHN62_iram_data_18_;
   wire FE_PHN61_iram_data_21_;
   wire FE_PHN60_iram_data_16_;
   wire FE_PHN59_iram_data_15_;
   wire FE_PHN58_iram_data_1_;
   wire FE_PHN57_iram_data_4_;
   wire FE_PHN56_iram_data_3_;
   wire FE_PHN55_iram_data_13_;
   wire FE_PHN54_iram_data_0_;
   wire FE_PHN53_iram_data_12_;
   wire FE_PHN52_iram_data_11_;
   wire FE_PHN51_iram_data_5_;
   wire FE_PHN50_iram_data_14_;
   wire FE_PHN49_iram_data_29_;
   wire FE_PHN48_iram_data_9_;
   wire FE_PHN47_iram_data_23_;
   wire FE_PHN46_iram_data_25_;
   wire FE_PHN44_iram_data_27_;
   wire FE_PHN41_iram_data_2_;
   wire FE_PHN40_iram_data_8_;
   wire FE_PHN39_iram_data_6_;
   wire FE_PHN23_iram_data_4_;
   wire FE_PHN22_iram_data_13_;
   wire FE_PHN21_iram_data_11_;
   wire FE_PHN20_iram_data_12_;
   wire FE_PHN19_iram_data_15_;
   wire FE_PHN18_iram_data_3_;
   wire FE_PHN17_iram_data_7_;
   wire FE_PHN16_iram_data_1_;
   wire FE_PHN15_iram_data_0_;
   wire FE_PHN14_iram_data_5_;
   wire n2;

   BUF_X1 FE_PHC127_iram_data_23_ (.Z(FE_PHN127_iram_data_23_),
	.A(from_iram[23]));
   BUF_X1 FE_PHC126_iram_data_29_ (.Z(FE_PHN126_iram_data_29_),
	.A(from_iram[29]));
   BUF_X1 FE_PHC125_iram_data_24_ (.Z(FE_PHN125_iram_data_24_),
	.A(from_iram[24]));
   BUF_X1 FE_PHC124_iram_data_10_ (.Z(FE_PHN124_iram_data_10_),
	.A(from_iram[10]));
   BUF_X1 FE_PHC123_iram_data_31_ (.Z(FE_PHN123_iram_data_31_),
	.A(from_iram[31]));
   BUF_X1 FE_PHC122_iram_data_7_ (.Z(FE_PHN122_iram_data_7_),
	.A(from_iram[7]));
   BUF_X1 FE_PHC121_iram_data_8_ (.Z(FE_PHN121_iram_data_8_),
	.A(from_iram[8]));
   BUF_X1 FE_PHC120_iram_data_6_ (.Z(FE_PHN120_iram_data_6_),
	.A(from_iram[6]));
   BUF_X1 FE_PHC119_iram_data_16_ (.Z(FE_PHN119_iram_data_16_),
	.A(from_iram[16]));
   BUF_X1 FE_PHC118_iram_data_2_ (.Z(FE_PHN118_iram_data_2_),
	.A(from_iram[2]));
   BUF_X1 FE_PHC117_iram_data_21_ (.Z(FE_PHN117_iram_data_21_),
	.A(from_iram[21]));
   BUF_X1 FE_PHC116_iram_data_20_ (.Z(FE_PHN116_iram_data_20_),
	.A(from_iram[20]));
   BUF_X1 FE_PHC115_iram_data_17_ (.Z(FE_PHN115_iram_data_17_),
	.A(from_iram[17]));
   BUF_X1 FE_PHC114_iram_data_22_ (.Z(FE_PHN114_iram_data_22_),
	.A(from_iram[22]));
   BUF_X1 FE_PHC113_iram_data_19_ (.Z(FE_PHN113_iram_data_19_),
	.A(from_iram[19]));
   BUF_X1 FE_PHC112_iram_data_18_ (.Z(FE_PHN112_iram_data_18_),
	.A(from_iram[18]));
   CLKBUF_X1 FE_PHC108_iram_data_3_ (.Z(FE_PHN108_iram_data_3_),
	.A(from_iram[3]));
   CLKBUF_X1 FE_PHC107_iram_data_13_ (.Z(FE_PHN107_iram_data_13_),
	.A(from_iram[13]));
   CLKBUF_X1 FE_PHC106_iram_data_15_ (.Z(FE_PHN106_iram_data_15_),
	.A(from_iram[15]));
   CLKBUF_X1 FE_PHC105_iram_data_5_ (.Z(FE_PHN105_iram_data_5_),
	.A(from_iram[5]));
   CLKBUF_X1 FE_PHC104_iram_data_27_ (.Z(FE_PHN104_iram_data_27_),
	.A(from_iram[27]));
   CLKBUF_X1 FE_PHC103_iram_data_11_ (.Z(FE_PHN103_iram_data_11_),
	.A(from_iram[11]));
   CLKBUF_X1 FE_PHC102_iram_data_0_ (.Z(FE_PHN102_iram_data_0_),
	.A(from_iram[0]));
   CLKBUF_X1 FE_PHC101_iram_data_1_ (.Z(FE_PHN101_iram_data_1_),
	.A(from_iram[1]));
   CLKBUF_X1 FE_PHC100_iram_data_12_ (.Z(FE_PHN100_iram_data_12_),
	.A(from_iram[12]));
   CLKBUF_X1 FE_PHC99_iram_data_14_ (.Z(FE_PHN99_iram_data_14_),
	.A(from_iram[14]));
   CLKBUF_X1 FE_PHC98_iram_data_9_ (.Z(FE_PHN98_iram_data_9_),
	.A(from_iram[9]));
   CLKBUF_X1 FE_PHC97_iram_data_4_ (.Z(FE_PHN97_iram_data_4_),
	.A(from_iram[4]));
   CLKBUF_X1 FE_PHC96_iram_data_23_ (.Z(FE_PHN96_iram_data_23_),
	.A(FE_PHN127_iram_data_23_));
   CLKBUF_X1 FE_PHC95_iram_data_7_ (.Z(FE_PHN95_iram_data_7_),
	.A(FE_PHN122_iram_data_7_));
   CLKBUF_X1 FE_PHC94_iram_data_2_ (.Z(FE_PHN94_iram_data_2_),
	.A(FE_PHN118_iram_data_2_));
   CLKBUF_X1 FE_PHC93_iram_data_22_ (.Z(FE_PHN93_iram_data_22_),
	.A(FE_PHN114_iram_data_22_));
   CLKBUF_X1 FE_PHC92_iram_data_24_ (.Z(FE_PHN92_iram_data_24_),
	.A(FE_PHN125_iram_data_24_));
   CLKBUF_X1 FE_PHC91_iram_data_25_ (.Z(FE_PHN91_iram_data_25_),
	.A(from_iram[25]));
   CLKBUF_X1 FE_PHC90_iram_data_10_ (.Z(FE_PHN90_iram_data_10_),
	.A(FE_PHN124_iram_data_10_));
   CLKBUF_X1 FE_PHC89_iram_data_31_ (.Z(FE_PHN89_iram_data_31_),
	.A(FE_PHN123_iram_data_31_));
   CLKBUF_X1 FE_PHC88_iram_data_8_ (.Z(FE_PHN88_iram_data_8_),
	.A(FE_PHN121_iram_data_8_));
   CLKBUF_X1 FE_PHC87_iram_data_6_ (.Z(FE_PHN87_iram_data_6_),
	.A(FE_PHN120_iram_data_6_));
   CLKBUF_X1 FE_PHC86_iram_data_16_ (.Z(FE_PHN86_iram_data_16_),
	.A(FE_PHN119_iram_data_16_));
   CLKBUF_X1 FE_PHC85_iram_data_29_ (.Z(FE_PHN85_iram_data_29_),
	.A(FE_PHN126_iram_data_29_));
   CLKBUF_X1 FE_PHC84_iram_data_20_ (.Z(FE_PHN84_iram_data_20_),
	.A(FE_PHN116_iram_data_20_));
   CLKBUF_X1 FE_PHC83_iram_data_17_ (.Z(FE_PHN83_iram_data_17_),
	.A(FE_PHN115_iram_data_17_));
   CLKBUF_X1 FE_PHC82_iram_data_18_ (.Z(FE_PHN82_iram_data_18_),
	.A(FE_PHN112_iram_data_18_));
   CLKBUF_X1 FE_PHC81_iram_data_21_ (.Z(FE_PHN81_iram_data_21_),
	.A(FE_PHN117_iram_data_21_));
   CLKBUF_X1 FE_PHC80_iram_data_19_ (.Z(FE_PHN80_iram_data_19_),
	.A(FE_PHN113_iram_data_19_));
   CLKBUF_X1 FE_PHC76_iram_data_7_ (.Z(FE_PHN76_iram_data_7_),
	.A(FE_PHN95_iram_data_7_));
   CLKBUF_X1 FE_PHC72_iram_data_8_ (.Z(FE_PHN72_iram_data_8_),
	.A(FE_PHN88_iram_data_8_));
   CLKBUF_X1 FE_PHC71_iram_data_6_ (.Z(FE_PHN71_iram_data_6_),
	.A(FE_PHN87_iram_data_6_));
   CLKBUF_X1 FE_PHC70_iram_data_2_ (.Z(FE_PHN70_iram_data_2_),
	.A(FE_PHN94_iram_data_2_));
   CLKBUF_X1 FE_PHC69_iram_data_24_ (.Z(FE_PHN69_iram_data_24_),
	.A(FE_PHN92_iram_data_24_));
   CLKBUF_X1 FE_PHC68_iram_data_10_ (.Z(FE_PHN68_iram_data_10_),
	.A(FE_PHN90_iram_data_10_));
   CLKBUF_X1 FE_PHC67_iram_data_17_ (.Z(FE_PHN67_iram_data_17_),
	.A(FE_PHN83_iram_data_17_));
   CLKBUF_X1 FE_PHC66_iram_data_20_ (.Z(FE_PHN66_iram_data_20_),
	.A(FE_PHN84_iram_data_20_));
   CLKBUF_X1 FE_PHC65_iram_data_22_ (.Z(FE_PHN65_iram_data_22_),
	.A(FE_PHN93_iram_data_22_));
   CLKBUF_X1 FE_PHC64_iram_data_19_ (.Z(FE_PHN64_iram_data_19_),
	.A(FE_PHN80_iram_data_19_));
   CLKBUF_X1 FE_PHC63_iram_data_31_ (.Z(FE_PHN63_iram_data_31_),
	.A(FE_PHN89_iram_data_31_));
   CLKBUF_X1 FE_PHC62_iram_data_18_ (.Z(FE_PHN62_iram_data_18_),
	.A(FE_PHN82_iram_data_18_));
   CLKBUF_X1 FE_PHC61_iram_data_21_ (.Z(FE_PHN61_iram_data_21_),
	.A(FE_PHN81_iram_data_21_));
   CLKBUF_X1 FE_PHC60_iram_data_16_ (.Z(FE_PHN60_iram_data_16_),
	.A(FE_PHN86_iram_data_16_));
   CLKBUF_X1 FE_PHC59_iram_data_15_ (.Z(FE_PHN59_iram_data_15_),
	.A(FE_PHN106_iram_data_15_));
   CLKBUF_X1 FE_PHC58_iram_data_1_ (.Z(FE_PHN58_iram_data_1_),
	.A(FE_PHN101_iram_data_1_));
   CLKBUF_X1 FE_PHC57_iram_data_4_ (.Z(FE_PHN57_iram_data_4_),
	.A(FE_PHN97_iram_data_4_));
   CLKBUF_X1 FE_PHC56_iram_data_3_ (.Z(FE_PHN56_iram_data_3_),
	.A(FE_PHN108_iram_data_3_));
   CLKBUF_X1 FE_PHC55_iram_data_13_ (.Z(FE_PHN55_iram_data_13_),
	.A(FE_PHN107_iram_data_13_));
   CLKBUF_X1 FE_PHC54_iram_data_0_ (.Z(FE_PHN54_iram_data_0_),
	.A(FE_PHN102_iram_data_0_));
   CLKBUF_X1 FE_PHC53_iram_data_12_ (.Z(FE_PHN53_iram_data_12_),
	.A(FE_PHN100_iram_data_12_));
   CLKBUF_X1 FE_PHC52_iram_data_11_ (.Z(FE_PHN52_iram_data_11_),
	.A(FE_PHN103_iram_data_11_));
   CLKBUF_X1 FE_PHC51_iram_data_5_ (.Z(FE_PHN51_iram_data_5_),
	.A(FE_PHN105_iram_data_5_));
   CLKBUF_X1 FE_PHC50_iram_data_14_ (.Z(FE_PHN50_iram_data_14_),
	.A(FE_PHN99_iram_data_14_));
   CLKBUF_X1 FE_PHC49_iram_data_29_ (.Z(FE_PHN49_iram_data_29_),
	.A(FE_PHN85_iram_data_29_));
   CLKBUF_X1 FE_PHC48_iram_data_9_ (.Z(FE_PHN48_iram_data_9_),
	.A(FE_PHN98_iram_data_9_));
   CLKBUF_X1 FE_PHC47_iram_data_23_ (.Z(FE_PHN47_iram_data_23_),
	.A(FE_PHN96_iram_data_23_));
   CLKBUF_X1 FE_PHC46_iram_data_25_ (.Z(FE_PHN46_iram_data_25_),
	.A(FE_PHN91_iram_data_25_));
   CLKBUF_X1 FE_PHC44_iram_data_27_ (.Z(FE_PHN44_iram_data_27_),
	.A(FE_PHN104_iram_data_27_));
   CLKBUF_X1 FE_PHC41_iram_data_2_ (.Z(FE_PHN41_iram_data_2_),
	.A(FE_PHN70_iram_data_2_));
   CLKBUF_X1 FE_PHC40_iram_data_8_ (.Z(FE_PHN40_iram_data_8_),
	.A(FE_PHN72_iram_data_8_));
   CLKBUF_X1 FE_PHC39_iram_data_6_ (.Z(FE_PHN39_iram_data_6_),
	.A(FE_PHN71_iram_data_6_));
   CLKBUF_X1 FE_PHC23_iram_data_4_ (.Z(FE_PHN23_iram_data_4_),
	.A(FE_PHN57_iram_data_4_));
   CLKBUF_X1 FE_PHC22_iram_data_13_ (.Z(FE_PHN22_iram_data_13_),
	.A(FE_PHN55_iram_data_13_));
   CLKBUF_X1 FE_PHC21_iram_data_11_ (.Z(FE_PHN21_iram_data_11_),
	.A(FE_PHN52_iram_data_11_));
   CLKBUF_X1 FE_PHC20_iram_data_12_ (.Z(FE_PHN20_iram_data_12_),
	.A(FE_PHN53_iram_data_12_));
   CLKBUF_X1 FE_PHC19_iram_data_15_ (.Z(FE_PHN19_iram_data_15_),
	.A(FE_PHN59_iram_data_15_));
   CLKBUF_X1 FE_PHC18_iram_data_3_ (.Z(FE_PHN18_iram_data_3_),
	.A(FE_PHN56_iram_data_3_));
   CLKBUF_X1 FE_PHC17_iram_data_7_ (.Z(FE_PHN17_iram_data_7_),
	.A(FE_PHN76_iram_data_7_));
   CLKBUF_X1 FE_PHC16_iram_data_1_ (.Z(FE_PHN16_iram_data_1_),
	.A(FE_PHN58_iram_data_1_));
   CLKBUF_X1 FE_PHC15_iram_data_0_ (.Z(FE_PHN15_iram_data_0_),
	.A(FE_PHN54_iram_data_0_));
   CLKBUF_X1 FE_PHC14_iram_data_5_ (.Z(FE_PHN14_iram_data_5_),
	.A(FE_PHN51_iram_data_5_));
   INV_X1 U6 (.ZN(n2),
	.A(flush));
   AND2_X1 U7 (.ZN(to_if_id_reg[0]),
	.A2(n2),
	.A1(FE_PHN15_iram_data_0_));
   AND2_X1 U8 (.ZN(to_if_id_reg[1]),
	.A2(n2),
	.A1(FE_PHN16_iram_data_1_));
   AND2_X1 U9 (.ZN(to_if_id_reg[2]),
	.A2(n2),
	.A1(FE_PHN41_iram_data_2_));
   AND2_X1 U10 (.ZN(to_if_id_reg[3]),
	.A2(n2),
	.A1(FE_PHN18_iram_data_3_));
   AND2_X1 U11 (.ZN(to_if_id_reg[4]),
	.A2(n2),
	.A1(FE_PHN23_iram_data_4_));
   AND2_X1 U12 (.ZN(to_if_id_reg[5]),
	.A2(n2),
	.A1(FE_PHN14_iram_data_5_));
   AND2_X1 U13 (.ZN(to_if_id_reg[6]),
	.A2(n2),
	.A1(FE_PHN39_iram_data_6_));
   AND2_X1 U14 (.ZN(to_if_id_reg[7]),
	.A2(n2),
	.A1(FE_PHN17_iram_data_7_));
   AND2_X1 U15 (.ZN(to_if_id_reg[8]),
	.A2(n2),
	.A1(FE_PHN40_iram_data_8_));
   AND2_X1 U16 (.ZN(to_if_id_reg[9]),
	.A2(n2),
	.A1(FE_PHN48_iram_data_9_));
   AND2_X1 U17 (.ZN(to_if_id_reg[10]),
	.A2(n2),
	.A1(FE_PHN68_iram_data_10_));
   AND2_X1 U18 (.ZN(to_if_id_reg[11]),
	.A2(n2),
	.A1(FE_PHN21_iram_data_11_));
   AND2_X1 U19 (.ZN(to_if_id_reg[12]),
	.A2(n2),
	.A1(FE_PHN20_iram_data_12_));
   AND2_X1 U20 (.ZN(to_if_id_reg[13]),
	.A2(n2),
	.A1(FE_PHN22_iram_data_13_));
   AND2_X1 U21 (.ZN(to_if_id_reg[14]),
	.A2(n2),
	.A1(FE_PHN50_iram_data_14_));
   AND2_X1 U22 (.ZN(to_if_id_reg[15]),
	.A2(n2),
	.A1(FE_PHN19_iram_data_15_));
   AND2_X1 U23 (.ZN(to_if_id_reg[16]),
	.A2(n2),
	.A1(FE_PHN60_iram_data_16_));
   AND2_X1 U24 (.ZN(to_if_id_reg[17]),
	.A2(n2),
	.A1(FE_PHN67_iram_data_17_));
   AND2_X1 U25 (.ZN(to_if_id_reg[18]),
	.A2(n2),
	.A1(FE_PHN62_iram_data_18_));
   AND2_X1 U26 (.ZN(to_if_id_reg[19]),
	.A2(n2),
	.A1(FE_PHN64_iram_data_19_));
   AND2_X1 U27 (.ZN(to_if_id_reg[20]),
	.A2(n2),
	.A1(FE_PHN66_iram_data_20_));
   AND2_X1 U28 (.ZN(to_if_id_reg[21]),
	.A2(n2),
	.A1(FE_PHN61_iram_data_21_));
   AND2_X1 U29 (.ZN(to_if_id_reg[22]),
	.A2(n2),
	.A1(FE_PHN65_iram_data_22_));
   AND2_X1 U30 (.ZN(to_if_id_reg[23]),
	.A2(n2),
	.A1(FE_PHN47_iram_data_23_));
   AND2_X1 U31 (.ZN(to_if_id_reg[24]),
	.A2(n2),
	.A1(FE_PHN69_iram_data_24_));
   AND2_X1 U32 (.ZN(to_if_id_reg[25]),
	.A2(n2),
	.A1(FE_PHN46_iram_data_25_));
   AND2_X1 U33 (.ZN(to_if_id_reg[27]),
	.A2(n2),
	.A1(FE_PHN44_iram_data_27_));
   AND2_X1 U34 (.ZN(to_if_id_reg[29]),
	.A2(n2),
	.A1(FE_PHN49_iram_data_29_));
   OR2_X1 U35 (.ZN(to_if_id_reg[26]),
	.A2(from_iram[26]),
	.A1(flush));
   OR2_X1 U36 (.ZN(to_if_id_reg[28]),
	.A2(from_iram[28]),
	.A1(flush));
   OR2_X1 U37 (.ZN(to_if_id_reg[30]),
	.A2(from_iram[30]),
	.A1(flush));
   AND2_X1 U38 (.ZN(to_if_id_reg[31]),
	.A2(n2),
	.A1(FE_PHN63_iram_data_31_));
endmodule

module mmu_in_iram (
	from_pc, 
	to_iram);
   input [31:0] from_pc;
   output [31:0] to_iram;

   // Internal wires
   wire \from_pc[31] ;
   wire \from_pc[30] ;
   wire \from_pc[29] ;
   wire \from_pc[28] ;
   wire \from_pc[27] ;
   wire \from_pc[26] ;
   wire \from_pc[25] ;
   wire \from_pc[24] ;
   wire \from_pc[23] ;
   wire \from_pc[22] ;
   wire \from_pc[21] ;
   wire \from_pc[20] ;
   wire \from_pc[19] ;
   wire \from_pc[18] ;
   wire \from_pc[17] ;
   wire \from_pc[16] ;
   wire \from_pc[15] ;
   wire \from_pc[14] ;
   wire \from_pc[13] ;
   wire \from_pc[12] ;
   wire \from_pc[11] ;
   wire \from_pc[10] ;
   wire \from_pc[9] ;
   wire \from_pc[8] ;
   wire \from_pc[7] ;
   wire \from_pc[6] ;
   wire \from_pc[5] ;
   wire \from_pc[4] ;
   wire \from_pc[3] ;
   wire \from_pc[2] ;

   assign to_iram[31] = 1'b0 ;
   assign to_iram[30] = 1'b0 ;
   assign to_iram[29] = \from_pc[31]  ;
   assign \from_pc[31]  = from_pc[31] ;
   assign to_iram[28] = \from_pc[30]  ;
   assign \from_pc[30]  = from_pc[30] ;
   assign to_iram[27] = \from_pc[29]  ;
   assign \from_pc[29]  = from_pc[29] ;
   assign to_iram[26] = \from_pc[28]  ;
   assign \from_pc[28]  = from_pc[28] ;
   assign to_iram[25] = \from_pc[27]  ;
   assign \from_pc[27]  = from_pc[27] ;
   assign to_iram[24] = \from_pc[26]  ;
   assign \from_pc[26]  = from_pc[26] ;
   assign to_iram[23] = \from_pc[25]  ;
   assign \from_pc[25]  = from_pc[25] ;
   assign to_iram[22] = \from_pc[24]  ;
   assign \from_pc[24]  = from_pc[24] ;
   assign to_iram[21] = \from_pc[23]  ;
   assign \from_pc[23]  = from_pc[23] ;
   assign to_iram[20] = \from_pc[22]  ;
   assign \from_pc[22]  = from_pc[22] ;
   assign to_iram[19] = \from_pc[21]  ;
   assign \from_pc[21]  = from_pc[21] ;
   assign to_iram[18] = \from_pc[20]  ;
   assign \from_pc[20]  = from_pc[20] ;
   assign to_iram[17] = \from_pc[19]  ;
   assign \from_pc[19]  = from_pc[19] ;
   assign to_iram[16] = \from_pc[18]  ;
   assign \from_pc[18]  = from_pc[18] ;
   assign to_iram[15] = \from_pc[17]  ;
   assign \from_pc[17]  = from_pc[17] ;
   assign to_iram[14] = \from_pc[16]  ;
   assign \from_pc[16]  = from_pc[16] ;
   assign to_iram[13] = \from_pc[15]  ;
   assign \from_pc[15]  = from_pc[15] ;
   assign to_iram[12] = \from_pc[14]  ;
   assign \from_pc[14]  = from_pc[14] ;
   assign to_iram[11] = \from_pc[13]  ;
   assign \from_pc[13]  = from_pc[13] ;
   assign to_iram[10] = \from_pc[12]  ;
   assign \from_pc[12]  = from_pc[12] ;
   assign to_iram[9] = \from_pc[11]  ;
   assign \from_pc[11]  = from_pc[11] ;
   assign to_iram[8] = \from_pc[10]  ;
   assign \from_pc[10]  = from_pc[10] ;
   assign to_iram[7] = \from_pc[9]  ;
   assign \from_pc[9]  = from_pc[9] ;
   assign to_iram[6] = \from_pc[8]  ;
   assign \from_pc[8]  = from_pc[8] ;
   assign to_iram[5] = \from_pc[7]  ;
   assign \from_pc[7]  = from_pc[7] ;
   assign to_iram[4] = \from_pc[6]  ;
   assign \from_pc[6]  = from_pc[6] ;
   assign to_iram[3] = \from_pc[5]  ;
   assign \from_pc[5]  = from_pc[5] ;
   assign to_iram[2] = \from_pc[4]  ;
   assign \from_pc[4]  = from_pc[4] ;
   assign to_iram[1] = \from_pc[3]  ;
   assign \from_pc[3]  = from_pc[3] ;
   assign to_iram[0] = \from_pc[2]  ;
   assign \from_pc[2]  = from_pc[2] ;
endmodule

module increment_pc_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [31:0] A;
   input [31:0] B;
   input CI;
   output [31:0] SUM;
   output CO;

   // Internal wires
   wire \A[1] ;
   wire \A[0] ;
   wire \carry[30] ;
   wire \carry[29] ;
   wire \carry[28] ;
   wire \carry[27] ;
   wire \carry[26] ;
   wire \carry[25] ;
   wire \carry[24] ;
   wire \carry[23] ;
   wire \carry[22] ;
   wire \carry[21] ;
   wire \carry[20] ;
   wire \carry[19] ;
   wire \carry[18] ;
   wire \carry[17] ;
   wire \carry[16] ;
   wire \carry[15] ;
   wire \carry[14] ;
   wire \carry[13] ;
   wire \carry[12] ;
   wire \carry[11] ;
   wire \carry[10] ;
   wire \carry[9] ;
   wire \carry[8] ;
   wire \carry[7] ;
   wire \carry[6] ;
   wire \carry[5] ;
   wire \carry[4] ;
   wire \carry[3] ;
   wire n1;

   assign SUM[1] = \A[1]  ;
   assign \A[1]  = A[1] ;
   assign SUM[0] = \A[0]  ;
   assign \A[0]  = A[0] ;
   assign \carry[3]  = A[2] ;

   XOR2_X1 U3 (.Z(SUM[30]),
	.B(\carry[30] ),
	.A(A[30]));
   XOR2_X1 U5 (.Z(SUM[29]),
	.B(\carry[29] ),
	.A(A[29]));
   XOR2_X1 U7 (.Z(SUM[28]),
	.B(\carry[28] ),
	.A(A[28]));
   XOR2_X1 U9 (.Z(SUM[27]),
	.B(\carry[27] ),
	.A(A[27]));
   XOR2_X1 U11 (.Z(SUM[26]),
	.B(\carry[26] ),
	.A(A[26]));
   XOR2_X1 U13 (.Z(SUM[25]),
	.B(\carry[25] ),
	.A(A[25]));
   XOR2_X1 U15 (.Z(SUM[24]),
	.B(\carry[24] ),
	.A(A[24]));
   XOR2_X1 U17 (.Z(SUM[23]),
	.B(\carry[23] ),
	.A(A[23]));
   XOR2_X1 U19 (.Z(SUM[22]),
	.B(\carry[22] ),
	.A(A[22]));
   XOR2_X1 U21 (.Z(SUM[21]),
	.B(\carry[21] ),
	.A(A[21]));
   XOR2_X1 U23 (.Z(SUM[20]),
	.B(\carry[20] ),
	.A(A[20]));
   XOR2_X1 U25 (.Z(SUM[19]),
	.B(\carry[19] ),
	.A(A[19]));
   XOR2_X1 U27 (.Z(SUM[18]),
	.B(\carry[18] ),
	.A(A[18]));
   XOR2_X1 U29 (.Z(SUM[17]),
	.B(\carry[17] ),
	.A(A[17]));
   XOR2_X1 U31 (.Z(SUM[16]),
	.B(\carry[16] ),
	.A(A[16]));
   XOR2_X1 U33 (.Z(SUM[15]),
	.B(\carry[15] ),
	.A(A[15]));
   XOR2_X1 U35 (.Z(SUM[14]),
	.B(\carry[14] ),
	.A(A[14]));
   XOR2_X1 U37 (.Z(SUM[13]),
	.B(\carry[13] ),
	.A(A[13]));
   XOR2_X1 U39 (.Z(SUM[12]),
	.B(\carry[12] ),
	.A(A[12]));
   XOR2_X1 U41 (.Z(SUM[11]),
	.B(\carry[11] ),
	.A(A[11]));
   XOR2_X1 U43 (.Z(SUM[10]),
	.B(\carry[10] ),
	.A(A[10]));
   XOR2_X1 U45 (.Z(SUM[9]),
	.B(\carry[9] ),
	.A(A[9]));
   XOR2_X1 U47 (.Z(SUM[8]),
	.B(\carry[8] ),
	.A(A[8]));
   XOR2_X1 U49 (.Z(SUM[7]),
	.B(\carry[7] ),
	.A(A[7]));
   XOR2_X1 U51 (.Z(SUM[6]),
	.B(\carry[6] ),
	.A(A[6]));
   XOR2_X1 U53 (.Z(SUM[5]),
	.B(\carry[5] ),
	.A(A[5]));
   XOR2_X1 U55 (.Z(SUM[4]),
	.B(\carry[4] ),
	.A(A[4]));
   XOR2_X1 U57 (.Z(SUM[3]),
	.B(\carry[3] ),
	.A(A[3]));
   XNOR2_X1 U1 (.ZN(SUM[31]),
	.B(n1),
	.A(A[31]));
   NAND2_X1 U2 (.ZN(n1),
	.A2(A[30]),
	.A1(\carry[30] ));
   AND2_X1 U4 (.ZN(\carry[4] ),
	.A2(A[3]),
	.A1(\carry[3] ));
   AND2_X1 U6 (.ZN(\carry[5] ),
	.A2(A[4]),
	.A1(\carry[4] ));
   AND2_X1 U8 (.ZN(\carry[6] ),
	.A2(A[5]),
	.A1(\carry[5] ));
   AND2_X1 U10 (.ZN(\carry[7] ),
	.A2(A[6]),
	.A1(\carry[6] ));
   AND2_X1 U12 (.ZN(\carry[8] ),
	.A2(A[7]),
	.A1(\carry[7] ));
   AND2_X1 U14 (.ZN(\carry[9] ),
	.A2(A[8]),
	.A1(\carry[8] ));
   AND2_X1 U16 (.ZN(\carry[10] ),
	.A2(A[9]),
	.A1(\carry[9] ));
   AND2_X1 U18 (.ZN(\carry[11] ),
	.A2(A[10]),
	.A1(\carry[10] ));
   AND2_X1 U20 (.ZN(\carry[12] ),
	.A2(A[11]),
	.A1(\carry[11] ));
   AND2_X1 U22 (.ZN(\carry[13] ),
	.A2(A[12]),
	.A1(\carry[12] ));
   AND2_X1 U24 (.ZN(\carry[14] ),
	.A2(A[13]),
	.A1(\carry[13] ));
   AND2_X1 U26 (.ZN(\carry[15] ),
	.A2(A[14]),
	.A1(\carry[14] ));
   AND2_X1 U28 (.ZN(\carry[16] ),
	.A2(A[15]),
	.A1(\carry[15] ));
   AND2_X1 U30 (.ZN(\carry[17] ),
	.A2(A[16]),
	.A1(\carry[16] ));
   AND2_X1 U32 (.ZN(\carry[18] ),
	.A2(A[17]),
	.A1(\carry[17] ));
   AND2_X1 U34 (.ZN(\carry[19] ),
	.A2(A[18]),
	.A1(\carry[18] ));
   AND2_X1 U36 (.ZN(\carry[20] ),
	.A2(A[19]),
	.A1(\carry[19] ));
   AND2_X1 U38 (.ZN(\carry[21] ),
	.A2(A[20]),
	.A1(\carry[20] ));
   AND2_X1 U40 (.ZN(\carry[22] ),
	.A2(A[21]),
	.A1(\carry[21] ));
   AND2_X1 U42 (.ZN(\carry[23] ),
	.A2(A[22]),
	.A1(\carry[22] ));
   AND2_X1 U44 (.ZN(\carry[24] ),
	.A2(A[23]),
	.A1(\carry[23] ));
   AND2_X1 U46 (.ZN(\carry[25] ),
	.A2(A[24]),
	.A1(\carry[24] ));
   AND2_X1 U48 (.ZN(\carry[26] ),
	.A2(A[25]),
	.A1(\carry[25] ));
   AND2_X1 U50 (.ZN(\carry[27] ),
	.A2(A[26]),
	.A1(\carry[26] ));
   AND2_X1 U52 (.ZN(\carry[28] ),
	.A2(A[27]),
	.A1(\carry[27] ));
   AND2_X1 U54 (.ZN(\carry[29] ),
	.A2(A[28]),
	.A1(\carry[28] ));
   AND2_X1 U56 (.ZN(\carry[30] ),
	.A2(A[29]),
	.A1(\carry[29] ));
   INV_X1 U58 (.ZN(SUM[2]),
	.A(\carry[3] ));
endmodule

module dram_block (
	address, 
	data_write, 
	mem_op, 
	Data_out, 
	unaligned, 
	data_read, 
	read_op, 
	write_op, 
	nibble, 
	write_byte, 
	Address_toRAM, 
	Data_in);
   input [31:0] address;
   input [31:0] data_write;
   input [5:0] mem_op;
   input [31:0] Data_out;
   output unaligned;
   output [31:0] data_read;
   output read_op;
   output write_op;
   output [1:0] nibble;
   output write_byte;
   output [31:0] Address_toRAM;
   output [31:0] Data_in;

   // Internal wires
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;

   assign Address_toRAM[31] = 1'b0 ;
   assign Address_toRAM[30] = 1'b0 ;

   mmu_in_dram mmu_in0 (.mem_op(mem_op),
	.aligned_address(address),
	.data(data_write),
	.unaligned(unaligned),
	.nibble(nibble),
	.write_op(write_op),
	.read_op(read_op),
	.mem_address({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		Address_toRAM[29],
		Address_toRAM[28],
		Address_toRAM[27],
		Address_toRAM[26],
		Address_toRAM[25],
		Address_toRAM[24],
		Address_toRAM[23],
		Address_toRAM[22],
		Address_toRAM[21],
		Address_toRAM[20],
		Address_toRAM[19],
		Address_toRAM[18],
		Address_toRAM[17],
		Address_toRAM[16],
		Address_toRAM[15],
		Address_toRAM[14],
		Address_toRAM[13],
		Address_toRAM[12],
		Address_toRAM[11],
		Address_toRAM[10],
		Address_toRAM[9],
		Address_toRAM[8],
		Address_toRAM[7],
		Address_toRAM[6],
		Address_toRAM[5],
		Address_toRAM[4],
		Address_toRAM[3],
		Address_toRAM[2],
		Address_toRAM[1],
		Address_toRAM[0] }),
	.mem_data(Data_in),
	.write_byte(write_byte));
   mmu_out_dram mmu_out0 (.data_ram(Data_out),
	.mem_op(mem_op),
	.nibble(nibble),
	.unaligned(unaligned),
	.data_read(data_read));
endmodule

module ALU (
	alu_op, 
	a, 
	b, 
	ovf, 
	zero, 
	res);
   input [4:0] alu_op;
   input [31:0] a;
   input [31:0] b;
   output ovf;
   output zero;
   output [31:0] res;

   // Internal wires
   wire FE_OFN9_n274;
   wire FE_OFN8_n188;
   wire FE_OFN3_n325;
   wire FE_OFN2_n322;
   wire FE_OFN1_n187;
   wire N529;
   wire N530;
   wire N531;
   wire N532;
   wire N533;
   wire N534;
   wire N535;
   wire N536;
   wire N537;
   wire N538;
   wire N539;
   wire N540;
   wire N541;
   wire N542;
   wire N543;
   wire N544;
   wire N545;
   wire N546;
   wire N547;
   wire N548;
   wire N549;
   wire N550;
   wire N551;
   wire N552;
   wire N553;
   wire N554;
   wire N555;
   wire N556;
   wire N557;
   wire N558;
   wire N559;
   wire N560;
   wire N562;
   wire N563;
   wire N564;
   wire N565;
   wire N566;
   wire N567;
   wire N568;
   wire N569;
   wire N570;
   wire N571;
   wire N572;
   wire N573;
   wire N574;
   wire N575;
   wire N576;
   wire N577;
   wire N578;
   wire N579;
   wire N580;
   wire N581;
   wire N582;
   wire N583;
   wire N584;
   wire N585;
   wire N586;
   wire N587;
   wire N588;
   wire N589;
   wire N590;
   wire N591;
   wire N592;
   wire N593;
   wire N594;
   wire N595;
   wire N596;
   wire N597;
   wire N598;
   wire N599;
   wire N600;
   wire N601;
   wire N602;
   wire N603;
   wire N604;
   wire N605;
   wire N606;
   wire N607;
   wire N608;
   wire N609;
   wire N610;
   wire N611;
   wire N612;
   wire N613;
   wire N614;
   wire N615;
   wire N616;
   wire N617;
   wire N618;
   wire N619;
   wire N620;
   wire N621;
   wire N622;
   wire N623;
   wire N624;
   wire N625;
   wire N629;
   wire N630;
   wire N631;
   wire N632;
   wire N633;
   wire N634;
   wire N635;
   wire N636;
   wire N637;
   wire N638;
   wire N639;
   wire N640;
   wire N641;
   wire N642;
   wire N643;
   wire N644;
   wire N645;
   wire N646;
   wire N647;
   wire N648;
   wire N649;
   wire N650;
   wire N651;
   wire N652;
   wire N653;
   wire N654;
   wire N655;
   wire N656;
   wire N657;
   wire N658;
   wire N659;
   wire N660;
   wire N757;
   wire N758;
   wire N759;
   wire N760;
   wire N761;
   wire N762;
   wire N763;
   wire N764;
   wire N765;
   wire n694;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire n388;
   wire n389;
   wire n390;
   wire n391;
   wire n392;
   wire n393;
   wire n394;
   wire n395;
   wire n396;
   wire n397;
   wire n398;
   wire n399;
   wire n400;
   wire n401;
   wire n402;
   wire n403;
   wire n404;
   wire n405;
   wire n406;
   wire n407;
   wire n408;
   wire n409;
   wire n410;
   wire n411;
   wire n412;
   wire n413;
   wire n414;
   wire n415;
   wire n416;
   wire n417;
   wire n418;
   wire n419;
   wire n420;
   wire n421;
   wire n422;
   wire n423;
   wire n424;
   wire n425;
   wire n426;
   wire n427;
   wire n428;
   wire n429;
   wire n430;
   wire n431;
   wire n432;
   wire n433;
   wire n434;
   wire n435;
   wire n436;
   wire n437;
   wire n438;
   wire n439;
   wire n440;
   wire n441;
   wire n442;
   wire n443;
   wire n444;
   wire n445;
   wire n446;
   wire n447;
   wire n448;
   wire n449;
   wire n450;
   wire n451;
   wire n452;
   wire n453;
   wire n454;
   wire n455;
   wire n456;
   wire n457;
   wire n458;
   wire n459;
   wire n460;
   wire n461;
   wire n462;
   wire n463;
   wire n464;
   wire n465;
   wire n466;
   wire n467;
   wire n468;
   wire n469;
   wire n470;
   wire n471;
   wire n472;
   wire n473;
   wire n474;
   wire n475;
   wire n476;
   wire n477;
   wire n478;
   wire n479;
   wire n480;
   wire n481;
   wire n482;
   wire n483;
   wire n484;
   wire n485;
   wire n486;
   wire n487;
   wire n488;
   wire n489;
   wire n490;
   wire n491;
   wire n492;
   wire n493;
   wire n494;
   wire n495;
   wire n496;
   wire n497;
   wire n498;
   wire n499;
   wire n500;
   wire n501;
   wire n502;
   wire n503;
   wire n504;
   wire n505;
   wire n506;
   wire n507;
   wire n508;
   wire n509;
   wire n510;
   wire n511;
   wire n512;
   wire n513;
   wire n514;
   wire n515;
   wire n516;
   wire n517;
   wire n518;
   wire n519;
   wire n520;
   wire n521;
   wire n522;
   wire n523;
   wire n524;
   wire n525;
   wire n526;
   wire n527;
   wire n528;
   wire n529;
   wire n530;
   wire n531;
   wire n532;
   wire n533;
   wire n534;
   wire n535;
   wire n536;
   wire n537;
   wire n538;
   wire n539;
   wire n540;
   wire n541;
   wire n542;
   wire n543;
   wire n544;
   wire n545;
   wire n546;
   wire n547;
   wire n548;
   wire n549;
   wire n550;
   wire n551;
   wire n552;
   wire n553;
   wire n554;
   wire n555;
   wire n556;
   wire n557;
   wire n558;
   wire n559;
   wire n560;
   wire n561;
   wire n562;
   wire n563;
   wire n564;
   wire n565;
   wire n566;
   wire n567;
   wire n568;
   wire n569;
   wire n570;
   wire n571;
   wire n572;
   wire n573;
   wire n574;
   wire n575;
   wire n576;
   wire n577;
   wire n578;
   wire n579;
   wire n580;
   wire n581;
   wire n582;
   wire n583;
   wire n584;
   wire n585;
   wire n586;
   wire n587;
   wire n588;
   wire n589;
   wire n590;
   wire n591;
   wire n592;
   wire n593;
   wire n594;
   wire n595;
   wire n596;
   wire n597;
   wire n598;
   wire n599;
   wire n600;
   wire n601;
   wire n602;
   wire n603;
   wire n604;
   wire n605;
   wire n606;
   wire n607;
   wire n608;
   wire n609;
   wire n610;
   wire n611;
   wire n612;
   wire n613;
   wire n614;
   wire n615;
   wire n616;
   wire n617;
   wire n618;
   wire n619;
   wire n620;
   wire n621;
   wire n622;
   wire n623;
   wire n624;
   wire n625;
   wire n626;
   wire n627;
   wire n628;
   wire n629;
   wire n630;
   wire n631;
   wire n632;
   wire n633;
   wire n634;
   wire n635;
   wire n636;
   wire n637;
   wire n638;
   wire n639;
   wire n640;
   wire n641;
   wire n642;
   wire n643;
   wire n644;
   wire n645;
   wire n646;
   wire n647;
   wire n648;
   wire n649;
   wire n650;
   wire n651;
   wire n652;
   wire n653;
   wire n654;
   wire n655;
   wire n656;
   wire n657;
   wire n658;
   wire n659;
   wire n660;
   wire n661;
   wire n662;
   wire n663;
   wire n664;
   wire n665;
   wire n666;
   wire n667;
   wire n668;
   wire n669;
   wire n670;
   wire n671;
   wire n672;
   wire n673;
   wire n674;
   wire n675;
   wire n676;
   wire n678;
   wire n679;
   wire n680;
   wire n681;
   wire n682;
   wire n683;
   wire n684;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n689;
   wire n690;
   wire n691;
   wire n692;
   wire n693;
   wire n695;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n707;
   wire n708;
   wire n709;
   wire n710;
   wire n711;
   wire n712;
   wire n713;
   wire n714;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n726;
   wire n727;
   wire n728;
   wire n729;
   wire n730;
   wire n731;
   wire n732;
   wire n733;
   wire n734;
   wire n735;
   wire n736;
   wire n737;
   wire n738;
   wire n739;
   wire n740;
   wire n741;
   wire n742;
   wire n743;
   wire n744;
   wire n745;
   wire n746;
   wire n747;
   wire n748;
   wire n749;
   wire n750;
   wire n751;
   wire n752;
   wire n753;
   wire n754;
   wire n755;
   wire n756;
   wire n757;
   wire n758;
   wire n759;
   wire n760;
   wire n761;
   wire n762;
   wire n763;
   wire n764;
   wire n765;
   wire n766;
   wire n767;
   wire n768;
   wire n769;
   wire n770;
   wire n771;
   wire n772;
   wire n773;
   wire n774;
   wire n775;
   wire n776;
   wire n777;
   wire n778;
   wire n779;
   wire n780;
   wire n781;
   wire n782;
   wire n783;
   wire n784;
   wire n785;
   wire n786;
   wire n787;
   wire n788;
   wire n789;
   wire n790;
   wire n791;
   wire n792;
   wire n793;
   wire n794;
   wire n795;
   wire n796;
   wire n797;
   wire n798;
   wire n799;
   wire n800;
   wire n801;
   wire n802;
   wire n803;
   wire n804;
   wire n805;
   wire n806;
   wire n807;
   wire n808;
   wire n809;
   wire n810;
   wire n811;
   wire n812;
   wire n813;
   wire n814;
   wire n815;
   wire n816;
   wire n817;
   wire n818;
   wire n819;
   wire n820;
   wire n821;
   wire n822;
   wire n823;
   wire n824;
   wire n825;
   wire n826;
   wire n827;
   wire n831;
   wire n715;
   wire n834;
   wire n865;
   wire n868;
   wire n872;
   wire n885;
   wire n887;
   wire n889;
   wire n892;
   wire n899;

   assign n694 = b[4] ;

   CLKBUF_X1 FE_OFC9_n274 (.Z(FE_OFN9_n274),
	.A(n274));
   CLKBUF_X1 FE_OFC8_n188 (.Z(FE_OFN8_n188),
	.A(n188));
   CLKBUF_X2 FE_OFC3_n325 (.Z(FE_OFN3_n325),
	.A(n325));
   CLKBUF_X2 FE_OFC2_n322 (.Z(FE_OFN2_n322),
	.A(n322));
   CLKBUF_X2 FE_OFC1_n187 (.Z(FE_OFN1_n187),
	.A(n187));
   NOR2_X2 U567 (.ZN(n191),
	.A2(n357),
	.A1(n306));
   NAND3_X1 U713 (.ZN(res[31]),
	.A3(n334),
	.A2(n333),
	.A1(n332));
   NAND3_X1 U714 (.ZN(n471),
	.A3(n472),
	.A2(n359),
	.A1(a[31]));
   NAND3_X1 U715 (.ZN(n734),
	.A3(n439),
	.A2(n736),
	.A1(n299));
   OAI33_X1 U716 (.ZN(n789),
	.B3(n794),
	.B2(n793),
	.B1(n792),
	.A3(n791),
	.A2(alu_op[4]),
	.A1(n790));
   ALU_DW01_sub_0 sub_76 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.CI(1'b0),
	.DIFF({ N660,
		N659,
		N658,
		N657,
		N656,
		N655,
		N654,
		N653,
		N652,
		N651,
		N650,
		N649,
		N648,
		N647,
		N646,
		N645,
		N644,
		N643,
		N642,
		N641,
		N640,
		N639,
		N638,
		N637,
		N636,
		N635,
		N634,
		N633,
		N632,
		N631,
		N630,
		N629 }));
   ALU_DW01_sub_1 sub_67 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.CI(1'b0),
	.DIFF({ N625,
		N624,
		N623,
		N622,
		N621,
		N620,
		N619,
		N618,
		N617,
		N616,
		N615,
		N614,
		N613,
		N612,
		N611,
		N610,
		N609,
		N608,
		N607,
		N606,
		N605,
		N604,
		N603,
		N602,
		N601,
		N600,
		N599,
		N598,
		N597,
		N596,
		N595,
		N594 }));
   ALU_DW01_add_0 add_64 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.CI(1'b0),
	.SUM({ N593,
		N592,
		N591,
		N590,
		N589,
		N588,
		N587,
		N586,
		N585,
		N584,
		N583,
		N582,
		N581,
		N580,
		N579,
		N578,
		N577,
		N576,
		N575,
		N574,
		N573,
		N572,
		N571,
		N570,
		N569,
		N568,
		N567,
		N566,
		N565,
		N564,
		N563,
		N562 }));
   ALU_DW01_add_1 add_60 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.CI(1'b0),
	.SUM({ N560,
		N559,
		N558,
		N557,
		N556,
		N555,
		N554,
		N553,
		N552,
		N551,
		N550,
		N549,
		N548,
		N547,
		N546,
		N545,
		N544,
		N543,
		N542,
		N541,
		N540,
		N539,
		N538,
		N537,
		N536,
		N535,
		N534,
		N533,
		N532,
		N531,
		N530,
		N529 }));
   ALU_DW01_cmp6_0 r95 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.TC(1'b1),
	.LT(N759),
	.GT(N760),
	.LE(N761),
	.GE(N762));
   ALU_DW01_cmp6_1 r94 (.A(a),
	.B({ b[31],
		b[30],
		b[29],
		b[28],
		b[27],
		b[26],
		b[25],
		b[24],
		b[23],
		b[22],
		b[21],
		b[20],
		b[19],
		b[18],
		b[17],
		b[16],
		b[15],
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		n694,
		b[3],
		b[2],
		b[1],
		b[0] }),
	.TC(1'b0),
	.LT(N763),
	.GT(N764),
	.EQ(N757),
	.GE(N765),
	.NE(N758));
   AOI221_X1 U6 (.ZN(n521),
	.C2(a[25]),
	.C1(n865),
	.B2(a[26]),
	.B1(n344),
	.A(n815));
   OAI222_X1 U7 (.ZN(n274),
	.C2(n401),
	.C1(n834),
	.B2(n774),
	.B1(n326),
	.A2(n609),
	.A1(FE_OFN3_n325));
   OAI221_X1 U8 (.ZN(n275),
	.C2(n290),
	.C1(FE_OFN3_n325),
	.B2(n304),
	.B1(n326),
	.A(n779));
   NOR2_X1 U9 (.ZN(n310),
	.A2(n737),
	.A1(n624));
   NOR2_X1 U10 (.ZN(n472),
	.A2(n694),
	.A1(n362));
   INV_X1 U11 (.ZN(n200),
	.A(n321));
   INV_X1 U14 (.ZN(n695),
	.A(n735));
   INV_X1 U20 (.ZN(n230),
	.A(n198));
   INV_X1 U24 (.ZN(n229),
	.A(n191));
   NAND2_X1 U25 (.ZN(n321),
	.A2(n592),
	.A1(n439));
   INV_X1 U26 (.ZN(n225),
	.A(n208));
   NOR2_X1 U27 (.ZN(n682),
	.A2(n359),
	.A1(n183));
   INV_X1 U28 (.ZN(n468),
	.A(n487));
   INV_X1 U29 (.ZN(n885),
	.A(n715));
   NOR2_X1 U30 (.ZN(n735),
	.A2(n439),
	.A1(n470));
   INV_X1 U31 (.ZN(n232),
	.A(n206));
   NAND2_X1 U32 (.ZN(n299),
	.A2(n752),
	.A1(n183));
   INV_X1 U39 (.ZN(n361),
	.A(n372));
   INV_X1 U40 (.ZN(n359),
	.A(n439));
   INV_X1 U41 (.ZN(n357),
	.A(n351));
   NOR2_X1 U47 (.ZN(n487),
	.A2(n306),
	.A1(n639));
   NOR2_X1 U48 (.ZN(n198),
	.A2(n461),
	.A1(n306));
   NAND2_X1 U49 (.ZN(n206),
	.A2(n592),
	.A1(n351));
   INV_X1 U50 (.ZN(n193),
	.A(n279));
   NOR4_X1 U51 (.ZN(n167),
	.A4(res[13]),
	.A3(res[14]),
	.A2(res[15]),
	.A1(res[16]));
   NOR2_X1 U52 (.ZN(n369),
	.A2(n359),
	.A1(n463));
   INV_X1 U53 (.ZN(n470),
	.A(n309));
   NAND2_X1 U54 (.ZN(n208),
	.A2(n592),
	.A1(n310));
   NAND2_X1 U55 (.ZN(n592),
	.A2(n458),
	.A1(n463));
   OAI22_X1 U56 (.ZN(n697),
	.B2(n229),
	.B1(n387),
	.A2(n715),
	.A1(n388));
   OAI22_X1 U57 (.ZN(n676),
	.B2(n229),
	.B1(n356),
	.A2(n715),
	.A1(n358));
   OAI22_X1 U58 (.ZN(n227),
	.B2(n231),
	.B1(n230),
	.A2(n229),
	.A1(n228));
   OAI22_X1 U59 (.ZN(n780),
	.B2(n206),
	.B1(n278),
	.A2(n752),
	.A1(n490));
   OAI22_X1 U60 (.ZN(n700),
	.B2(n206),
	.B1(n701),
	.A2(n321),
	.A1(n278));
   OAI22_X1 U61 (.ZN(n656),
	.B2(n230),
	.B1(n423),
	.A2(n468),
	.A1(n571));
   OAI22_X1 U62 (.ZN(n630),
	.B2(n230),
	.B1(n356),
	.A2(n468),
	.A1(n462));
   OAI22_X1 U63 (.ZN(n596),
	.B2(n230),
	.B1(n597),
	.A2(n468),
	.A1(n519));
   OAI22_X1 U64 (.ZN(n489),
	.B2(n230),
	.B1(n491),
	.A2(n463),
	.A1(n490));
   OAI22_X1 U65 (.ZN(n467),
	.B2(n230),
	.B1(n469),
	.A2(n468),
	.A1(n358));
   OAI22_X1 U66 (.ZN(n276),
	.B2(n279),
	.B1(n278),
	.A2(n206),
	.A1(n277));
   OAI22_X1 U67 (.ZN(n775),
	.B2(n279),
	.B1(n701),
	.A2(n321),
	.A1(n277));
   OAI22_X1 U68 (.ZN(n743),
	.B2(n279),
	.B1(n593),
	.A2(n321),
	.A1(n744));
   OAI22_X1 U69 (.ZN(n675),
	.B2(n230),
	.B1(n462),
	.A2(n468),
	.A1(n460));
   OAI22_X1 U70 (.ZN(n292),
	.B2(n208),
	.B1(n293),
	.A2(n279),
	.A1(n205));
   OAI22_X1 U71 (.ZN(n258),
	.B2(n208),
	.B1(n260),
	.A2(n206),
	.A1(n259));
   OAI22_X1 U72 (.ZN(n761),
	.B2(n321),
	.B1(n259),
	.A2(n715),
	.A1(n356));
   INV_X1 U73 (.ZN(n183),
	.A(n221));
   OR2_X1 U74 (.ZN(n715),
	.A2(n359),
	.A1(n306));
   INV_X1 U75 (.ZN(n752),
	.A(n179));
   AOI21_X1 U76 (.ZN(n431),
	.B2(n361),
	.B1(n432),
	.A(n433));
   INV_X1 U77 (.ZN(n432),
	.A(n369));
   INV_X1 U78 (.ZN(n532),
	.A(n549));
   INV_X1 U79 (.ZN(n533),
	.A(n548));
   NOR2_X1 U80 (.ZN(n372),
	.A2(n434),
	.A1(n343));
   OAI22_X1 U81 (.ZN(n531),
	.B2(n533),
	.B1(n460),
	.A2(n532),
	.A1(n462));
   NAND2_X1 U86 (.ZN(n693),
	.A2(n439),
	.A1(n179));
   INV_X1 U89 (.ZN(n887),
	.A(n190));
   INV_X2 U90 (.ZN(n211),
	.A(n827));
   INV_X2 U91 (.ZN(n209),
	.A(n826));
   OAI22_X1 U98 (.ZN(n537),
	.B2(n359),
	.B1(n541),
	.A2(n357),
	.A1(n540));
   INV_X1 U99 (.ZN(n639),
	.A(n310));
   OAI22_X1 U100 (.ZN(n422),
	.B2(n359),
	.B1(n424),
	.A2(n357),
	.A1(n423));
   OAI22_X1 U101 (.ZN(n386),
	.B2(n359),
	.B1(n388),
	.A2(n357),
	.A1(n387));
   OAI22_X1 U102 (.ZN(n355),
	.B2(n359),
	.B1(n358),
	.A2(n357),
	.A1(n356));
   OAI21_X1 U103 (.ZN(n611),
	.B2(n639),
	.B1(n576),
	.A(n653));
   OAI21_X1 U104 (.ZN(n610),
	.B2(n639),
	.B1(n580),
	.A(n653));
   OAI21_X1 U105 (.ZN(n284),
	.B2(n461),
	.B1(n576),
	.A(n577));
   INV_X1 U106 (.ZN(n580),
	.A(n410));
   INV_X1 U107 (.ZN(n231),
	.A(n661));
   INV_X1 U108 (.ZN(n576),
	.A(n412));
   OR2_X1 U110 (.ZN(n217),
	.A2(n503),
	.A1(n220));
   OR2_X1 U111 (.ZN(n255),
	.A2(n503),
	.A1(n537));
   NOR2_X1 U114 (.ZN(n179),
	.A2(n308),
	.A1(n362));
   NOR2_X1 U115 (.ZN(n221),
	.A2(n434),
	.A1(n308));
   NOR2_X1 U116 (.ZN(n309),
	.A2(n712),
	.A1(n752));
   NOR2_X1 U117 (.ZN(n549),
	.A2(n359),
	.A1(n478));
   AOI222_X1 U118 (.ZN(n282),
	.C2(n199),
	.C1(n232),
	.B2(n291),
	.B1(n200),
	.A2(n197),
	.A1(n191));
   AOI222_X1 U119 (.ZN(n297),
	.C2(n237),
	.C1(n225),
	.B2(n310),
	.B1(n309),
	.A2(n233),
	.A1(n193));
   AOI222_X1 U120 (.ZN(n599),
	.C2(n197),
	.C1(n885),
	.B2(n294),
	.B1(n225),
	.A2(n203),
	.A1(N563));
   NOR4_X1 U121 (.ZN(n173),
	.A4(res[6]),
	.A3(res[7]),
	.A2(res[8]),
	.A1(res[9]));
   NOR4_X1 U122 (.ZN(n169),
	.A4(res[20]),
	.A3(res[21]),
	.A2(res[22]),
	.A1(res[23]));
   NOR4_X1 U123 (.ZN(n168),
	.A4(res[17]),
	.A3(res[18]),
	.A2(res[19]),
	.A1(res[1]));
   AOI221_X1 U124 (.ZN(n513),
	.C2(n220),
	.C1(n515),
	.B2(n514),
	.B1(n452),
	.A(n516));
   OAI222_X1 U125 (.ZN(n514),
	.C2(n231),
	.C1(n461),
	.B2(n357),
	.B1(n228),
	.A2(n359),
	.A1(n519));
   OAI21_X1 U126 (.ZN(n516),
	.B2(n485),
	.B1(n517),
	.A(n470));
   INV_X1 U127 (.ZN(n517),
	.A(n518));
   AOI221_X1 U128 (.ZN(n176),
	.C2(n194),
	.C1(n193),
	.B2(n192),
	.B1(n191),
	.A(n195));
   INV_X1 U129 (.ZN(n195),
	.A(n196));
   AOI22_X1 U130 (.ZN(n196),
	.B2(n200),
	.B1(n199),
	.A2(n198),
	.A1(n197));
   AOI221_X1 U131 (.ZN(n672),
	.C2(n254),
	.C1(n200),
	.B2(n626),
	.B1(n193),
	.A(n685));
   OAI22_X1 U132 (.ZN(n685),
	.B2(n206),
	.B1(n260),
	.A2(n208),
	.A1(n540));
   AOI221_X1 U133 (.ZN(n545),
	.C2(n203),
	.C1(N584),
	.B2(n483),
	.B1(n487),
	.A(n564));
   OAI22_X1 U134 (.ZN(n564),
	.B2(n229),
	.B1(n491),
	.A2(n230),
	.A1(n388));
   AOI221_X1 U135 (.ZN(n566),
	.C2(n203),
	.C1(N583),
	.B2(n202),
	.B1(n487),
	.A(n582));
   OAI22_X1 U136 (.ZN(n582),
	.B2(n229),
	.B1(n508),
	.A2(n230),
	.A1(n424));
   AOI221_X1 U137 (.ZN(n213),
	.C2(n203),
	.C1(N570),
	.B2(n233),
	.B1(n232),
	.A(n234));
   INV_X1 U138 (.ZN(n234),
	.A(n235));
   AOI22_X1 U139 (.ZN(n235),
	.B2(n193),
	.B1(n237),
	.A2(n200),
	.A1(n236));
   AOI221_X1 U140 (.ZN(n527),
	.C2(n203),
	.C1(N585),
	.B2(n542),
	.B1(n487),
	.A(n543));
   OAI22_X1 U141 (.ZN(n543),
	.B2(n229),
	.B1(n469),
	.A2(n230),
	.A1(n358));
   NOR4_X1 U142 (.ZN(n166),
	.A4(res[0]),
	.A3(res[10]),
	.A2(res[11]),
	.A1(res[12]));
   AOI21_X1 U143 (.ZN(n188),
	.B2(n800),
	.B1(n807),
	.A(n887));
   NAND2_X1 U144 (.ZN(n279),
	.A2(n592),
	.A1(n353));
   OAI22_X1 U145 (.ZN(n507),
	.B2(n229),
	.B1(n509),
	.A2(n230),
	.A1(n508));
   INV_X1 U146 (.ZN(n509),
	.A(n421));
   OAI22_X1 U147 (.ZN(n720),
	.B2(n206),
	.B1(n293),
	.A2(n279),
	.A1(n207));
   OAI22_X1 U148 (.ZN(n204),
	.B2(n208),
	.B1(n207),
	.A2(n206),
	.A1(n205));
   OAI22_X1 U149 (.ZN(n716),
	.B2(n230),
	.B1(n571),
	.A2(n468),
	.A1(n572));
   NAND2_X1 U150 (.ZN(n306),
	.A2(n308),
	.A1(n338));
   OAI22_X1 U151 (.ZN(n740),
	.B2(n715),
	.B1(n597),
	.A2(n208),
	.A1(n521));
   OAI22_X1 U152 (.ZN(n570),
	.B2(n533),
	.B1(n572),
	.A2(n532),
	.A1(n571));
   INV_X1 U153 (.ZN(n458),
	.A(n515));
   AND2_X1 U154 (.ZN(n338),
	.A2(n795),
	.A1(n807));
   NOR2_X1 U155 (.ZN(n548),
	.A2(n357),
	.A1(n478));
   NAND2_X1 U156 (.ZN(n187),
	.A2(n810),
	.A1(n799));
   NAND4_X1 U157 (.ZN(res[6]),
	.A4(n264),
	.A3(n263),
	.A2(n262),
	.A1(n261));
   AOI222_X1 U158 (.ZN(n261),
	.C2(n211),
	.C1(N600),
	.B2(n210),
	.B1(N635),
	.A2(n209),
	.A1(N535));
   AOI222_X1 U159 (.ZN(n263),
	.C2(FE_OFN9_n274),
	.C1(n191),
	.B2(n273),
	.B1(n179),
	.A2(n272),
	.A1(n225));
   AOI221_X1 U160 (.ZN(n262),
	.C2(n203),
	.C1(N568),
	.B2(n275),
	.B1(n885),
	.A(n276));
   NAND4_X1 U161 (.ZN(res[17]),
	.A4(n648),
	.A3(n647),
	.A2(n646),
	.A1(n645));
   AOI222_X1 U162 (.ZN(n645),
	.C2(n211),
	.C1(N611),
	.B2(n210),
	.B1(N646),
	.A2(n209),
	.A1(N546));
   AOI222_X1 U163 (.ZN(n647),
	.C2(n610),
	.C1(n472),
	.B2(n611),
	.B1(n515),
	.A2(n419),
	.A1(n885));
   AOI221_X1 U164 (.ZN(n646),
	.C2(n203),
	.C1(N579),
	.B2(n506),
	.B1(n191),
	.A(n656));
   NAND4_X1 U165 (.ZN(res[10]),
	.A4(n769),
	.A3(n768),
	.A2(n767),
	.A1(n766));
   AOI222_X1 U166 (.ZN(n766),
	.C2(n211),
	.C1(N604),
	.B2(n210),
	.B1(N639),
	.A2(n209),
	.A1(N539));
   AOI221_X1 U167 (.ZN(n768),
	.C2(n563),
	.C1(n225),
	.B2(n275),
	.B1(n191),
	.A(n775));
   AOI221_X1 U168 (.ZN(n767),
	.C2(n203),
	.C1(N572),
	.B2(n483),
	.B1(n885),
	.A(n780));
   NAND4_X1 U169 (.ZN(res[18]),
	.A4(n634),
	.A3(n633),
	.A2(n632),
	.A1(n631));
   AOI222_X1 U170 (.ZN(n631),
	.C2(n211),
	.C1(N612),
	.B2(n210),
	.B1(N647),
	.A2(n209),
	.A1(N547));
   AOI221_X1 U171 (.ZN(n632),
	.C2(n203),
	.C1(N580),
	.B2(n488),
	.B1(n191),
	.A(n643));
   AOI222_X1 U172 (.ZN(n633),
	.C2(n404),
	.C1(n472),
	.B2(n403),
	.B1(n515),
	.A2(n383),
	.A1(n885));
   NAND4_X1 U173 (.ZN(res[3]),
	.A4(n315),
	.A3(n314),
	.A2(n313),
	.A1(n312));
   AOI222_X1 U174 (.ZN(n312),
	.C2(n211),
	.C1(N597),
	.B2(n210),
	.B1(N632),
	.A2(n209),
	.A1(N532));
   AOI222_X1 U175 (.ZN(n314),
	.C2(n330),
	.C1(n179),
	.B2(n329),
	.B1(n221),
	.A2(n254),
	.A1(n225));
   AOI222_X1 U176 (.ZN(n313),
	.C2(n256),
	.C1(n885),
	.B2(n331),
	.B1(n193),
	.A2(n203),
	.A1(N565));
   NAND4_X1 U177 (.ZN(res[7]),
	.A4(n241),
	.A3(n240),
	.A2(n239),
	.A1(n238));
   AOI222_X1 U178 (.ZN(n238),
	.C2(n211),
	.C1(N601),
	.B2(n210),
	.B1(N636),
	.A2(n209),
	.A1(N536));
   AOI222_X1 U179 (.ZN(n240),
	.C2(n256),
	.C1(n191),
	.B2(n255),
	.B1(n179),
	.A2(n254),
	.A1(n193));
   AOI221_X1 U180 (.ZN(n239),
	.C2(n203),
	.C1(N569),
	.B2(n257),
	.B1(n885),
	.A(n258));
   NAND4_X1 U181 (.ZN(res[2]),
	.A4(n393),
	.A3(n392),
	.A2(n391),
	.A1(n390));
   AOI222_X1 U182 (.ZN(n390),
	.C2(n211),
	.C1(N596),
	.B2(n210),
	.B1(N631),
	.A2(n209),
	.A1(N531));
   AOI222_X1 U183 (.ZN(n392),
	.C2(n404),
	.C1(n179),
	.B2(n403),
	.B1(n221),
	.A2(n402),
	.A1(n225));
   AOI222_X1 U184 (.ZN(n391),
	.C2(FE_OFN9_n274),
	.C1(n885),
	.B2(n405),
	.B1(n193),
	.A2(n203),
	.A1(N564));
   NAND4_X1 U185 (.ZN(res[19]),
	.A4(n618),
	.A3(n617),
	.A2(n616),
	.A1(n615));
   AOI222_X1 U186 (.ZN(n615),
	.C2(n211),
	.C1(N613),
	.B2(n210),
	.B1(N648),
	.A2(n209),
	.A1(N548));
   AOI222_X1 U187 (.ZN(n617),
	.C2(n330),
	.C1(n472),
	.B2(n329),
	.B1(n515),
	.A2(n350),
	.A1(n885));
   AOI221_X1 U188 (.ZN(n616),
	.C2(n203),
	.C1(N581),
	.B2(n629),
	.B1(n191),
	.A(n630));
   NAND4_X1 U189 (.ZN(res[22]),
	.A4(n547),
	.A3(n546),
	.A2(n545),
	.A1(n544));
   AOI222_X1 U190 (.ZN(n544),
	.C2(n211),
	.C1(N616),
	.B2(n210),
	.B1(N651),
	.A2(n209),
	.A1(N551));
   AOI221_X1 U191 (.ZN(n546),
	.C2(n385),
	.C1(n885),
	.B2(n273),
	.B1(n472),
	.A(n553));
   AOI221_X1 U192 (.ZN(n547),
	.C2(n275),
	.C1(n549),
	.B2(FE_OFN9_n274),
	.B1(n548),
	.A(n550));
   NAND4_X1 U193 (.ZN(res[16]),
	.A4(n660),
	.A3(n659),
	.A2(n658),
	.A1(n657));
   AOI222_X1 U194 (.ZN(n657),
	.C2(n211),
	.C1(N610),
	.B2(n210),
	.B1(N645),
	.A2(n209),
	.A1(N545));
   AOI222_X1 U195 (.ZN(n659),
	.C2(n666),
	.C1(n487),
	.B2(n224),
	.B1(n198),
	.A2(n445),
	.A1(n191));
   AOI222_X1 U196 (.ZN(n658),
	.C2(n592),
	.C1(n667),
	.B2(n442),
	.B1(n885),
	.A2(n203),
	.A1(N578));
   NAND4_X1 U197 (.ZN(res[5]),
	.A4(n283),
	.A3(n282),
	.A2(n281),
	.A1(n280));
   AOI222_X1 U198 (.ZN(n280),
	.C2(n211),
	.C1(N599),
	.B2(n210),
	.B1(N634),
	.A2(n209),
	.A1(N534));
   AOI221_X1 U199 (.ZN(n283),
	.C2(n285),
	.C1(n179),
	.B2(n284),
	.B1(n221),
	.A(n286));
   AOI221_X1 U200 (.ZN(n281),
	.C2(n203),
	.C1(N567),
	.B2(n192),
	.B1(n885),
	.A(n292));
   NAND4_X1 U201 (.ZN(res[13]),
	.A4(n707),
	.A3(n706),
	.A2(n705),
	.A1(n704));
   AOI221_X1 U202 (.ZN(n704),
	.C2(n209),
	.C1(N542),
	.B2(n211),
	.B1(N607),
	.A(n725));
   AOI221_X1 U203 (.ZN(n706),
	.C2(n500),
	.C1(n225),
	.B2(n202),
	.B1(n191),
	.A(n716));
   AOI221_X1 U204 (.ZN(n705),
	.C2(n506),
	.C1(n885),
	.B2(n294),
	.B1(n200),
	.A(n720));
   NAND4_X1 U205 (.ZN(res[14]),
	.A4(n689),
	.A3(n688),
	.A2(n687),
	.A1(n686));
   AOI221_X1 U206 (.ZN(n686),
	.C2(n209),
	.C1(N543),
	.B2(n211),
	.B1(N608),
	.A(n702));
   AOI221_X1 U207 (.ZN(n688),
	.C2(FE_OFN9_n274),
	.C1(n487),
	.B2(n275),
	.B1(n198),
	.A(n697));
   AOI221_X1 U208 (.ZN(n687),
	.C2(n563),
	.C1(n193),
	.B2(n562),
	.B1(n225),
	.A(n700));
   NAND2_X1 U209 (.ZN(n362),
	.A2(n807),
	.A1(n796));
   AOI21_X1 U210 (.ZN(n247),
	.B2(n246),
	.B1(n899),
	.A(n892));
   NAND4_X1 U211 (.ZN(n164),
	.A4(n173),
	.A3(n172),
	.A2(n171),
	.A1(n170));
   NOR4_X1 U212 (.ZN(n171),
	.A4(res[28]),
	.A3(res[29]),
	.A2(res[2]),
	.A1(res[30]));
   NOR4_X1 U213 (.ZN(n172),
	.A4(res[31]),
	.A3(res[3]),
	.A2(res[4]),
	.A1(res[5]));
   NOR4_X1 U214 (.ZN(n170),
	.A4(res[24]),
	.A3(res[25]),
	.A2(res[26]),
	.A1(res[27]));
   NAND2_X1 U215 (.ZN(n434),
	.A2(n807),
	.A1(n799));
   AOI21_X1 U216 (.ZN(n425),
	.B2(n209),
	.B1(N557),
	.A(n389));
   AOI21_X1 U217 (.ZN(n365),
	.B2(n209),
	.B1(N559),
	.A(n389));
   NAND4_X1 U218 (.ZN(res[11]),
	.A4(n748),
	.A3(n747),
	.A2(n746),
	.A1(n745));
   AOI22_X1 U219 (.ZN(n746),
	.B2(n210),
	.B1(N640),
	.A2(n203),
	.A1(N573));
   AOI22_X1 U220 (.ZN(n745),
	.B2(n209),
	.B1(N540),
	.A2(n211),
	.A1(N605));
   AOI221_X1 U221 (.ZN(n747),
	.C2(n625),
	.C1(n193),
	.B2(n254),
	.B1(n232),
	.A(n761));
   NAND4_X1 U222 (.ZN(res[15]),
	.A4(n673),
	.A3(n672),
	.A2(n671),
	.A1(n670));
   AOI22_X1 U223 (.ZN(n671),
	.B2(n210),
	.B1(N644),
	.A2(n203),
	.A1(N577));
   AOI22_X1 U224 (.ZN(n670),
	.B2(n209),
	.B1(N544),
	.A2(n211),
	.A1(N609));
   NOR3_X1 U225 (.ZN(n673),
	.A3(n676),
	.A2(n675),
	.A1(n674));
   NAND2_X2 U226 (.ZN(n189),
	.A2(n810),
	.A1(n800));
   OAI21_X1 U227 (.ZN(n550),
	.B2(n522),
	.B1(n551),
	.A(n470));
   AOI21_X1 U228 (.ZN(n551),
	.B2(n552),
	.B1(n899),
	.A(n892));
   INV_X1 U229 (.ZN(n463),
	.A(n472));
   NAND2_X2 U230 (.ZN(n190),
	.A2(n810),
	.A1(n795));
   INV_X1 U231 (.ZN(n796),
	.A(n806));
   INV_X1 U232 (.ZN(n524),
	.A(n525));
   AOI22_X1 U233 (.ZN(n525),
	.B2(n191),
	.B1(n444),
	.A2(n198),
	.A1(n442));
   INV_X1 U234 (.ZN(n643),
	.A(n644));
   AOI22_X1 U235 (.ZN(n644),
	.B2(n198),
	.B1(n483),
	.A2(n487),
	.A1(n275));
   AOI221_X1 U236 (.ZN(n793),
	.C2(n796),
	.C1(N765),
	.B2(n795),
	.B1(N763),
	.A(n797));
   INV_X1 U237 (.ZN(n797),
	.A(n798));
   AOI22_X1 U238 (.ZN(n798),
	.B2(n800),
	.B1(N762),
	.A2(n799),
	.A1(N764));
   NAND2_X1 U239 (.ZN(n827),
	.A2(n799),
	.A1(n824));
   NAND2_X1 U240 (.ZN(n826),
	.A2(n800),
	.A1(n824));
   AOI21_X1 U241 (.ZN(n803),
	.B2(n805),
	.B1(n804),
	.A(n801));
   AOI22_X1 U242 (.ZN(n804),
	.B2(n800),
	.B1(N758),
	.A2(n799),
	.A1(N760));
   AOI22_X1 U243 (.ZN(n805),
	.B2(n796),
	.B1(N761),
	.A2(n795),
	.A1(N759));
   INV_X1 U244 (.ZN(n452),
	.A(n478));
   AND2_X2 U245 (.ZN(n210),
	.A2(n796),
	.A1(n824));
   AND2_X2 U246 (.ZN(n203),
	.A2(n795),
	.A1(n824));
   INV_X1 U247 (.ZN(n335),
	.A(n336));
   AOI22_X1 U248 (.ZN(n336),
	.B2(N625),
	.B1(n211),
	.A2(N560),
	.A1(n209));
   INV_X1 U249 (.ZN(n725),
	.A(n726));
   AOI22_X1 U250 (.ZN(n726),
	.B2(n210),
	.B1(N642),
	.A2(n203),
	.A1(N575));
   INV_X1 U251 (.ZN(n702),
	.A(n703));
   AOI22_X1 U252 (.ZN(n703),
	.B2(n210),
	.B1(N643),
	.A2(n203),
	.A1(N576));
   AOI222_X1 U253 (.ZN(n653),
	.C2(n351),
	.C1(n581),
	.B2(n353),
	.B1(n500),
	.A2(n439),
	.A1(n194));
   AOI222_X1 U254 (.ZN(n640),
	.C2(n353),
	.C1(n562),
	.B2(n351),
	.B1(n563),
	.A2(n439),
	.A1(n272));
   OAI222_X1 U255 (.ZN(n300),
	.C2(n357),
	.C1(n521),
	.B2(n359),
	.B1(n593),
	.A2(n461),
	.A1(n433));
   AOI221_X1 U256 (.ZN(n490),
	.C2(n439),
	.C1(n562),
	.B2(n351),
	.B1(n370),
	.A(n503));
   INV_X1 U257 (.ZN(n461),
	.A(n353));
   OAI22_X1 U258 (.ZN(n220),
	.B2(n359),
	.B1(n521),
	.A2(n357),
	.A1(n433));
   OAI221_X1 U259 (.ZN(n667),
	.C2(n639),
	.C1(n433),
	.B2(n461),
	.B1(n521),
	.A(n811));
   AOI22_X1 U260 (.ZN(n811),
	.B2(n226),
	.B1(n351),
	.A2(n237),
	.A1(n439));
   OAI21_X1 U261 (.ZN(n412),
	.B2(n712),
	.B1(n326),
	.A(n713));
   NOR2_X1 U262 (.ZN(n346),
	.A2(n834),
	.A1(n712));
   NOR2_X1 U263 (.ZN(n661),
	.A2(n834),
	.A1(n774));
   OAI221_X1 U264 (.ZN(n808),
	.C2(n639),
	.C1(n744),
	.B2(n461),
	.B1(n816),
	.A(n817));
   INV_X1 U265 (.ZN(n816),
	.A(n236));
   AOI22_X1 U266 (.ZN(n817),
	.B2(n311),
	.B1(n351),
	.A2(n818),
	.A1(n439));
   NOR2_X1 U267 (.ZN(n503),
	.A2(n712),
	.A1(n624));
   OAI21_X1 U268 (.ZN(n410),
	.B2(n712),
	.B1(n711),
	.A(n713));
   AOI22_X1 U269 (.ZN(n557),
	.B2(n439),
	.B1(n563),
	.A2(n351),
	.A1(n562));
   AOI22_X1 U270 (.ZN(n623),
	.B2(n351),
	.B1(n626),
	.A2(n439),
	.A1(n625));
   AOI22_X1 U271 (.ZN(n577),
	.B2(n351),
	.B1(n500),
	.A2(n439),
	.A1(n581));
   AOI22_X1 U272 (.ZN(n182),
	.B2(n351),
	.B1(n412),
	.A2(n439),
	.A1(n500));
   AOI22_X1 U273 (.ZN(n480),
	.B2(n351),
	.B1(n373),
	.A2(n439),
	.A1(n562));
   NOR2_X1 U274 (.ZN(n380),
	.A2(n349),
	.A1(n834));
   OAI22_X1 U275 (.ZN(n440),
	.B2(n441),
	.B1(n326),
	.A2(n381),
	.A1(FE_OFN3_n325));
   OAI22_X1 U276 (.ZN(n418),
	.B2(n381),
	.B1(n326),
	.A2(n348),
	.A1(FE_OFN3_n325));
   OAI211_X1 U277 (.ZN(n285),
	.C2(n461),
	.C1(n580),
	.B(n577),
	.A(n561));
   OAI211_X1 U278 (.ZN(n330),
	.C2(n461),
	.C1(n540),
	.B(n623),
	.A(n561));
   OAI22_X1 U279 (.ZN(n379),
	.B2(n382),
	.B1(FE_OFN3_n325),
	.A2(n872),
	.A1(n381));
   OAI22_X1 U280 (.ZN(n345),
	.B2(n349),
	.B1(FE_OFN3_n325),
	.A2(n348),
	.A1(n872));
   OAI211_X1 U281 (.ZN(n273),
	.C2(n461),
	.C1(n560),
	.B(n557),
	.A(n561));
   AOI21_X1 U282 (.ZN(n253),
	.B2(n346),
	.B1(n353),
	.A(n537));
   INV_X1 U283 (.ZN(n197),
	.A(n572));
   OAI21_X1 U284 (.ZN(n266),
	.B2(n461),
	.B1(n556),
	.A(n557));
   OAI21_X1 U285 (.ZN(n329),
	.B2(n624),
	.B1(n457),
	.A(n623));
   OAI21_X1 U286 (.ZN(n403),
	.B2(n639),
	.B1(n556),
	.A(n640));
   OAI21_X1 U287 (.ZN(n404),
	.B2(n639),
	.B1(n560),
	.A(n640));
   NAND2_X1 U288 (.ZN(n343),
	.A2(n308),
	.A1(n439));
   INV_X1 U289 (.ZN(n462),
	.A(n257));
   INV_X1 U294 (.ZN(n356),
	.A(n542));
   INV_X1 U295 (.ZN(n460),
	.A(n256));
   INV_X1 U296 (.ZN(n540),
	.A(n451));
   INV_X1 U297 (.ZN(n358),
	.A(n629));
   INV_X1 U298 (.ZN(n571),
	.A(n192));
   INV_X1 U299 (.ZN(n433),
	.A(n736));
   INV_X1 U300 (.ZN(n519),
	.A(n224));
   INV_X1 U301 (.ZN(n388),
	.A(n488));
   INV_X1 U302 (.ZN(n423),
	.A(n202));
   INV_X1 U303 (.ZN(n387),
	.A(n483));
   INV_X1 U304 (.ZN(n228),
	.A(n666));
   INV_X1 U305 (.ZN(n278),
	.A(n402));
   INV_X1 U306 (.ZN(n581),
	.A(n207));
   INV_X1 U307 (.ZN(n424),
	.A(n506));
   INV_X1 U308 (.ZN(n597),
	.A(n445));
   INV_X1 U309 (.ZN(n593),
	.A(n226));
   INV_X1 U310 (.ZN(n373),
	.A(n556));
   INV_X1 U311 (.ZN(n293),
	.A(n194));
   INV_X1 U312 (.ZN(n260),
	.A(n625));
   INV_X1 U313 (.ZN(n205),
	.A(n294));
   INV_X1 U314 (.ZN(n491),
	.A(n383));
   INV_X1 U315 (.ZN(n469),
	.A(n350));
   INV_X1 U316 (.ZN(n508),
	.A(n419));
   INV_X1 U317 (.ZN(n701),
	.A(n272));
   INV_X1 U318 (.ZN(n744),
	.A(n233));
   INV_X1 U319 (.ZN(n541),
	.A(n626));
   INV_X1 U320 (.ZN(n180),
	.A(n502));
   AOI221_X1 U321 (.ZN(n502),
	.C2(n351),
	.C1(n410),
	.B2(n439),
	.B1(n500),
	.A(n503));
   INV_X1 U322 (.ZN(n277),
	.A(n405));
   INV_X1 U323 (.ZN(n259),
	.A(n331));
   INV_X1 U324 (.ZN(n370),
	.A(n560));
   INV_X2 U325 (.ZN(n326),
	.A(n344));
   INV_X1 U326 (.ZN(n307),
	.A(n446));
   INV_X1 U327 (.ZN(n319),
	.A(n242));
   INV_X1 U328 (.ZN(n397),
	.A(n265));
   NOR3_X1 U329 (.ZN(n807),
	.A3(alu_op[2]),
	.A2(alu_op[4]),
	.A1(alu_op[3]));
   NOR2_X1 U330 (.ZN(n515),
	.A2(n694),
	.A1(n434));
   NOR3_X1 U331 (.ZN(n810),
	.A3(n790),
	.A2(alu_op[4]),
	.A1(alu_op[2]));
   NOR2_X1 U332 (.ZN(n800),
	.A2(alu_op[1]),
	.A1(alu_op[0]));
   NOR2_X1 U333 (.ZN(n799),
	.A2(alu_op[0]),
	.A1(n825));
   AOI222_X1 U334 (.ZN(n785),
	.C2(n203),
	.C1(N562),
	.B2(n885),
	.B1(n661),
	.A2(n210),
	.A1(N629));
   NOR4_X1 U335 (.ZN(n748),
	.A4(n751),
	.A3(n735),
	.A2(n750),
	.A1(n749));
   NOR3_X1 U336 (.ZN(n751),
	.A3(n457),
	.A2(b[3]),
	.A1(n183));
   OAI221_X1 U337 (.ZN(n749),
	.C2(n208),
	.C1(n541),
	.B2(n229),
	.B1(n462),
	.A(n756));
   OAI22_X1 U338 (.ZN(n750),
	.B2(n612),
	.B1(n753),
	.A2(n693),
	.A1(n540));
   AOI221_X1 U339 (.ZN(n769),
	.C2(FE_OFN9_n274),
	.C1(n198),
	.B2(n770),
	.B1(b[10]),
	.A(n771));
   OAI221_X1 U340 (.ZN(n770),
	.C2(FE_OFN1_n187),
	.C1(a[10]),
	.B2(n613),
	.B1(n189),
	.A(n190));
   OAI22_X1 U341 (.ZN(n771),
	.B2(n613),
	.B1(n772),
	.A2(n183),
	.A1(n480));
   INV_X1 U342 (.ZN(n772),
	.A(n773));
   AOI221_X1 U343 (.ZN(n634),
	.C2(n635),
	.C1(b[18]),
	.B2(FE_OFN9_n274),
	.B1(n549),
	.A(n636));
   OAI221_X1 U344 (.ZN(n635),
	.C2(FE_OFN1_n187),
	.C1(a[18]),
	.B2(n594),
	.B1(n189),
	.A(n190));
   OAI21_X1 U345 (.ZN(n636),
	.B2(n594),
	.B1(n637),
	.A(n470));
   INV_X1 U346 (.ZN(n637),
	.A(n638));
   AOI221_X1 U347 (.ZN(n618),
	.C2(n619),
	.C1(b[19]),
	.B2(n256),
	.B1(n549),
	.A(n620));
   OAI221_X1 U348 (.ZN(n619),
	.C2(FE_OFN1_n187),
	.C1(a[19]),
	.B2(n578),
	.B1(n189),
	.A(n190));
   OAI21_X1 U349 (.ZN(n620),
	.B2(n578),
	.B1(n621),
	.A(n470));
   INV_X1 U350 (.ZN(n621),
	.A(n622));
   AOI221_X1 U351 (.ZN(n450),
	.C2(n453),
	.C1(n452),
	.B2(n451),
	.B1(n369),
	.A(n454));
   OAI222_X1 U352 (.ZN(n453),
	.C2(n357),
	.C1(n462),
	.B2(n359),
	.B1(n356),
	.A2(n461),
	.A1(n460));
   OAI21_X1 U353 (.ZN(n454),
	.B2(n381),
	.B1(n455),
	.A(n456));
   OR3_X1 U354 (.ZN(n456),
	.A3(n458),
	.A2(b[3]),
	.A1(n457));
   AOI221_X1 U355 (.ZN(n264),
	.C2(n266),
	.C1(n221),
	.B2(n265),
	.B1(n200),
	.A(n267));
   OAI22_X1 U356 (.ZN(n267),
	.B2(n271),
	.B1(n270),
	.A2(n269),
	.A1(n268));
   AOI221_X1 U357 (.ZN(n268),
	.C2(n889),
	.C1(a[6]),
	.B2(n271),
	.B1(n899),
	.A(n887));
   AOI21_X1 U358 (.ZN(n270),
	.B2(n269),
	.B1(n899),
	.A(n892));
   AOI221_X1 U359 (.ZN(n689),
	.C2(n690),
	.C1(b[14]),
	.B2(n373),
	.B1(n682),
	.A(n691));
   OAI221_X1 U360 (.ZN(n690),
	.C2(FE_OFN1_n187),
	.C1(a[14]),
	.B2(n668),
	.B1(n189),
	.A(n190));
   OAI221_X1 U361 (.ZN(n691),
	.C2(n693),
	.C1(n560),
	.B2(n668),
	.B1(n692),
	.A(n695));
   INV_X1 U362 (.ZN(n692),
	.A(n696));
   AOI221_X1 U363 (.ZN(n241),
	.C2(n243),
	.C1(n221),
	.B2(n242),
	.B1(n200),
	.A(n244));
   INV_X1 U364 (.ZN(n243),
	.A(n253));
   OAI22_X1 U365 (.ZN(n244),
	.B2(n248),
	.B1(n247),
	.A2(n246),
	.A1(n245));
   AOI221_X1 U366 (.ZN(n245),
	.C2(n889),
	.C1(a[7]),
	.B2(n248),
	.B1(n899),
	.A(n887));
   AOI221_X1 U367 (.ZN(n393),
	.C2(n395),
	.C1(b[2]),
	.B2(n394),
	.B1(a[2]),
	.A(n396));
   OAI221_X1 U368 (.ZN(n395),
	.C2(FE_OFN1_n187),
	.C1(a[2]),
	.B2(n401),
	.B1(n189),
	.A(n190));
   OAI21_X1 U369 (.ZN(n394),
	.B2(FE_OFN1_n187),
	.B1(b[2]),
	.A(n188));
   OAI22_X1 U370 (.ZN(n396),
	.B2(n321),
	.B1(n398),
	.A2(n206),
	.A1(n397));
   AOI221_X1 U371 (.ZN(n315),
	.C2(n317),
	.C1(b[3]),
	.B2(n316),
	.B1(a[3]),
	.A(n318));
   OAI221_X1 U372 (.ZN(n317),
	.C2(FE_OFN1_n187),
	.C1(a[3]),
	.B2(n328),
	.B1(n189),
	.A(n190));
   OAI21_X1 U373 (.ZN(n316),
	.B2(FE_OFN1_n187),
	.B1(b[3]),
	.A(n188));
   OAI22_X1 U374 (.ZN(n318),
	.B2(n321),
	.B1(n320),
	.A2(n206),
	.A1(n319));
   AOI221_X1 U375 (.ZN(n730),
	.C2(n732),
	.C1(a[12]),
	.B2(n446),
	.B1(n731),
	.A(n733));
   NOR2_X1 U376 (.ZN(n731),
	.A2(n306),
	.A1(n624));
   OAI21_X1 U377 (.ZN(n732),
	.B2(FE_OFN1_n187),
	.B1(b[12]),
	.A(FE_OFN8_n188));
   NAND2_X1 U378 (.ZN(n733),
	.A2(n695),
	.A1(n734));
   AOI221_X1 U379 (.ZN(n707),
	.C2(n708),
	.C1(b[13]),
	.B2(n412),
	.B1(n682),
	.A(n709));
   OAI221_X1 U380 (.ZN(n708),
	.C2(FE_OFN1_n187),
	.C1(a[13]),
	.B2(n678),
	.B1(n189),
	.A(n190));
   OAI221_X1 U381 (.ZN(n709),
	.C2(n693),
	.C1(n580),
	.B2(n678),
	.B1(n710),
	.A(n695));
   INV_X1 U382 (.ZN(n710),
	.A(n714));
   AOI221_X1 U383 (.ZN(n648),
	.C2(n649),
	.C1(b[17]),
	.B2(n197),
	.B1(n549),
	.A(n650));
   OAI221_X1 U384 (.ZN(n649),
	.C2(FE_OFN1_n187),
	.C1(a[17]),
	.B2(n627),
	.B1(n189),
	.A(n190));
   OAI21_X1 U385 (.ZN(n650),
	.B2(n627),
	.B1(n651),
	.A(n470));
   INV_X1 U386 (.ZN(n651),
	.A(n652));
   AOI221_X1 U387 (.ZN(n660),
	.C2(n662),
	.C1(b[16]),
	.B2(n661),
	.B1(n549),
	.A(n663));
   OAI221_X1 U388 (.ZN(n662),
	.C2(FE_OFN1_n187),
	.C1(a[16]),
	.B2(n641),
	.B1(n189),
	.A(n190));
   OAI21_X1 U389 (.ZN(n663),
	.B2(n641),
	.B1(n664),
	.A(n470));
   INV_X1 U390 (.ZN(n664),
	.A(n665));
   AOI211_X1 U391 (.ZN(n586),
	.C2(n452),
	.C1(n587),
	.B(n309),
	.A(n588));
   NOR2_X1 U392 (.ZN(n587),
	.A2(n307),
	.A1(b[3]));
   OAI22_X1 U393 (.ZN(n588),
	.B2(n558),
	.B1(n589),
	.A2(n561),
	.A1(n463));
   INV_X1 U394 (.ZN(n589),
	.A(n590));
   OAI221_X1 U395 (.ZN(n591),
	.C2(FE_OFN1_n187),
	.C1(a[20]),
	.B2(n558),
	.B1(n189),
	.A(n190));
   OAI221_X1 U396 (.ZN(n520),
	.C2(FE_OFN1_n187),
	.C1(a[24]),
	.B2(n485),
	.B1(n189),
	.A(n190));
   OAI221_X1 U397 (.ZN(n501),
	.C2(FE_OFN1_n187),
	.C1(a[25]),
	.B2(n189),
	.B1(n465),
	.A(n190));
   OAI221_X1 U398 (.ZN(n484),
	.C2(FE_OFN1_n187),
	.C1(a[26]),
	.B2(n189),
	.B1(n441),
	.A(n190));
   OAI221_X1 U399 (.ZN(n809),
	.C2(FE_OFN1_n187),
	.C1(a[0]),
	.B2(n774),
	.B1(n189),
	.A(n190));
   OAI221_X1 U400 (.ZN(n216),
	.C2(FE_OFN1_n187),
	.C1(a[8]),
	.B2(n223),
	.B1(n189),
	.A(n190));
   OAI221_X1 U401 (.ZN(n429),
	.C2(FE_OFN1_n187),
	.C1(a[28]),
	.B2(n189),
	.B1(n348),
	.A(n190));
   OAI22_X1 U402 (.ZN(n604),
	.B2(n321),
	.B1(n606),
	.A2(n206),
	.A1(n605));
   INV_X1 U403 (.ZN(n605),
	.A(n291));
   AOI221_X1 U404 (.ZN(n606),
	.C2(n868),
	.C1(a[1]),
	.B2(FE_OFN2_n322),
	.B1(a[4]),
	.A(n607));
   OAI22_X1 U405 (.ZN(n607),
	.B2(n328),
	.B1(n326),
	.A2(n401),
	.A1(FE_OFN3_n325));
   OAI22_X1 U406 (.ZN(n181),
	.B2(n185),
	.B1(n184),
	.A2(n183),
	.A1(n182));
   INV_X1 U407 (.ZN(n184),
	.A(n186));
   OAI21_X1 U408 (.ZN(n186),
	.B2(b[9]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   NAND2_X1 U409 (.ZN(n478),
	.A2(n694),
	.A1(n338));
   AOI22_X1 U410 (.ZN(n756),
	.B2(n256),
	.B1(n198),
	.A2(n757),
	.A1(b[11]));
   OAI221_X1 U411 (.ZN(n757),
	.C2(FE_OFN1_n187),
	.C1(a[11]),
	.B2(n612),
	.B1(n189),
	.A(n190));
   NAND4_X1 U412 (.ZN(res[20]),
	.A4(n586),
	.A3(n585),
	.A2(n584),
	.A1(n583));
   AOI222_X1 U413 (.ZN(n583),
	.C2(n211),
	.C1(N614),
	.B2(n210),
	.B1(N649),
	.A2(n209),
	.A1(N549));
   AOI222_X1 U414 (.ZN(n585),
	.C2(n300),
	.C1(n592),
	.B2(n591),
	.B1(b[20]),
	.A2(n444),
	.A1(n885));
   AOI221_X1 U415 (.ZN(n584),
	.C2(n203),
	.C1(N582),
	.B2(n442),
	.B1(n191),
	.A(n596));
   NAND4_X1 U416 (.ZN(res[24]),
	.A4(n513),
	.A3(n512),
	.A2(n511),
	.A1(n510));
   AOI222_X1 U417 (.ZN(n510),
	.C2(n211),
	.C1(N618),
	.B2(n210),
	.B1(N653),
	.A2(n209),
	.A1(N553));
   AOI222_X1 U418 (.ZN(n512),
	.C2(n217),
	.C1(n472),
	.B2(n520),
	.B1(b[24]),
	.A2(n443),
	.A1(n885));
   AOI221_X1 U419 (.ZN(n511),
	.C2(n203),
	.C1(N586),
	.B2(n445),
	.B1(n487),
	.A(n524));
   NAND4_X1 U420 (.ZN(res[21]),
	.A4(n568),
	.A3(n567),
	.A2(n566),
	.A1(n565));
   AOI222_X1 U421 (.ZN(n565),
	.C2(n211),
	.C1(N615),
	.B2(n210),
	.B1(N650),
	.A2(n209),
	.A1(N550));
   AOI211_X1 U422 (.ZN(n568),
	.C2(n569),
	.C1(a[21]),
	.B(n309),
	.A(n570));
   AOI221_X1 U423 (.ZN(n567),
	.C2(n421),
	.C1(n885),
	.B2(n285),
	.B1(n472),
	.A(n573));
   NAND4_X1 U424 (.ZN(res[25]),
	.A4(n495),
	.A3(n494),
	.A2(n493),
	.A1(n492));
   AOI222_X1 U425 (.ZN(n492),
	.C2(n211),
	.C1(N619),
	.B2(n210),
	.B1(N654),
	.A2(n209),
	.A1(N554));
   AOI222_X1 U426 (.ZN(n494),
	.C2(n180),
	.C1(n472),
	.B2(n501),
	.B1(b[25]),
	.A2(n420),
	.A1(n885));
   AOI221_X1 U427 (.ZN(n493),
	.C2(n203),
	.C1(N587),
	.B2(n506),
	.B1(n487),
	.A(n507));
   NAND4_X1 U428 (.ZN(res[4]),
	.A4(n298),
	.A3(n297),
	.A2(n296),
	.A1(n295));
   AOI222_X1 U429 (.ZN(n295),
	.C2(n211),
	.C1(N598),
	.B2(n210),
	.B1(N633),
	.A2(n209),
	.A1(N533));
   AOI221_X1 U430 (.ZN(n298),
	.C2(n301),
	.C1(n694),
	.B2(n300),
	.B1(n299),
	.A(n302));
   AOI222_X1 U431 (.ZN(n296),
	.C2(n236),
	.C1(n232),
	.B2(n311),
	.B1(n200),
	.A2(n203),
	.A1(N566));
   NAND4_X1 U432 (.ZN(res[8]),
	.A4(n215),
	.A3(n214),
	.A2(n213),
	.A1(n212));
   AOI222_X1 U433 (.ZN(n212),
	.C2(n211),
	.C1(N602),
	.B2(n210),
	.B1(N637),
	.A2(n209),
	.A1(N537));
   AOI221_X1 U434 (.ZN(n215),
	.C2(n217),
	.C1(n179),
	.B2(n216),
	.B1(b[8]),
	.A(n218));
   AOI221_X1 U435 (.ZN(n214),
	.C2(n226),
	.C1(n225),
	.B2(n224),
	.B1(n885),
	.A(n227));
   NAND4_X1 U436 (.ZN(res[26]),
	.A4(n476),
	.A3(n475),
	.A2(n474),
	.A1(n473));
   AOI222_X1 U437 (.ZN(n473),
	.C2(n211),
	.C1(N620),
	.B2(n210),
	.B1(N655),
	.A2(n209),
	.A1(N555));
   AOI222_X1 U438 (.ZN(n475),
	.C2(n384),
	.C1(n885),
	.B2(n484),
	.B1(b[26]),
	.A2(n385),
	.A1(n191));
   AOI221_X1 U439 (.ZN(n474),
	.C2(n203),
	.C1(N588),
	.B2(n488),
	.B1(n487),
	.A(n489));
   NAND4_X1 U440 (.ZN(res[1]),
	.A4(n601),
	.A3(n600),
	.A2(n599),
	.A1(n598));
   AOI222_X1 U441 (.ZN(n598),
	.C2(n211),
	.C1(N595),
	.B2(n210),
	.B1(N630),
	.A2(n209),
	.A1(N530));
   AOI222_X1 U442 (.ZN(n600),
	.C2(n611),
	.C1(n221),
	.B2(n199),
	.B1(n193),
	.A2(n610),
	.A1(n179));
   AOI221_X1 U443 (.ZN(n601),
	.C2(n603),
	.C1(b[1]),
	.B2(n602),
	.B1(a[1]),
	.A(n604));
   NAND4_X1 U444 (.ZN(res[12]),
	.A4(n730),
	.A3(n729),
	.A2(n728),
	.A1(n727));
   AOI222_X1 U445 (.ZN(n727),
	.C2(n211),
	.C1(N606),
	.B2(n210),
	.B1(N641),
	.A2(n209),
	.A1(N541));
   AOI221_X1 U446 (.ZN(n729),
	.C2(n224),
	.C1(n191),
	.B2(n739),
	.B1(b[12]),
	.A(n740));
   AOI221_X1 U447 (.ZN(n728),
	.C2(n203),
	.C1(N574),
	.B2(n237),
	.B1(n232),
	.A(n743));
   NAND4_X1 U448 (.ZN(res[9]),
	.A4(n177),
	.A3(n176),
	.A2(n175),
	.A1(n174));
   AOI222_X1 U449 (.ZN(n174),
	.C2(n211),
	.C1(N603),
	.B2(n210),
	.B1(N638),
	.A2(n209),
	.A1(N538));
   AOI221_X1 U450 (.ZN(n177),
	.C2(n180),
	.C1(n179),
	.B2(n178),
	.B1(b[9]),
	.A(n181));
   AOI221_X1 U451 (.ZN(n175),
	.C2(n203),
	.C1(N571),
	.B2(n202),
	.B1(n885),
	.A(n204));
   NAND4_X1 U452 (.ZN(res[23]),
	.A4(n529),
	.A3(n528),
	.A2(n527),
	.A1(n526));
   AOI222_X1 U453 (.ZN(n526),
	.C2(n211),
	.C1(N617),
	.B2(n210),
	.B1(N652),
	.A2(n209),
	.A1(N552));
   AOI221_X1 U454 (.ZN(n528),
	.C2(n354),
	.C1(n885),
	.B2(n255),
	.B1(n472),
	.A(n534));
   AOI211_X1 U455 (.ZN(n529),
	.C2(n530),
	.C1(a[23]),
	.B(n309),
	.A(n531));
   NAND2_X1 U456 (.ZN(n389),
	.A2(n471),
	.A1(n470));
   OAI211_X1 U457 (.ZN(n337),
	.C2(n361),
	.C1(n834),
	.B(n363),
	.A(n362));
   AOI21_X1 U458 (.ZN(n363),
	.B2(n889),
	.B1(b[31]),
	.A(n892));
   NAND4_X1 U459 (.ZN(res[27]),
	.A4(n450),
	.A3(n449),
	.A2(n448),
	.A1(n447));
   AOI222_X1 U460 (.ZN(n449),
	.C2(n352),
	.C1(n885),
	.B2(n464),
	.B1(b[27]),
	.A2(n354),
	.A1(n191));
   AOI221_X1 U461 (.ZN(n448),
	.C2(n210),
	.C1(N656),
	.B2(n203),
	.B1(N589),
	.A(n467));
   AOI221_X1 U462 (.ZN(n447),
	.C2(n209),
	.C1(N556),
	.B2(n211),
	.B1(N621),
	.A(n389));
   NAND4_X1 U463 (.ZN(res[0]),
	.A4(n787),
	.A3(n786),
	.A2(n785),
	.A1(n784));
   AOI22_X1 U464 (.ZN(n784),
	.B2(n209),
	.B1(N529),
	.A2(n211),
	.A1(N594));
   AOI222_X1 U465 (.ZN(n786),
	.C2(n809),
	.C1(b[0]),
	.B2(n299),
	.B1(n667),
	.A2(n592),
	.A1(n808));
   AOI21_X1 U466 (.ZN(n787),
	.B2(n788),
	.B1(a[0]),
	.A(n789));
   NAND4_X1 U467 (.ZN(res[29]),
	.A4(n409),
	.A3(n408),
	.A2(n407),
	.A1(n406));
   AOI222_X1 U468 (.ZN(n407),
	.C2(n210),
	.C1(N658),
	.B2(n203),
	.B1(N591),
	.A2(n211),
	.A1(N623));
   AOI22_X1 U469 (.ZN(n408),
	.B2(n414),
	.B1(n338),
	.A2(n413),
	.A1(b[29]));
   AOI21_X1 U470 (.ZN(n406),
	.B2(n209),
	.B1(N558),
	.A(n389));
   OAI22_X1 U471 (.ZN(n286),
	.B2(n290),
	.B1(n289),
	.A2(n288),
	.A1(n287));
   AOI221_X1 U472 (.ZN(n287),
	.C2(n889),
	.C1(a[5]),
	.B2(n290),
	.B1(n899),
	.A(n887));
   AOI21_X1 U473 (.ZN(n289),
	.B2(n288),
	.B1(n899),
	.A(n892));
   INV_X1 U474 (.ZN(n288),
	.A(b[5]));
   OAI21_X1 U475 (.ZN(n302),
	.B2(n304),
	.B1(n303),
	.A(n305));
   OR3_X1 U476 (.ZN(n305),
	.A3(n307),
	.A2(b[3]),
	.A1(n306));
   AOI21_X1 U477 (.ZN(n303),
	.B2(n308),
	.B1(n899),
	.A(n892));
   NAND4_X1 U478 (.ZN(res[30]),
	.A4(n368),
	.A3(n367),
	.A2(n366),
	.A1(n365));
   AOI222_X1 U479 (.ZN(n366),
	.C2(n210),
	.C1(N659),
	.B2(n203),
	.B1(N592),
	.A2(n211),
	.A1(N624));
   AOI22_X1 U480 (.ZN(n367),
	.B2(n375),
	.B1(n338),
	.A2(n374),
	.A1(b[30]));
   AOI222_X1 U481 (.ZN(n368),
	.C2(n373),
	.C1(n372),
	.B2(n371),
	.B1(a[30]),
	.A2(n370),
	.A1(n369));
   AOI22_X1 U482 (.ZN(n332),
	.B2(n364),
	.B1(n899),
	.A2(b[31]),
	.A1(n887));
   AOI221_X1 U483 (.ZN(n334),
	.C2(n210),
	.C1(N660),
	.B2(n203),
	.B1(N593),
	.A(n335));
   AOI22_X1 U484 (.ZN(n333),
	.B2(n339),
	.B1(n338),
	.A2(n337),
	.A1(a[31]));
   AND2_X1 U485 (.ZN(n795),
	.A2(n825),
	.A1(alu_op[0]));
   OAI21_X1 U486 (.ZN(n518),
	.B2(b[24]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U487 (.ZN(n773),
	.B2(b[10]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U488 (.ZN(n714),
	.B2(b[13]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U489 (.ZN(n696),
	.B2(b[14]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U490 (.ZN(n684),
	.B2(b[15]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U491 (.ZN(n665),
	.B2(b[16]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U492 (.ZN(n652),
	.B2(b[17]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U493 (.ZN(n638),
	.B2(b[18]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U494 (.ZN(n622),
	.B2(b[19]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U495 (.ZN(n590),
	.B2(b[20]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U496 (.ZN(n499),
	.B2(b[25]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U497 (.ZN(n482),
	.B2(b[26]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI21_X1 U498 (.ZN(n430),
	.B2(FE_OFN1_n187),
	.B1(b[28]),
	.A(FE_OFN8_n188));
   OAI21_X1 U499 (.ZN(n788),
	.B2(FE_OFN1_n187),
	.B1(b[0]),
	.A(n188));
   OAI21_X1 U500 (.ZN(n569),
	.B2(FE_OFN1_n187),
	.B1(b[21]),
	.A(FE_OFN8_n188));
   OAI21_X1 U501 (.ZN(n530),
	.B2(FE_OFN1_n187),
	.B1(b[23]),
	.A(FE_OFN8_n188));
   OAI21_X1 U502 (.ZN(n371),
	.B2(FE_OFN1_n187),
	.B1(b[30]),
	.A(n188));
   AOI222_X1 U503 (.ZN(n409),
	.C2(n412),
	.C1(n372),
	.B2(n411),
	.B1(a[29]),
	.A2(n410),
	.A1(n369));
   OAI21_X1 U504 (.ZN(n411),
	.B2(FE_OFN1_n187),
	.B1(b[29]),
	.A(n188));
   OAI21_X1 U505 (.ZN(n602),
	.B2(FE_OFN1_n187),
	.B1(b[1]),
	.A(n188));
   NAND4_X1 U506 (.ZN(res[28]),
	.A4(n428),
	.A3(n427),
	.A2(n426),
	.A1(n425));
   AOI22_X1 U507 (.ZN(n427),
	.B2(n203),
	.B1(N590),
	.A2(n435),
	.A1(n338));
   AOI22_X1 U508 (.ZN(n426),
	.B2(n211),
	.B1(N622),
	.A2(n210),
	.A1(N657));
   AOI221_X1 U509 (.ZN(n428),
	.C2(n430),
	.C1(a[28]),
	.B2(n429),
	.B1(b[28]),
	.A(n431));
   INV_X1 U510 (.ZN(n790),
	.A(alu_op[3]));
   NAND2_X1 U511 (.ZN(n806),
	.A2(alu_op[0]),
	.A1(alu_op[1]));
   INV_X1 U512 (.ZN(n825),
	.A(alu_op[1]));
   INV_X1 U513 (.ZN(n476),
	.A(n477));
   OAI221_X1 U514 (.ZN(n477),
	.C2(n480),
	.C1(n458),
	.B2(n479),
	.B1(n478),
	.A(n481));
   AOI222_X1 U515 (.ZN(n479),
	.C2(n351),
	.C1(n275),
	.B2(n439),
	.B1(n483),
	.A2(n353),
	.A1(FE_OFN9_n274));
   AOI21_X1 U516 (.ZN(n481),
	.B2(a[26]),
	.B1(n482),
	.A(n309));
   INV_X1 U517 (.ZN(n495),
	.A(n496));
   OAI221_X1 U518 (.ZN(n496),
	.C2(n182),
	.C1(n458),
	.B2(n497),
	.B1(n478),
	.A(n498));
   AOI222_X1 U519 (.ZN(n497),
	.C2(n439),
	.C1(n202),
	.B2(n351),
	.B1(n192),
	.A2(n353),
	.A1(n197));
   AOI21_X1 U520 (.ZN(n498),
	.B2(a[25]),
	.B1(n499),
	.A(n309));
   INV_X1 U521 (.ZN(n218),
	.A(n219));
   AOI22_X1 U522 (.ZN(n219),
	.B2(a[8]),
	.B1(n222),
	.A2(n221),
	.A1(n220));
   OAI21_X1 U523 (.ZN(n222),
	.B2(b[8]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   INV_X1 U524 (.ZN(n573),
	.A(n574));
   AOI22_X1 U525 (.ZN(n574),
	.B2(b[21]),
	.B1(n575),
	.A2(n515),
	.A1(n284));
   OAI221_X1 U526 (.ZN(n575),
	.C2(n189),
	.C1(n538),
	.B2(a[21]),
	.B1(FE_OFN1_n187),
	.A(n190));
   INV_X1 U527 (.ZN(n753),
	.A(n754));
   OAI21_X1 U528 (.ZN(n754),
	.B2(b[11]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   INV_X1 U529 (.ZN(n455),
	.A(n459));
   OAI21_X1 U530 (.ZN(n459),
	.B2(b[27]),
	.B1(FE_OFN1_n187),
	.A(FE_OFN8_n188));
   OAI211_X1 U531 (.ZN(n674),
	.C2(n654),
	.C1(n680),
	.B(n681),
	.A(n470));
   AOI22_X1 U532 (.ZN(n681),
	.B2(n683),
	.B1(b[15]),
	.A2(n346),
	.A1(n682));
   INV_X1 U533 (.ZN(n680),
	.A(n684));
   OAI221_X1 U534 (.ZN(n683),
	.C2(FE_OFN1_n187),
	.C1(a[15]),
	.B2(n654),
	.B1(n189),
	.A(n190));
   NOR2_X1 U535 (.ZN(zero),
	.A2(n165),
	.A1(n164));
   NAND4_X1 U536 (.ZN(n165),
	.A4(n169),
	.A3(n168),
	.A2(n167),
	.A1(n166));
   INV_X1 U537 (.ZN(n794),
	.A(alu_op[4]));
   NAND2_X1 U538 (.ZN(n792),
	.A2(n790),
	.A1(n801));
   AOI21_X1 U539 (.ZN(n791),
	.B2(N757),
	.B1(n802),
	.A(n803));
   NOR3_X1 U540 (.ZN(n824),
	.A3(n801),
	.A2(alu_op[4]),
	.A1(alu_op[3]));
   OAI221_X1 U541 (.ZN(n603),
	.C2(FE_OFN1_n187),
	.C1(a[1]),
	.B2(n609),
	.B1(n189),
	.A(n190));
   OAI221_X1 U542 (.ZN(n301),
	.C2(FE_OFN1_n187),
	.C1(a[4]),
	.B2(n304),
	.B1(n189),
	.A(n190));
   OAI221_X1 U543 (.ZN(n413),
	.C2(FE_OFN1_n187),
	.C1(a[29]),
	.B2(n189),
	.B1(n382),
	.A(n190));
   OAI221_X1 U544 (.ZN(n374),
	.C2(FE_OFN1_n187),
	.C1(a[30]),
	.B2(n189),
	.B1(n349),
	.A(n190));
   OAI221_X1 U545 (.ZN(n464),
	.C2(FE_OFN1_n187),
	.C1(a[27]),
	.B2(n189),
	.B1(n381),
	.A(n190));
   OAI221_X1 U546 (.ZN(n739),
	.C2(FE_OFN1_n187),
	.C1(a[12]),
	.B2(n698),
	.B1(n189),
	.A(n190));
   OAI221_X1 U547 (.ZN(n178),
	.C2(FE_OFN1_n187),
	.C1(a[9]),
	.B2(n189),
	.B1(n185),
	.A(n190));
   OAI22_X1 U548 (.ZN(n553),
	.B2(n552),
	.B1(n555),
	.A2(n458),
	.A1(n554));
   INV_X1 U549 (.ZN(n554),
	.A(n266));
   AOI221_X1 U550 (.ZN(n555),
	.C2(n889),
	.C1(a[22]),
	.B2(n522),
	.B1(n899),
	.A(n887));
   OAI22_X1 U551 (.ZN(n534),
	.B2(n536),
	.B1(n535),
	.A2(n458),
	.A1(n253));
   INV_X1 U552 (.ZN(n536),
	.A(b[23]));
   AOI221_X1 U553 (.ZN(n535),
	.C2(n889),
	.C1(a[23]),
	.B2(n504),
	.B1(n899),
	.A(n887));
   NOR2_X1 U554 (.ZN(n802),
	.A2(n806),
	.A1(alu_op[2]));
   INV_X1 U555 (.ZN(n801),
	.A(alu_op[2]));
   AOI22_X1 U556 (.ZN(n779),
	.B2(n868),
	.B1(a[6]),
	.A2(FE_OFN2_n322),
	.A1(a[3]));
   OAI22_X1 U557 (.ZN(n815),
	.B2(n834),
	.B1(n485),
	.A2(n381),
	.A1(n872));
   OAI221_X1 U558 (.ZN(n256),
	.C2(n401),
	.C1(FE_OFN3_n325),
	.B2(n609),
	.B1(n326),
	.A(n758));
   AOI22_X1 U559 (.ZN(n758),
	.B2(n868),
	.B1(a[3]),
	.A2(FE_OFN2_n322),
	.A1(a[0]));
   OAI221_X1 U560 (.ZN(n224),
	.C2(n248),
	.C1(FE_OFN3_n325),
	.B2(n271),
	.B1(n326),
	.A(n742));
   AOI22_X1 U561 (.ZN(n742),
	.B2(n868),
	.B1(a[8]),
	.A2(FE_OFN2_n322),
	.A1(a[5]));
   OAI221_X1 U562 (.ZN(n500),
	.C2(n441),
	.C1(FE_OFN3_n325),
	.B2(n381),
	.B1(n326),
	.A(n718));
   AOI22_X1 U563 (.ZN(n718),
	.B2(n868),
	.B1(a[25]),
	.A2(FE_OFN2_n322),
	.A1(a[28]));
   OAI221_X1 U565 (.ZN(n192),
	.C2(n304),
	.C1(FE_OFN3_n325),
	.B2(n328),
	.B1(n326),
	.A(n717));
   AOI22_X1 U566 (.ZN(n717),
	.B2(n868),
	.B1(a[5]),
	.A2(FE_OFN2_n322),
	.A1(a[2]));
   OAI221_X1 U568 (.ZN(n202),
	.C2(n223),
	.C1(FE_OFN3_n325),
	.B2(n248),
	.B1(n326),
	.A(n719));
   AOI22_X1 U569 (.ZN(n719),
	.B2(a[9]),
	.B1(n868),
	.A2(FE_OFN2_n322),
	.A1(a[6]));
   OAI221_X1 U570 (.ZN(n562),
	.C2(n381),
	.C1(FE_OFN3_n325),
	.B2(n348),
	.B1(n326),
	.A(n782));
   AOI22_X1 U571 (.ZN(n782),
	.B2(n868),
	.B1(a[26]),
	.A2(a[29]),
	.A1(FE_OFN2_n322));
   OAI221_X1 U572 (.ZN(n483),
	.C2(FE_OFN3_n325),
	.C1(n185),
	.B2(n223),
	.B1(n326),
	.A(n783));
   AOI22_X1 U573 (.ZN(n783),
	.B2(n868),
	.B1(a[10]),
	.A2(FE_OFN2_n322),
	.A1(a[7]));
   AOI221_X1 U574 (.ZN(n207),
	.C2(a[22]),
	.C1(n865),
	.B2(a[23]),
	.B1(n344),
	.A(n722));
   OAI22_X1 U575 (.ZN(n722),
	.B2(n834),
	.B1(n538),
	.A2(n872),
	.A1(n485));
   NOR2_X2 U576 (.ZN(n353),
	.A2(b[2]),
	.A1(n624));
   OAI221_X1 U577 (.ZN(n254),
	.C2(n641),
	.C1(FE_OFN3_n325),
	.B2(n627),
	.B1(n326),
	.A(n765));
   AOI22_X1 U578 (.ZN(n765),
	.B2(n868),
	.B1(a[15]),
	.A2(FE_OFN2_n322),
	.A1(a[18]));
   OAI221_X1 U579 (.ZN(n506),
	.C2(n698),
	.C1(FE_OFN3_n325),
	.B2(n612),
	.B1(n326),
	.A(n723));
   AOI22_X1 U580 (.ZN(n723),
	.B2(n868),
	.B1(a[13]),
	.A2(FE_OFN2_n322),
	.A1(a[10]));
   OAI221_X1 U581 (.ZN(n563),
	.C2(n504),
	.C1(FE_OFN3_n325),
	.B2(n485),
	.B1(n326),
	.A(n778));
   AOI22_X1 U582 (.ZN(n778),
	.B2(n868),
	.B1(a[22]),
	.A2(FE_OFN2_n322),
	.A1(a[25]));
   OAI221_X1 U583 (.ZN(n237),
	.C2(n627),
	.C1(FE_OFN3_n325),
	.B2(n594),
	.B1(n326),
	.A(n813));
   AOI22_X1 U584 (.ZN(n813),
	.B2(n868),
	.B1(a[16]),
	.A2(FE_OFN2_n322),
	.A1(a[19]));
   OAI221_X1 U585 (.ZN(n442),
	.C2(n654),
	.C1(FE_OFN3_n325),
	.B2(n668),
	.B1(n326),
	.A(n669));
   AOI22_X1 U586 (.ZN(n669),
	.B2(n868),
	.B1(a[16]),
	.A2(FE_OFN2_n322),
	.A1(a[13]));
   OAI221_X1 U587 (.ZN(n445),
	.C2(n612),
	.C1(FE_OFN3_n325),
	.B2(n613),
	.B1(n326),
	.A(n741));
   AOI22_X1 U588 (.ZN(n741),
	.B2(n868),
	.B1(a[12]),
	.A2(a[9]),
	.A1(FE_OFN2_n322));
   NOR2_X1 U589 (.ZN(n344),
	.A2(b[0]),
	.A1(n711));
   OAI221_X1 U590 (.ZN(n226),
	.C2(n538),
	.C1(FE_OFN3_n325),
	.B2(n522),
	.B1(n326),
	.A(n812));
   AOI22_X1 U591 (.ZN(n812),
	.B2(n868),
	.B1(a[20]),
	.A2(FE_OFN2_n322),
	.A1(a[23]));
   OAI221_X1 U592 (.ZN(n421),
	.C2(n558),
	.C1(FE_OFN3_n325),
	.B2(n578),
	.B1(n326),
	.A(n579));
   AOI22_X1 U593 (.ZN(n579),
	.B2(n868),
	.B1(a[21]),
	.A2(FE_OFN2_n322),
	.A1(a[18]));
   OAI221_X1 U594 (.ZN(n385),
	.C2(n538),
	.C1(FE_OFN3_n325),
	.B2(n558),
	.B1(n326),
	.A(n559));
   AOI22_X1 U595 (.ZN(n559),
	.B2(n868),
	.B1(a[22]),
	.A2(FE_OFN2_n322),
	.A1(a[19]));
   OAI221_X1 U596 (.ZN(n354),
	.C2(n522),
	.C1(FE_OFN3_n325),
	.B2(n538),
	.B1(n326),
	.A(n539));
   AOI22_X1 U597 (.ZN(n539),
	.B2(n868),
	.B1(a[23]),
	.A2(FE_OFN2_n322),
	.A1(a[20]));
   OAI221_X1 U598 (.ZN(n194),
	.C2(n594),
	.C1(FE_OFN3_n325),
	.B2(n578),
	.B1(n326),
	.A(n721));
   AOI22_X1 U599 (.ZN(n721),
	.B2(n868),
	.B1(a[17]),
	.A2(FE_OFN2_n322),
	.A1(a[20]));
   OAI221_X1 U600 (.ZN(n625),
	.C2(n558),
	.C1(FE_OFN3_n325),
	.B2(n538),
	.B1(n326),
	.A(n764));
   AOI22_X1 U601 (.ZN(n764),
	.B2(n868),
	.B1(a[19]),
	.A2(FE_OFN2_n322),
	.A1(a[22]));
   OAI221_X1 U602 (.ZN(n257),
	.C2(n271),
	.C1(FE_OFN3_n325),
	.B2(n290),
	.B1(n326),
	.A(n760));
   AOI22_X1 U603 (.ZN(n760),
	.B2(n868),
	.B1(a[7]),
	.A2(FE_OFN2_n322),
	.A1(a[4]));
   OAI221_X1 U604 (.ZN(n451),
	.C2(n348),
	.C1(FE_OFN3_n325),
	.B2(n326),
	.B1(n382),
	.A(n755));
   AOI22_X1 U605 (.ZN(n755),
	.B2(n868),
	.B1(a[27]),
	.A2(a[30]),
	.A1(FE_OFN2_n322));
   OAI221_X1 U606 (.ZN(n294),
	.C2(n668),
	.C1(FE_OFN3_n325),
	.B2(n654),
	.B1(n326),
	.A(n724));
   AOI22_X1 U607 (.ZN(n724),
	.B2(n868),
	.B1(a[13]),
	.A2(FE_OFN2_n322),
	.A1(a[16]));
   OAI221_X1 U608 (.ZN(n236),
	.C2(FE_OFN3_n325),
	.C1(n185),
	.B2(n613),
	.B1(n326),
	.A(n822));
   AOI22_X1 U609 (.ZN(n822),
	.B2(n868),
	.B1(a[8]),
	.A2(FE_OFN2_n322),
	.A1(a[11]));
   OAI221_X1 U610 (.ZN(n199),
	.C2(n613),
	.C1(FE_OFN3_n325),
	.B2(n612),
	.B1(n326),
	.A(n614));
   AOI22_X1 U611 (.ZN(n614),
	.B2(a[9]),
	.B1(n868),
	.A2(FE_OFN2_n322),
	.A1(a[12]));
   OAI221_X1 U612 (.ZN(n419),
	.C2(n641),
	.C1(FE_OFN3_n325),
	.B2(n654),
	.B1(n326),
	.A(n655));
   AOI22_X1 U613 (.ZN(n655),
	.B2(n868),
	.B1(a[17]),
	.A2(FE_OFN2_n322),
	.A1(a[14]));
   OAI221_X1 U614 (.ZN(n383),
	.C2(n627),
	.C1(FE_OFN3_n325),
	.B2(n641),
	.B1(n326),
	.A(n642));
   AOI22_X1 U615 (.ZN(n642),
	.B2(n868),
	.B1(a[18]),
	.A2(FE_OFN2_n322),
	.A1(a[15]));
   OAI221_X1 U616 (.ZN(n350),
	.C2(n594),
	.C1(FE_OFN3_n325),
	.B2(n627),
	.B1(n326),
	.A(n628));
   AOI22_X1 U617 (.ZN(n628),
	.B2(n868),
	.B1(a[19]),
	.A2(FE_OFN2_n322),
	.A1(a[16]));
   OAI221_X1 U618 (.ZN(n272),
	.C2(n578),
	.C1(FE_OFN3_n325),
	.B2(n558),
	.B1(n326),
	.A(n776));
   AOI22_X1 U619 (.ZN(n776),
	.B2(n868),
	.B1(a[18]),
	.A2(FE_OFN2_n322),
	.A1(a[21]));
   OAI221_X1 U620 (.ZN(n233),
	.C2(n678),
	.C1(FE_OFN3_n325),
	.B2(n668),
	.B1(n326),
	.A(n821));
   AOI22_X1 U621 (.ZN(n821),
	.B2(n868),
	.B1(a[12]),
	.A2(FE_OFN2_n322),
	.A1(a[15]));
   OAI221_X1 U622 (.ZN(n488),
	.C2(n678),
	.C1(FE_OFN3_n325),
	.B2(n698),
	.B1(n326),
	.A(n699));
   AOI22_X1 U623 (.ZN(n699),
	.B2(n868),
	.B1(a[14]),
	.A2(FE_OFN2_n322),
	.A1(a[11]));
   OAI221_X1 U624 (.ZN(n444),
	.C2(n578),
	.C1(FE_OFN3_n325),
	.B2(n594),
	.B1(n326),
	.A(n595));
   AOI22_X1 U625 (.ZN(n595),
	.B2(n868),
	.B1(a[20]),
	.A2(FE_OFN2_n322),
	.A1(a[17]));
   OAI221_X1 U626 (.ZN(n626),
	.C2(n485),
	.C1(FE_OFN3_n325),
	.B2(n465),
	.B1(n326),
	.A(n759));
   AOI22_X1 U627 (.ZN(n759),
	.B2(n868),
	.B1(a[23]),
	.A2(a[26]),
	.A1(FE_OFN2_n322));
   OAI222_X1 U628 (.ZN(n435),
	.C2(n343),
	.C1(n438),
	.B2(n437),
	.B1(n694),
	.A2(n308),
	.A1(n436));
   AOI221_X1 U629 (.ZN(n438),
	.C2(n868),
	.C1(a[28]),
	.B2(FE_OFN2_n322),
	.B1(a[25]),
	.A(n440));
   AOI222_X1 U630 (.ZN(n437),
	.C2(n444),
	.C1(n353),
	.B2(n443),
	.B1(n351),
	.A2(n442),
	.A1(n310));
   AOI222_X1 U631 (.ZN(n436),
	.C2(n224),
	.C1(n351),
	.B2(b[3]),
	.B1(n446),
	.A2(n445),
	.A1(n439));
   OAI222_X1 U632 (.ZN(n414),
	.C2(n343),
	.C1(n417),
	.B2(n416),
	.B1(n694),
	.A2(n308),
	.A1(n415));
   AOI221_X1 U633 (.ZN(n415),
	.C2(n197),
	.C1(n310),
	.B2(n192),
	.B1(n353),
	.A(n422));
   AOI221_X1 U634 (.ZN(n417),
	.C2(n868),
	.C1(a[29]),
	.B2(a[26]),
	.B1(FE_OFN2_n322),
	.A(n418));
   AOI222_X1 U635 (.ZN(n416),
	.C2(n421),
	.C1(n353),
	.B2(n420),
	.B1(n351),
	.A2(n419),
	.A1(n310));
   OAI222_X1 U636 (.ZN(n375),
	.C2(n343),
	.C1(n378),
	.B2(n377),
	.B1(n694),
	.A2(n308),
	.A1(n376));
   AOI211_X1 U637 (.ZN(n378),
	.C2(n344),
	.C1(a[28]),
	.B(n380),
	.A(n379));
   AOI221_X1 U638 (.ZN(n376),
	.C2(n275),
	.C1(n353),
	.B2(FE_OFN9_n274),
	.B1(n310),
	.A(n386));
   AOI222_X1 U639 (.ZN(n377),
	.C2(n385),
	.C1(n353),
	.B2(n384),
	.B1(n351),
	.A2(n383),
	.A1(n310));
   OAI222_X1 U640 (.ZN(n339),
	.C2(n343),
	.C1(n342),
	.B2(n341),
	.B1(n694),
	.A2(n308),
	.A1(n340));
   AOI211_X1 U641 (.ZN(n342),
	.C2(a[29]),
	.C1(n344),
	.B(n346),
	.A(n345));
   AOI221_X1 U642 (.ZN(n340),
	.C2(n257),
	.C1(n353),
	.B2(n256),
	.B1(n310),
	.A(n355));
   AOI222_X1 U643 (.ZN(n341),
	.C2(n354),
	.C1(n353),
	.B2(n352),
	.B1(n351),
	.A2(n350),
	.A1(n310));
   OAI221_X1 U644 (.ZN(n311),
	.C2(n290),
	.C1(FE_OFN3_n325),
	.B2(n271),
	.B1(n326),
	.A(n819));
   AOI22_X1 U645 (.ZN(n819),
	.B2(n868),
	.B1(a[4]),
	.A2(FE_OFN2_n322),
	.A1(a[7]));
   AOI21_X1 U646 (.ZN(n560),
	.B2(a[31]),
	.B1(n834),
	.A(n380));
   OAI221_X1 U647 (.ZN(n384),
	.C2(n465),
	.C1(FE_OFN3_n325),
	.B2(n485),
	.B1(n326),
	.A(n486));
   AOI22_X1 U648 (.ZN(n486),
	.B2(n868),
	.B1(a[26]),
	.A2(FE_OFN2_n322),
	.A1(a[23]));
   OAI221_X1 U649 (.ZN(n352),
	.C2(n441),
	.C1(FE_OFN3_n325),
	.B2(n465),
	.B1(n326),
	.A(n466));
   AOI22_X1 U650 (.ZN(n466),
	.B2(n868),
	.B1(a[27]),
	.A2(FE_OFN2_n322),
	.A1(a[24]));
   OAI221_X1 U651 (.ZN(n291),
	.C2(n271),
	.C1(FE_OFN3_n325),
	.B2(n248),
	.B1(n326),
	.A(n608));
   AOI22_X1 U652 (.ZN(n608),
	.B2(n868),
	.B1(a[5]),
	.A2(FE_OFN2_n322),
	.A1(a[8]));
   OAI221_X1 U653 (.ZN(n405),
	.C2(n612),
	.C1(FE_OFN3_n325),
	.B2(n698),
	.B1(n326),
	.A(n777));
   AOI22_X1 U654 (.ZN(n777),
	.B2(n868),
	.B1(a[10]),
	.A2(FE_OFN2_n322),
	.A1(a[13]));
   OAI221_X1 U655 (.ZN(n331),
	.C2(n698),
	.C1(FE_OFN3_n325),
	.B2(n678),
	.B1(n326),
	.A(n762));
   AOI22_X1 U656 (.ZN(n762),
	.B2(n868),
	.B1(a[11]),
	.A2(FE_OFN2_n322),
	.A1(a[14]));
   OAI221_X1 U657 (.ZN(n443),
	.C2(n504),
	.C1(FE_OFN3_n325),
	.B2(n522),
	.B1(n326),
	.A(n523));
   AOI22_X1 U658 (.ZN(n523),
	.B2(n868),
	.B1(a[24]),
	.A2(FE_OFN2_n322),
	.A1(a[21]));
   OAI221_X1 U659 (.ZN(n420),
	.C2(n485),
	.C1(FE_OFN3_n325),
	.B2(n504),
	.B1(n326),
	.A(n505));
   AOI22_X1 U660 (.ZN(n505),
	.B2(n868),
	.B1(a[25]),
	.A2(FE_OFN2_n322),
	.A1(a[22]));
   OAI221_X1 U661 (.ZN(n666),
	.C2(n328),
	.C1(FE_OFN3_n325),
	.B2(n401),
	.B1(n326),
	.A(n738));
   AOI22_X1 U662 (.ZN(n738),
	.B2(n868),
	.B1(a[4]),
	.A2(FE_OFN2_n322),
	.A1(a[1]));
   OAI221_X1 U663 (.ZN(n402),
	.C2(n654),
	.C1(FE_OFN3_n325),
	.B2(n641),
	.B1(n326),
	.A(n781));
   AOI22_X1 U664 (.ZN(n781),
	.B2(n868),
	.B1(a[14]),
	.A2(FE_OFN2_n322),
	.A1(a[17]));
   OAI221_X1 U665 (.ZN(n242),
	.C2(n223),
	.C1(FE_OFN3_n325),
	.B2(n326),
	.B1(n185),
	.A(n327));
   AOI22_X1 U666 (.ZN(n327),
	.B2(n868),
	.B1(a[7]),
	.A2(FE_OFN2_n322),
	.A1(a[10]));
   OAI221_X1 U667 (.ZN(n542),
	.C2(n613),
	.C1(FE_OFN3_n325),
	.B2(n326),
	.B1(n185),
	.A(n763));
   AOI22_X1 U668 (.ZN(n763),
	.B2(n868),
	.B1(a[11]),
	.A2(FE_OFN2_n322),
	.A1(a[8]));
   OAI221_X1 U669 (.ZN(n265),
	.C2(n248),
	.C1(FE_OFN3_n325),
	.B2(n223),
	.B1(n326),
	.A(n400));
   AOI22_X1 U670 (.ZN(n400),
	.B2(n868),
	.B1(a[6]),
	.A2(a[9]),
	.A1(FE_OFN2_n322));
   OAI221_X1 U671 (.ZN(n629),
	.C2(n668),
	.C1(FE_OFN3_n325),
	.B2(n678),
	.B1(n326),
	.A(n679));
   AOI22_X1 U672 (.ZN(n679),
	.B2(n868),
	.B1(a[15]),
	.A2(FE_OFN2_n322),
	.A1(a[12]));
   AOI22_X1 U673 (.ZN(n457),
	.B2(n346),
	.B1(b[2]),
	.A2(n451),
	.A1(n737));
   AOI221_X1 U674 (.ZN(n398),
	.C2(n868),
	.C1(a[2]),
	.B2(FE_OFN2_n322),
	.B1(a[5]),
	.A(n399));
   OAI22_X1 U675 (.ZN(n399),
	.B2(n304),
	.B1(n326),
	.A2(n328),
	.A1(FE_OFN3_n325));
   AOI221_X1 U676 (.ZN(n320),
	.C2(n868),
	.C1(a[3]),
	.B2(FE_OFN2_n322),
	.B1(a[6]),
	.A(n324));
   OAI22_X1 U677 (.ZN(n324),
	.B2(n290),
	.B1(n326),
	.A2(n304),
	.A1(FE_OFN3_n325));
   AOI22_X1 U678 (.ZN(n572),
	.B2(a[0]),
	.B1(n865),
	.A2(a[1]),
	.A1(n868));
   OAI221_X1 U679 (.ZN(n736),
	.C2(n382),
	.C1(FE_OFN3_n325),
	.B2(n326),
	.B1(n349),
	.A(n814));
   AOI22_X1 U680 (.ZN(n814),
	.B2(n868),
	.B1(a[28]),
	.A2(a[31]),
	.A1(FE_OFN2_n322));
   AOI22_X1 U681 (.ZN(n446),
	.B2(n228),
	.B1(n737),
	.A2(b[2]),
	.A1(n231));
   INV_X1 U682 (.ZN(n308),
	.A(n694));
   AOI21_X1 U683 (.ZN(n556),
	.B2(a[31]),
	.B1(n865),
	.A(n380));
   OAI221_X1 U684 (.ZN(n818),
	.C2(n328),
	.C1(n872),
	.B2(n609),
	.B1(FE_OFN3_n325),
	.A(n820));
   AOI21_X1 U685 (.ZN(n820),
	.B2(n344),
	.B1(a[2]),
	.A(n661));
   INV_X1 U686 (.ZN(n381),
	.A(a[27]));
   INV_X1 U687 (.ZN(n485),
	.A(a[24]));
   AOI22_X1 U688 (.ZN(n713),
	.B2(a[30]),
	.B1(n865),
	.A2(a[29]),
	.A1(n868));
   INV_X1 U689 (.ZN(n624),
	.A(b[3]));
   INV_X1 U690 (.ZN(n712),
	.A(a[31]));
   XNOR2_X1 U691 (.ZN(n364),
	.B(a[31]),
	.A(n831));
   INV_X1 U692 (.ZN(n185),
	.A(a[9]));
   INV_X1 U693 (.ZN(n304),
	.A(a[4]));
   INV_X1 U694 (.ZN(n328),
	.A(a[3]));
   INV_X1 U695 (.ZN(n290),
	.A(a[5]));
   INV_X1 U696 (.ZN(n271),
	.A(a[6]));
   INV_X1 U697 (.ZN(n248),
	.A(a[7]));
   INV_X1 U698 (.ZN(n613),
	.A(a[10]));
   INV_X1 U699 (.ZN(n612),
	.A(a[11]));
   INV_X1 U700 (.ZN(n558),
	.A(a[20]));
   INV_X1 U701 (.ZN(n641),
	.A(a[16]));
   INV_X1 U702 (.ZN(n627),
	.A(a[17]));
   INV_X1 U703 (.ZN(n594),
	.A(a[18]));
   INV_X1 U704 (.ZN(n578),
	.A(a[19]));
   INV_X1 U705 (.ZN(n654),
	.A(a[15]));
   INV_X1 U706 (.ZN(n678),
	.A(a[13]));
   INV_X1 U707 (.ZN(n668),
	.A(a[14]));
   NOR2_X1 U708 (.ZN(n322),
	.A2(n823),
	.A1(n711));
   INV_X1 U709 (.ZN(n823),
	.A(b[0]));
   INV_X1 U710 (.ZN(n538),
	.A(a[21]));
   NAND2_X1 U711 (.ZN(n561),
	.A2(a[31]),
	.A1(n310));
   INV_X1 U712 (.ZN(n348),
	.A(a[28]));
   INV_X1 U718 (.ZN(n401),
	.A(a[2]));
   INV_X1 U719 (.ZN(n522),
	.A(a[22]));
   INV_X1 U720 (.ZN(n223),
	.A(a[8]));
   INV_X1 U721 (.ZN(n698),
	.A(a[12]));
   INV_X1 U722 (.ZN(n737),
	.A(b[2]));
   NOR2_X2 U723 (.ZN(n351),
	.A2(b[3]),
	.A1(n737));
   NOR2_X2 U724 (.ZN(n439),
	.A2(b[2]),
	.A1(b[3]));
   INV_X1 U725 (.ZN(n349),
	.A(a[30]));
   INV_X1 U726 (.ZN(n382),
	.A(a[29]));
   INV_X1 U727 (.ZN(n441),
	.A(a[26]));
   INV_X1 U728 (.ZN(n711),
	.A(b[1]));
   INV_X1 U729 (.ZN(n465),
	.A(a[25]));
   INV_X1 U730 (.ZN(n504),
	.A(a[23]));
   INV_X1 U731 (.ZN(n609),
	.A(a[1]));
   NAND2_X1 U732 (.ZN(n325),
	.A2(n711),
	.A1(b[0]));
   INV_X1 U733 (.ZN(n774),
	.A(a[0]));
   OR2_X1 U734 (.ZN(n834),
	.A2(b[1]),
	.A1(b[0]));
   INV_X1 U735 (.ZN(n269),
	.A(b[6]));
   INV_X1 U736 (.ZN(n246),
	.A(b[7]));
   INV_X1 U737 (.ZN(n552),
	.A(b[22]));
   INV_X1 U738 (.ZN(n831),
	.A(b[31]));
   INV_X1 U759 (.ZN(n865),
	.A(FE_OFN3_n325));
   INV_X2 U762 (.ZN(n868),
	.A(n834));
   INV_X1 U763 (.ZN(n872),
	.A(FE_OFN2_n322));
   INV_X1 U764 (.ZN(n889),
	.A(n189));
   INV_X1 U765 (.ZN(n892),
	.A(n188));
   INV_X1 U768 (.ZN(n899),
	.A(FE_OFN1_n187));
endmodule

module PSWreg (
	rst, 
	clk, 
	unaligned, 
	ovf, 
	status);
   input rst;
   input clk;
   input unaligned;
   input ovf;
   output [31:0] status;

   assign status[31] = 1'b0 ;
   assign status[30] = 1'b0 ;
   assign status[29] = 1'b0 ;
   assign status[28] = 1'b0 ;
   assign status[27] = 1'b0 ;
   assign status[26] = 1'b0 ;
   assign status[25] = 1'b0 ;
   assign status[24] = 1'b0 ;
   assign status[23] = 1'b0 ;
   assign status[22] = 1'b0 ;
   assign status[21] = 1'b0 ;
   assign status[20] = 1'b0 ;
   assign status[19] = 1'b0 ;
   assign status[18] = 1'b0 ;
   assign status[17] = 1'b0 ;
   assign status[16] = 1'b0 ;
   assign status[15] = 1'b0 ;
   assign status[14] = 1'b0 ;
   assign status[13] = 1'b0 ;
   assign status[12] = 1'b0 ;
   assign status[11] = 1'b0 ;
   assign status[10] = 1'b0 ;
   assign status[9] = 1'b0 ;
   assign status[8] = 1'b0 ;
   assign status[7] = 1'b0 ;
   assign status[6] = 1'b0 ;
   assign status[5] = 1'b0 ;
   assign status[4] = 1'b0 ;
   assign status[3] = 1'b0 ;
   assign status[2] = 1'b0 ;
endmodule

module branch_circ (
	branch_type, 
	zero, 
	branch_taken);
   input branch_type;
   input zero;
   output branch_taken;

   XOR2_X1 U1 (.Z(branch_taken),
	.B(branch_type),
	.A(zero));
endmodule

module forward (
	rt_addr_IDEX, 
	rs_addr_IDEX, 
	rd_addr_EXMEM, 
	rd_addr_MEMWB, 
	regwrite_EXMEM, 
	regwrite_MEMWB, 
	forwardA, 
	forwardB);
   input [4:0] rt_addr_IDEX;
   input [4:0] rs_addr_IDEX;
   input [4:0] rd_addr_EXMEM;
   input [4:0] rd_addr_MEMWB;
   input regwrite_EXMEM;
   input regwrite_MEMWB;
   output [1:0] forwardA;
   output [1:0] forwardB;
endmodule

module concat16 (
	string16, 
	string32);
   input [15:0] string16;
   output [31:0] string32;

   // Internal wires
   wire \string16[15] ;
   wire \string16[14] ;
   wire \string16[13] ;
   wire \string16[12] ;
   wire \string16[11] ;
   wire \string16[10] ;
   wire \string16[9] ;
   wire \string16[8] ;
   wire \string16[7] ;
   wire \string16[6] ;
   wire \string16[5] ;
   wire \string16[4] ;
   wire \string16[3] ;
   wire \string16[2] ;
   wire \string16[1] ;
   wire \string16[0] ;

   assign string32[15] = 1'b0 ;
   assign string32[14] = 1'b0 ;
   assign string32[13] = 1'b0 ;
   assign string32[12] = 1'b0 ;
   assign string32[11] = 1'b0 ;
   assign string32[10] = 1'b0 ;
   assign string32[9] = 1'b0 ;
   assign string32[8] = 1'b0 ;
   assign string32[7] = 1'b0 ;
   assign string32[6] = 1'b0 ;
   assign string32[5] = 1'b0 ;
   assign string32[4] = 1'b0 ;
   assign string32[3] = 1'b0 ;
   assign string32[2] = 1'b0 ;
   assign string32[1] = 1'b0 ;
   assign string32[0] = 1'b0 ;
   assign string32[31] = \string16[15]  ;
   assign \string16[15]  = string16[15] ;
   assign string32[30] = \string16[14]  ;
   assign \string16[14]  = string16[14] ;
   assign string32[29] = \string16[13]  ;
   assign \string16[13]  = string16[13] ;
   assign string32[28] = \string16[12]  ;
   assign \string16[12]  = string16[12] ;
   assign string32[27] = \string16[11]  ;
   assign \string16[11]  = string16[11] ;
   assign string32[26] = \string16[10]  ;
   assign \string16[10]  = string16[10] ;
   assign string32[25] = \string16[9]  ;
   assign \string16[9]  = string16[9] ;
   assign string32[24] = \string16[8]  ;
   assign \string16[8]  = string16[8] ;
   assign string32[23] = \string16[7]  ;
   assign \string16[7]  = string16[7] ;
   assign string32[22] = \string16[6]  ;
   assign \string16[6]  = string16[6] ;
   assign string32[21] = \string16[5]  ;
   assign \string16[5]  = string16[5] ;
   assign string32[20] = \string16[4]  ;
   assign \string16[4]  = string16[4] ;
   assign string32[19] = \string16[3]  ;
   assign \string16[3]  = string16[3] ;
   assign string32[18] = \string16[2]  ;
   assign \string16[2]  = string16[2] ;
   assign string32[17] = \string16[1]  ;
   assign \string16[1]  = string16[1] ;
   assign string32[16] = \string16[0]  ;
   assign \string16[0]  = string16[0] ;
endmodule

module reg_file (
	read_address_1, 
	read_address_2, 
	write_address, 
	write_data, 
	reg_write, 
	rst, 
	data_reg_1, 
	data_reg_2);
   input [4:0] read_address_1;
   input [4:0] read_address_2;
   input [4:0] write_address;
   input [31:0] write_data;
   input reg_write;
   input rst;
   output [31:0] data_reg_1;
   output [31:0] data_reg_2;

   // Internal wires
   wire N4144;

   assign N4144 = rst ;
endmodule

module extender (
	immediate, 
	unsigned_value, 
	extended);
   input [15:0] immediate;
   input unsigned_value;
   output [31:0] extended;

   // Internal wires
   wire \extended[16] ;
   wire \immediate[15] ;
   wire \immediate[14] ;
   wire \immediate[13] ;
   wire \immediate[12] ;
   wire \immediate[11] ;
   wire \immediate[10] ;
   wire \immediate[9] ;
   wire \immediate[8] ;
   wire \immediate[7] ;
   wire \immediate[6] ;
   wire \immediate[5] ;
   wire \immediate[4] ;
   wire \immediate[3] ;
   wire \immediate[2] ;
   wire \immediate[1] ;
   wire \immediate[0] ;
   wire n2;

   assign extended[31] = \extended[16]  ;
   assign extended[30] = \extended[16]  ;
   assign extended[29] = \extended[16]  ;
   assign extended[28] = \extended[16]  ;
   assign extended[27] = \extended[16]  ;
   assign extended[26] = \extended[16]  ;
   assign extended[25] = \extended[16]  ;
   assign extended[24] = \extended[16]  ;
   assign extended[23] = \extended[16]  ;
   assign extended[22] = \extended[16]  ;
   assign extended[21] = \extended[16]  ;
   assign extended[20] = \extended[16]  ;
   assign extended[19] = \extended[16]  ;
   assign extended[18] = \extended[16]  ;
   assign extended[17] = \extended[16]  ;
   assign extended[16] = \extended[16]  ;
   assign extended[15] = \immediate[15]  ;
   assign \immediate[15]  = immediate[15] ;
   assign extended[14] = \immediate[14]  ;
   assign \immediate[14]  = immediate[14] ;
   assign extended[13] = \immediate[13]  ;
   assign \immediate[13]  = immediate[13] ;
   assign extended[12] = \immediate[12]  ;
   assign \immediate[12]  = immediate[12] ;
   assign extended[11] = \immediate[11]  ;
   assign \immediate[11]  = immediate[11] ;
   assign extended[10] = \immediate[10]  ;
   assign \immediate[10]  = immediate[10] ;
   assign extended[9] = \immediate[9]  ;
   assign \immediate[9]  = immediate[9] ;
   assign extended[8] = \immediate[8]  ;
   assign \immediate[8]  = immediate[8] ;
   assign extended[7] = \immediate[7]  ;
   assign \immediate[7]  = immediate[7] ;
   assign extended[6] = \immediate[6]  ;
   assign \immediate[6]  = immediate[6] ;
   assign extended[5] = \immediate[5]  ;
   assign \immediate[5]  = immediate[5] ;
   assign extended[4] = \immediate[4]  ;
   assign \immediate[4]  = immediate[4] ;
   assign extended[3] = \immediate[3]  ;
   assign \immediate[3]  = immediate[3] ;
   assign extended[2] = \immediate[2]  ;
   assign \immediate[2]  = immediate[2] ;
   assign extended[1] = \immediate[1]  ;
   assign \immediate[1]  = immediate[1] ;
   assign extended[0] = \immediate[0]  ;
   assign \immediate[0]  = immediate[0] ;

   NOR2_X1 U2 (.ZN(\extended[16] ),
	.A2(n2),
	.A1(unsigned_value));
   INV_X1 U3 (.ZN(n2),
	.A(\immediate[15] ));
endmodule

module sign_extender (
	immediate_jump, 
	extended_jump);
   input [25:0] immediate_jump;
   output [31:0] extended_jump;

   // Internal wires
   wire extended_jump_31;

   assign extended_jump[31] = extended_jump_31 ;
   assign extended_jump[30] = extended_jump_31 ;
   assign extended_jump[29] = extended_jump_31 ;
   assign extended_jump[28] = extended_jump_31 ;
   assign extended_jump[27] = extended_jump_31 ;
   assign extended_jump[26] = extended_jump_31 ;
   assign extended_jump[25] = extended_jump_31 ;
   assign extended_jump_31 = immediate_jump[25] ;
   assign extended_jump[24] = immediate_jump[24] ;
   assign extended_jump[23] = immediate_jump[23] ;
   assign extended_jump[22] = immediate_jump[22] ;
   assign extended_jump[21] = immediate_jump[21] ;
   assign extended_jump[20] = immediate_jump[20] ;
   assign extended_jump[19] = immediate_jump[19] ;
   assign extended_jump[18] = immediate_jump[18] ;
   assign extended_jump[17] = immediate_jump[17] ;
   assign extended_jump[16] = immediate_jump[16] ;
   assign extended_jump[15] = immediate_jump[15] ;
   assign extended_jump[14] = immediate_jump[14] ;
   assign extended_jump[13] = immediate_jump[13] ;
   assign extended_jump[12] = immediate_jump[12] ;
   assign extended_jump[11] = immediate_jump[11] ;
   assign extended_jump[10] = immediate_jump[10] ;
   assign extended_jump[9] = immediate_jump[9] ;
   assign extended_jump[8] = immediate_jump[8] ;
   assign extended_jump[7] = immediate_jump[7] ;
   assign extended_jump[6] = immediate_jump[6] ;
   assign extended_jump[5] = immediate_jump[5] ;
   assign extended_jump[4] = immediate_jump[4] ;
   assign extended_jump[3] = immediate_jump[3] ;
   assign extended_jump[2] = immediate_jump[2] ;
   assign extended_jump[1] = immediate_jump[1] ;
   assign extended_jump[0] = immediate_jump[0] ;
endmodule

module mux_stall (
	cw_from_cu, 
	mux_op, 
	cw_from_mux);
   input [22:0] cw_from_cu;
   input mux_op;
   output [22:0] cw_from_mux;

   // Internal wires
   wire n2;

   AND2_X1 U2 (.ZN(cw_from_mux[7]),
	.A2(n2),
	.A1(cw_from_cu[7]));
   AND2_X1 U3 (.ZN(cw_from_mux[12]),
	.A2(n2),
	.A1(cw_from_cu[12]));
   AND2_X1 U4 (.ZN(cw_from_mux[16]),
	.A2(n2),
	.A1(cw_from_cu[16]));
   AND2_X1 U5 (.ZN(cw_from_mux[18]),
	.A2(n2),
	.A1(cw_from_cu[18]));
   INV_X1 U6 (.ZN(n2),
	.A(mux_op));
   AND2_X1 U7 (.ZN(cw_from_mux[0]),
	.A2(n2),
	.A1(cw_from_cu[0]));
   AND2_X1 U8 (.ZN(cw_from_mux[1]),
	.A2(n2),
	.A1(cw_from_cu[1]));
   AND2_X1 U9 (.ZN(cw_from_mux[5]),
	.A2(n2),
	.A1(cw_from_cu[5]));
   AND2_X1 U10 (.ZN(cw_from_mux[6]),
	.A2(n2),
	.A1(cw_from_cu[6]));
   AND2_X1 U11 (.ZN(cw_from_mux[8]),
	.A2(n2),
	.A1(cw_from_cu[8]));
   AND2_X1 U12 (.ZN(cw_from_mux[9]),
	.A2(n2),
	.A1(cw_from_cu[9]));
   AND2_X1 U13 (.ZN(cw_from_mux[10]),
	.A2(n2),
	.A1(cw_from_cu[10]));
   AND2_X1 U14 (.ZN(cw_from_mux[13]),
	.A2(n2),
	.A1(cw_from_cu[13]));
   AND2_X1 U15 (.ZN(cw_from_mux[17]),
	.A2(n2),
	.A1(cw_from_cu[17]));
   AND2_X1 U16 (.ZN(cw_from_mux[20]),
	.A2(n2),
	.A1(cw_from_cu[20]));
   AND2_X1 U17 (.ZN(cw_from_mux[22]),
	.A2(n2),
	.A1(cw_from_cu[22]));
   AND2_X1 U18 (.ZN(cw_from_mux[21]),
	.A2(n2),
	.A1(cw_from_cu[21]));
   AND2_X1 U19 (.ZN(cw_from_mux[2]),
	.A2(n2),
	.A1(cw_from_cu[2]));
   AND2_X1 U20 (.ZN(cw_from_mux[3]),
	.A2(n2),
	.A1(cw_from_cu[3]));
   AND2_X1 U21 (.ZN(cw_from_mux[4]),
	.A2(n2),
	.A1(cw_from_cu[4]));
   AND2_X1 U22 (.ZN(cw_from_mux[11]),
	.A2(n2),
	.A1(cw_from_cu[11]));
   AND2_X1 U23 (.ZN(cw_from_mux[14]),
	.A2(n2),
	.A1(cw_from_cu[14]));
   AND2_X1 U24 (.ZN(cw_from_mux[15]),
	.A2(n2),
	.A1(cw_from_cu[15]));
   AND2_X1 U25 (.ZN(cw_from_mux[19]),
	.A2(n2),
	.A1(cw_from_cu[19]));
endmodule

module hdu (
	clk, 
	rst, 
	idex_mem_read, 
	idex_rt, 
	rs, 
	rt, 
	pcwrite, 
	ifidwrite, 
	mux_op);
   input clk;
   input rst;
   input [3:0] idex_mem_read;
   input [4:0] idex_rt;
   input [4:0] rs;
   input [4:0] rt;
   output pcwrite;
   output ifidwrite;
   output mux_op;

   // Internal wires
   wire N7;
   wire N8;
   wire n6;
   wire net41391;
   wire n7;
   wire n8;
   wire n9;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;

   assign pcwrite = ifidwrite ;

   DFF_X1 \current_state_reg[0]  (.QN(net41391),
	.D(N7),
	.CK(clk));
   DFF_X1 \current_state_reg[1]  (.QN(n25),
	.Q(n6),
	.D(N8),
	.CK(clk));
   OAI33_X1 U18 (.ZN(n11),
	.B3(n18),
	.B2(n17),
	.B1(n16),
	.A3(n15),
	.A2(n14),
	.A1(n13));
   XOR2_X1 U19 (.Z(n18),
	.B(idex_rt[4]),
	.A(rt[4]));
   XOR2_X1 U20 (.Z(n17),
	.B(idex_rt[2]),
	.A(rt[2]));
   NAND3_X1 U21 (.ZN(n16),
	.A3(n21),
	.A2(n20),
	.A1(n19));
   XOR2_X1 U22 (.Z(n15),
	.B(idex_rt[4]),
	.A(rs[4]));
   XOR2_X1 U23 (.Z(n14),
	.B(idex_rt[3]),
	.A(rs[3]));
   NAND3_X1 U24 (.ZN(n13),
	.A3(n24),
	.A2(n23),
	.A1(n22));
   INV_X1 U3 (.ZN(ifidwrite),
	.A(n7));
   NOR3_X1 U4 (.ZN(mux_op),
	.A3(n9),
	.A2(net41391),
	.A1(n6));
   AOI21_X1 U5 (.ZN(n7),
	.B2(n9),
	.B1(n25),
	.A(net41391));
   NAND2_X1 U6 (.ZN(n9),
	.A2(n12),
	.A1(n11));
   OR4_X1 U7 (.ZN(n12),
	.A4(idex_mem_read[2]),
	.A3(idex_mem_read[3]),
	.A2(idex_mem_read[0]),
	.A1(idex_mem_read[1]));
   XNOR2_X1 U8 (.ZN(n22),
	.B(rs[0]),
	.A(idex_rt[0]));
   XNOR2_X1 U9 (.ZN(n23),
	.B(rs[1]),
	.A(idex_rt[1]));
   XNOR2_X1 U10 (.ZN(n24),
	.B(rs[2]),
	.A(idex_rt[2]));
   XNOR2_X1 U11 (.ZN(n20),
	.B(rt[0]),
	.A(idex_rt[0]));
   XNOR2_X1 U12 (.ZN(n19),
	.B(rt[3]),
	.A(idex_rt[3]));
   XNOR2_X1 U13 (.ZN(n21),
	.B(rt[1]),
	.A(idex_rt[1]));
   NOR2_X1 U14 (.ZN(N7),
	.A2(n7),
	.A1(rst));
   NOR2_X1 U15 (.ZN(N8),
	.A2(n8),
	.A1(rst));
   INV_X1 U16 (.ZN(n8),
	.A(mux_op));
endmodule

module iram_block (
	from_pc, 
	flush, 
	from_iram, 
	to_iram, 
	to_if_id_reg);
   input [31:0] from_pc;
   input flush;
   input [31:0] from_iram;
   output [31:0] to_iram;
   output [31:0] to_if_id_reg;

   // Internal wires
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;

   assign to_iram[31] = 1'b0 ;
   assign to_iram[30] = 1'b0 ;

   mmu_in_iram mmu_in (.from_pc(from_pc),
	.to_iram({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		to_iram[29],
		to_iram[28],
		to_iram[27],
		to_iram[26],
		to_iram[25],
		to_iram[24],
		to_iram[23],
		to_iram[22],
		to_iram[21],
		to_iram[20],
		to_iram[19],
		to_iram[18],
		to_iram[17],
		to_iram[16],
		to_iram[15],
		to_iram[14],
		to_iram[13],
		to_iram[12],
		to_iram[11],
		to_iram[10],
		to_iram[9],
		to_iram[8],
		to_iram[7],
		to_iram[6],
		to_iram[5],
		to_iram[4],
		to_iram[3],
		to_iram[2],
		to_iram[1],
		to_iram[0] }));
   mmu_out_iram mmu_out (.from_iram(from_iram),
	.flush(flush),
	.to_if_id_reg(to_if_id_reg));
endmodule

module increment_pc (
	from_pc, 
	to_mux_branch);
   input [31:0] from_pc;
   output [31:0] to_mux_branch;

   increment_pc_DW01_add_0 add_33 (.A(from_pc),
	.B({ 1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b1,
		1'b0,
		1'b0 }),
	.CI(1'b0),
	.SUM(to_mux_branch));
endmodule

module pc (
	from_mux_jump, 
	pcwrite, 
	clk, 
	rst, 
	to_iram_block, 
	clk__L2_N1, 
	clk__L2_N2, 
	clk__L2_N3, 
	clk__L2_N4);
   input [31:0] from_mux_jump;
   input pcwrite;
   input clk;
   input rst;
   output [31:0] to_iram_block;
   input clk__L2_N1;
   input clk__L2_N2;
   input clk__L2_N3;
   input clk__L2_N4;

   // Internal wires
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n34;
   wire n35;
   wire n132;

   DFF_X1 \to_iram_block_reg[31]  (.QN(n37),
	.Q(to_iram_block[31]),
	.D(n100),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[30]  (.QN(n38),
	.Q(to_iram_block[30]),
	.D(n99),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[29]  (.QN(n39),
	.Q(to_iram_block[29]),
	.D(n98),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[28]  (.QN(n40),
	.Q(to_iram_block[28]),
	.D(n97),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[27]  (.QN(n41),
	.Q(to_iram_block[27]),
	.D(n96),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[26]  (.QN(n42),
	.Q(to_iram_block[26]),
	.D(n95),
	.CK(clk__L2_N2));
   DFF_X1 \to_iram_block_reg[25]  (.QN(n43),
	.Q(to_iram_block[25]),
	.D(n94),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[24]  (.QN(n44),
	.Q(to_iram_block[24]),
	.D(n93),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[23]  (.QN(n45),
	.Q(to_iram_block[23]),
	.D(n92),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[22]  (.QN(n46),
	.Q(to_iram_block[22]),
	.D(n91),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[21]  (.QN(n47),
	.Q(to_iram_block[21]),
	.D(n90),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[20]  (.QN(n48),
	.Q(to_iram_block[20]),
	.D(n89),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[19]  (.QN(n49),
	.Q(to_iram_block[19]),
	.D(n88),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[18]  (.QN(n50),
	.Q(to_iram_block[18]),
	.D(n87),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[17]  (.QN(n51),
	.Q(to_iram_block[17]),
	.D(n86),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[16]  (.QN(n52),
	.Q(to_iram_block[16]),
	.D(n85),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[15]  (.QN(n53),
	.Q(to_iram_block[15]),
	.D(n84),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[14]  (.QN(n54),
	.Q(to_iram_block[14]),
	.D(n83),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[13]  (.QN(n55),
	.Q(to_iram_block[13]),
	.D(n82),
	.CK(clk__L2_N4));
   DFF_X1 \to_iram_block_reg[12]  (.QN(n56),
	.Q(to_iram_block[12]),
	.D(n81),
	.CK(clk__L2_N2));
   DFF_X1 \to_iram_block_reg[11]  (.QN(n57),
	.Q(to_iram_block[11]),
	.D(n80),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[10]  (.QN(n58),
	.Q(to_iram_block[10]),
	.D(n79),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[9]  (.QN(n59),
	.Q(to_iram_block[9]),
	.D(n78),
	.CK(clk__L2_N2));
   DFF_X1 \to_iram_block_reg[8]  (.QN(n60),
	.Q(to_iram_block[8]),
	.D(n77),
	.CK(clk__L2_N4));
   DFF_X1 \to_iram_block_reg[7]  (.QN(n61),
	.Q(to_iram_block[7]),
	.D(n76),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[6]  (.QN(n62),
	.Q(to_iram_block[6]),
	.D(n75),
	.CK(clk__L2_N2));
   DFF_X1 \to_iram_block_reg[5]  (.QN(n63),
	.Q(to_iram_block[5]),
	.D(n74),
	.CK(clk__L2_N3));
   DFF_X1 \to_iram_block_reg[4]  (.QN(n64),
	.Q(to_iram_block[4]),
	.D(n73),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[3]  (.QN(n65),
	.Q(to_iram_block[3]),
	.D(n72),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[2]  (.QN(n66),
	.Q(to_iram_block[2]),
	.D(n71),
	.CK(clk));
   DFF_X1 \to_iram_block_reg[1]  (.QN(n67),
	.Q(to_iram_block[1]),
	.D(n70),
	.CK(clk__L2_N1));
   DFF_X1 \to_iram_block_reg[0]  (.QN(n68),
	.Q(to_iram_block[0]),
	.D(n69),
	.CK(clk));
   OAI22_X1 U9 (.ZN(n92),
	.B2(from_mux_jump[23]),
	.B1(n35),
	.A2(n45),
	.A1(n34));
   OAI22_X1 U11 (.ZN(n93),
	.B2(from_mux_jump[24]),
	.B1(n35),
	.A2(n44),
	.A1(n34));
   OAI22_X1 U13 (.ZN(n96),
	.B2(from_mux_jump[27]),
	.B1(n35),
	.A2(n41),
	.A1(n34));
   OAI22_X1 U15 (.ZN(n97),
	.B2(from_mux_jump[28]),
	.B1(n35),
	.A2(n40),
	.A1(n34));
   OAI22_X1 U17 (.ZN(n84),
	.B2(from_mux_jump[15]),
	.B1(n35),
	.A2(n53),
	.A1(n34));
   OAI22_X1 U19 (.ZN(n85),
	.B2(from_mux_jump[16]),
	.B1(n35),
	.A2(n52),
	.A1(n34));
   OAI22_X1 U21 (.ZN(n88),
	.B2(from_mux_jump[19]),
	.B1(n35),
	.A2(n49),
	.A1(n34));
   OAI22_X1 U23 (.ZN(n100),
	.B2(from_mux_jump[31]),
	.B1(n35),
	.A2(n37),
	.A1(n34));
   OAI22_X1 U25 (.ZN(n83),
	.B2(from_mux_jump[14]),
	.B1(n35),
	.A2(n54),
	.A1(n34));
   OAI22_X1 U27 (.ZN(n86),
	.B2(from_mux_jump[17]),
	.B1(n35),
	.A2(n51),
	.A1(n34));
   OAI22_X1 U29 (.ZN(n87),
	.B2(from_mux_jump[18]),
	.B1(n35),
	.A2(n50),
	.A1(n34));
   OAI22_X1 U31 (.ZN(n89),
	.B2(from_mux_jump[20]),
	.B1(n35),
	.A2(n48),
	.A1(n34));
   OAI22_X1 U33 (.ZN(n90),
	.B2(from_mux_jump[21]),
	.B1(n35),
	.A2(n47),
	.A1(n34));
   OAI22_X1 U35 (.ZN(n91),
	.B2(from_mux_jump[22]),
	.B1(n35),
	.A2(n46),
	.A1(n34));
   OAI22_X1 U37 (.ZN(n94),
	.B2(from_mux_jump[25]),
	.B1(n35),
	.A2(n43),
	.A1(n34));
   OAI22_X1 U39 (.ZN(n95),
	.B2(from_mux_jump[26]),
	.B1(n35),
	.A2(n42),
	.A1(n34));
   OAI22_X1 U41 (.ZN(n98),
	.B2(from_mux_jump[29]),
	.B1(n35),
	.A2(n39),
	.A1(n34));
   OAI22_X1 U43 (.ZN(n99),
	.B2(from_mux_jump[30]),
	.B1(n35),
	.A2(n38),
	.A1(n34));
   OAI22_X1 U45 (.ZN(n69),
	.B2(from_mux_jump[0]),
	.B1(n35),
	.A2(n68),
	.A1(n34));
   OAI22_X1 U47 (.ZN(n70),
	.B2(from_mux_jump[1]),
	.B1(n35),
	.A2(n67),
	.A1(n34));
   OAI22_X1 U49 (.ZN(n71),
	.B2(from_mux_jump[2]),
	.B1(n35),
	.A2(n66),
	.A1(n34));
   OAI22_X1 U51 (.ZN(n72),
	.B2(from_mux_jump[3]),
	.B1(n35),
	.A2(n65),
	.A1(n34));
   OAI22_X1 U53 (.ZN(n73),
	.B2(from_mux_jump[4]),
	.B1(n35),
	.A2(n64),
	.A1(n34));
   OAI22_X1 U55 (.ZN(n74),
	.B2(from_mux_jump[5]),
	.B1(n35),
	.A2(n63),
	.A1(n34));
   OAI22_X1 U57 (.ZN(n75),
	.B2(from_mux_jump[6]),
	.B1(n35),
	.A2(n62),
	.A1(n34));
   OAI22_X1 U59 (.ZN(n76),
	.B2(from_mux_jump[7]),
	.B1(n35),
	.A2(n61),
	.A1(n34));
   OAI22_X1 U61 (.ZN(n77),
	.B2(from_mux_jump[8]),
	.B1(n35),
	.A2(n60),
	.A1(n34));
   OAI22_X1 U63 (.ZN(n78),
	.B2(from_mux_jump[9]),
	.B1(n35),
	.A2(n59),
	.A1(n34));
   OAI22_X1 U65 (.ZN(n79),
	.B2(from_mux_jump[10]),
	.B1(n35),
	.A2(n58),
	.A1(n34));
   OAI22_X1 U67 (.ZN(n80),
	.B2(from_mux_jump[11]),
	.B1(n35),
	.A2(n57),
	.A1(n34));
   OAI22_X1 U69 (.ZN(n81),
	.B2(from_mux_jump[12]),
	.B1(n35),
	.A2(n56),
	.A1(n34));
   NAND2_X2 U71 (.ZN(n35),
	.A2(n34),
	.A1(n132));
   INV_X1 U72 (.ZN(n132),
	.A(rst));
   OR2_X2 U73 (.ZN(n34),
	.A2(rst),
	.A1(pcwrite));
   OAI22_X1 U74 (.ZN(n82),
	.B2(from_mux_jump[13]),
	.B1(n35),
	.A2(n55),
	.A1(n34));
endmodule

module mux_jump (
	jump_address, 
	from_mux_branch, 
	jump, 
	to_pc);
   input [31:0] jump_address;
   input [31:0] from_mux_branch;
   input jump;
   output [31:0] to_pc;

   // Internal wires
   wire n15;
   wire n16;
   wire n17;
   wire n18;

   INV_X2 U1 (.ZN(n18),
	.A(n17));
   AOI22_X1 U13 (.ZN(to_pc[23]),
	.B2(n16),
	.B1(jump_address[23]),
	.A2(n18),
	.A1(from_mux_branch[23]));
   AOI22_X1 U15 (.ZN(to_pc[24]),
	.B2(n16),
	.B1(jump_address[24]),
	.A2(n18),
	.A1(from_mux_branch[24]));
   AOI22_X1 U17 (.ZN(to_pc[27]),
	.B2(n16),
	.B1(jump_address[27]),
	.A2(n18),
	.A1(from_mux_branch[27]));
   AOI22_X1 U19 (.ZN(to_pc[28]),
	.B2(n15),
	.B1(jump_address[28]),
	.A2(n18),
	.A1(from_mux_branch[28]));
   AOI22_X1 U21 (.ZN(to_pc[15]),
	.B2(n17),
	.B1(jump_address[15]),
	.A2(n18),
	.A1(from_mux_branch[15]));
   AOI22_X1 U23 (.ZN(to_pc[16]),
	.B2(n17),
	.B1(jump_address[16]),
	.A2(n18),
	.A1(from_mux_branch[16]));
   AOI22_X1 U25 (.ZN(to_pc[19]),
	.B2(n16),
	.B1(jump_address[19]),
	.A2(n18),
	.A1(from_mux_branch[19]));
   AOI22_X1 U27 (.ZN(to_pc[31]),
	.B2(n15),
	.B1(jump_address[31]),
	.A2(n18),
	.A1(from_mux_branch[31]));
   AOI22_X1 U29 (.ZN(to_pc[14]),
	.B2(n17),
	.B1(jump_address[14]),
	.A2(n18),
	.A1(from_mux_branch[14]));
   AOI22_X1 U31 (.ZN(to_pc[17]),
	.B2(n16),
	.B1(jump_address[17]),
	.A2(n18),
	.A1(from_mux_branch[17]));
   AOI22_X1 U33 (.ZN(to_pc[18]),
	.B2(n16),
	.B1(jump_address[18]),
	.A2(n18),
	.A1(from_mux_branch[18]));
   AOI22_X1 U35 (.ZN(to_pc[20]),
	.B2(n16),
	.B1(jump_address[20]),
	.A2(n18),
	.A1(from_mux_branch[20]));
   AOI22_X1 U37 (.ZN(to_pc[21]),
	.B2(n16),
	.B1(jump_address[21]),
	.A2(n18),
	.A1(from_mux_branch[21]));
   AOI22_X1 U39 (.ZN(to_pc[22]),
	.B2(n16),
	.B1(jump_address[22]),
	.A2(n18),
	.A1(from_mux_branch[22]));
   AOI22_X1 U41 (.ZN(to_pc[25]),
	.B2(n16),
	.B1(jump_address[25]),
	.A2(n18),
	.A1(from_mux_branch[25]));
   AOI22_X1 U43 (.ZN(to_pc[26]),
	.B2(n16),
	.B1(jump_address[26]),
	.A2(n18),
	.A1(from_mux_branch[26]));
   AOI22_X1 U45 (.ZN(to_pc[29]),
	.B2(n15),
	.B1(jump_address[29]),
	.A2(n18),
	.A1(from_mux_branch[29]));
   AOI22_X1 U47 (.ZN(to_pc[30]),
	.B2(n15),
	.B1(jump_address[30]),
	.A2(n18),
	.A1(from_mux_branch[30]));
   AOI22_X1 U49 (.ZN(to_pc[0]),
	.B2(n17),
	.B1(jump_address[0]),
	.A2(n18),
	.A1(from_mux_branch[0]));
   AOI22_X1 U51 (.ZN(to_pc[1]),
	.B2(n16),
	.B1(jump_address[1]),
	.A2(n18),
	.A1(from_mux_branch[1]));
   AOI22_X1 U53 (.ZN(to_pc[2]),
	.B2(n15),
	.B1(jump_address[2]),
	.A2(n18),
	.A1(from_mux_branch[2]));
   AOI22_X1 U55 (.ZN(to_pc[3]),
	.B2(n15),
	.B1(jump_address[3]),
	.A2(n18),
	.A1(from_mux_branch[3]));
   AOI22_X1 U57 (.ZN(to_pc[4]),
	.B2(n15),
	.B1(jump_address[4]),
	.A2(n18),
	.A1(from_mux_branch[4]));
   AOI22_X1 U59 (.ZN(to_pc[5]),
	.B2(n15),
	.B1(jump_address[5]),
	.A2(n18),
	.A1(from_mux_branch[5]));
   AOI22_X1 U61 (.ZN(to_pc[6]),
	.B2(n15),
	.B1(jump_address[6]),
	.A2(n18),
	.A1(from_mux_branch[6]));
   AOI22_X1 U63 (.ZN(to_pc[7]),
	.B2(n15),
	.B1(jump_address[7]),
	.A2(n18),
	.A1(from_mux_branch[7]));
   AOI22_X1 U65 (.ZN(to_pc[8]),
	.B2(n15),
	.B1(jump_address[8]),
	.A2(n18),
	.A1(from_mux_branch[8]));
   AOI22_X1 U67 (.ZN(to_pc[9]),
	.B2(n15),
	.B1(jump_address[9]),
	.A2(n18),
	.A1(from_mux_branch[9]));
   AOI22_X1 U69 (.ZN(to_pc[10]),
	.B2(n17),
	.B1(jump_address[10]),
	.A2(n18),
	.A1(from_mux_branch[10]));
   AOI22_X1 U71 (.ZN(to_pc[11]),
	.B2(n17),
	.B1(jump_address[11]),
	.A2(n18),
	.A1(from_mux_branch[11]));
   AOI22_X1 U73 (.ZN(to_pc[12]),
	.B2(n17),
	.B1(jump_address[12]),
	.A2(n18),
	.A1(from_mux_branch[12]));
   BUF_X1 U74 (.Z(n17),
	.A(jump));
   BUF_X1 U75 (.Z(n16),
	.A(jump));
   BUF_X1 U76 (.Z(n15),
	.A(jump));
   AOI22_X1 U78 (.ZN(to_pc[13]),
	.B2(n17),
	.B1(jump_address[13]),
	.A2(n18),
	.A1(from_mux_branch[13]));
endmodule

module mux_branch (
	from_increment_pc, 
	branch_target, 
	pcsrc, 
	to_mux_jump);
   input [31:0] from_increment_pc;
   input [31:0] branch_target;
   input pcsrc;
   output [31:0] to_mux_jump;

   // Internal wires
   wire n34;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n22;

   INV_X2 U11 (.ZN(n22),
	.A(pcsrc));
   INV_X1 U12 (.ZN(to_mux_jump[14]),
	.A(n61));
   AOI22_X1 U13 (.ZN(n61),
	.B2(n22),
	.B1(from_increment_pc[14]),
	.A2(pcsrc),
	.A1(branch_target[14]));
   INV_X1 U14 (.ZN(to_mux_jump[15]),
	.A(n60));
   AOI22_X1 U15 (.ZN(n60),
	.B2(n22),
	.B1(from_increment_pc[15]),
	.A2(pcsrc),
	.A1(branch_target[15]));
   INV_X1 U16 (.ZN(to_mux_jump[16]),
	.A(n59));
   AOI22_X1 U17 (.ZN(n59),
	.B2(n22),
	.B1(from_increment_pc[16]),
	.A2(pcsrc),
	.A1(branch_target[16]));
   INV_X1 U18 (.ZN(to_mux_jump[17]),
	.A(n58));
   AOI22_X1 U19 (.ZN(n58),
	.B2(n22),
	.B1(from_increment_pc[17]),
	.A2(pcsrc),
	.A1(branch_target[17]));
   INV_X1 U20 (.ZN(to_mux_jump[18]),
	.A(n57));
   AOI22_X1 U21 (.ZN(n57),
	.B2(n22),
	.B1(from_increment_pc[18]),
	.A2(pcsrc),
	.A1(branch_target[18]));
   INV_X1 U22 (.ZN(to_mux_jump[19]),
	.A(n56));
   AOI22_X1 U23 (.ZN(n56),
	.B2(n22),
	.B1(from_increment_pc[19]),
	.A2(pcsrc),
	.A1(branch_target[19]));
   INV_X1 U24 (.ZN(to_mux_jump[20]),
	.A(n54));
   AOI22_X1 U25 (.ZN(n54),
	.B2(n22),
	.B1(from_increment_pc[20]),
	.A2(pcsrc),
	.A1(branch_target[20]));
   INV_X1 U26 (.ZN(to_mux_jump[21]),
	.A(n53));
   AOI22_X1 U27 (.ZN(n53),
	.B2(n22),
	.B1(from_increment_pc[21]),
	.A2(pcsrc),
	.A1(branch_target[21]));
   INV_X1 U28 (.ZN(to_mux_jump[22]),
	.A(n52));
   AOI22_X1 U29 (.ZN(n52),
	.B2(n22),
	.B1(from_increment_pc[22]),
	.A2(pcsrc),
	.A1(branch_target[22]));
   INV_X1 U30 (.ZN(to_mux_jump[23]),
	.A(n51));
   AOI22_X1 U31 (.ZN(n51),
	.B2(n22),
	.B1(from_increment_pc[23]),
	.A2(pcsrc),
	.A1(branch_target[23]));
   INV_X1 U32 (.ZN(to_mux_jump[24]),
	.A(n50));
   AOI22_X1 U33 (.ZN(n50),
	.B2(n22),
	.B1(from_increment_pc[24]),
	.A2(pcsrc),
	.A1(branch_target[24]));
   INV_X1 U34 (.ZN(to_mux_jump[25]),
	.A(n49));
   AOI22_X1 U35 (.ZN(n49),
	.B2(n22),
	.B1(from_increment_pc[25]),
	.A2(pcsrc),
	.A1(branch_target[25]));
   INV_X1 U36 (.ZN(to_mux_jump[26]),
	.A(n48));
   AOI22_X1 U37 (.ZN(n48),
	.B2(n22),
	.B1(from_increment_pc[26]),
	.A2(pcsrc),
	.A1(branch_target[26]));
   INV_X1 U38 (.ZN(to_mux_jump[27]),
	.A(n47));
   AOI22_X1 U39 (.ZN(n47),
	.B2(n22),
	.B1(from_increment_pc[27]),
	.A2(pcsrc),
	.A1(branch_target[27]));
   INV_X1 U40 (.ZN(to_mux_jump[28]),
	.A(n46));
   AOI22_X1 U41 (.ZN(n46),
	.B2(n22),
	.B1(from_increment_pc[28]),
	.A2(pcsrc),
	.A1(branch_target[28]));
   INV_X1 U42 (.ZN(to_mux_jump[29]),
	.A(n45));
   AOI22_X1 U43 (.ZN(n45),
	.B2(n22),
	.B1(from_increment_pc[29]),
	.A2(pcsrc),
	.A1(branch_target[29]));
   INV_X1 U44 (.ZN(to_mux_jump[30]),
	.A(n43));
   AOI22_X1 U45 (.ZN(n43),
	.B2(n22),
	.B1(from_increment_pc[30]),
	.A2(pcsrc),
	.A1(branch_target[30]));
   INV_X1 U46 (.ZN(to_mux_jump[31]),
	.A(n42));
   AOI22_X1 U47 (.ZN(n42),
	.B2(n22),
	.B1(from_increment_pc[31]),
	.A2(pcsrc),
	.A1(branch_target[31]));
   INV_X1 U48 (.ZN(to_mux_jump[9]),
	.A(n34));
   AOI22_X1 U49 (.ZN(n34),
	.B2(n22),
	.B1(from_increment_pc[9]),
	.A2(branch_target[9]),
	.A1(pcsrc));
   INV_X1 U50 (.ZN(to_mux_jump[3]),
	.A(n41));
   AOI22_X1 U51 (.ZN(n41),
	.B2(n22),
	.B1(from_increment_pc[3]),
	.A2(pcsrc),
	.A1(branch_target[3]));
   INV_X1 U52 (.ZN(to_mux_jump[4]),
	.A(n40));
   AOI22_X1 U53 (.ZN(n40),
	.B2(n22),
	.B1(from_increment_pc[4]),
	.A2(pcsrc),
	.A1(branch_target[4]));
   INV_X1 U54 (.ZN(to_mux_jump[5]),
	.A(n39));
   AOI22_X1 U55 (.ZN(n39),
	.B2(n22),
	.B1(from_increment_pc[5]),
	.A2(pcsrc),
	.A1(branch_target[5]));
   INV_X1 U56 (.ZN(to_mux_jump[6]),
	.A(n38));
   AOI22_X1 U57 (.ZN(n38),
	.B2(n22),
	.B1(from_increment_pc[6]),
	.A2(pcsrc),
	.A1(branch_target[6]));
   INV_X1 U58 (.ZN(to_mux_jump[7]),
	.A(n37));
   AOI22_X1 U59 (.ZN(n37),
	.B2(n22),
	.B1(from_increment_pc[7]),
	.A2(pcsrc),
	.A1(branch_target[7]));
   INV_X1 U60 (.ZN(to_mux_jump[8]),
	.A(n36));
   AOI22_X1 U61 (.ZN(n36),
	.B2(n22),
	.B1(from_increment_pc[8]),
	.A2(pcsrc),
	.A1(branch_target[8]));
   INV_X1 U62 (.ZN(to_mux_jump[10]),
	.A(n65));
   AOI22_X1 U63 (.ZN(n65),
	.B2(n22),
	.B1(from_increment_pc[10]),
	.A2(pcsrc),
	.A1(branch_target[10]));
   INV_X1 U64 (.ZN(to_mux_jump[11]),
	.A(n64));
   AOI22_X1 U65 (.ZN(n64),
	.B2(n22),
	.B1(from_increment_pc[11]),
	.A2(pcsrc),
	.A1(branch_target[11]));
   INV_X1 U66 (.ZN(to_mux_jump[12]),
	.A(n63));
   AOI22_X1 U67 (.ZN(n63),
	.B2(n22),
	.B1(from_increment_pc[12]),
	.A2(pcsrc),
	.A1(branch_target[12]));
   INV_X1 U68 (.ZN(to_mux_jump[13]),
	.A(n62));
   AOI22_X1 U69 (.ZN(n62),
	.B2(n22),
	.B1(from_increment_pc[13]),
	.A2(pcsrc),
	.A1(branch_target[13]));
   INV_X1 U70 (.ZN(to_mux_jump[0]),
	.A(n66));
   AOI22_X1 U71 (.ZN(n66),
	.B2(n22),
	.B1(from_increment_pc[0]),
	.A2(pcsrc),
	.A1(branch_target[0]));
   INV_X1 U72 (.ZN(to_mux_jump[1]),
	.A(n55));
   AOI22_X1 U73 (.ZN(n55),
	.B2(n22),
	.B1(from_increment_pc[1]),
	.A2(pcsrc),
	.A1(branch_target[1]));
   INV_X1 U74 (.ZN(to_mux_jump[2]),
	.A(n44));
   AOI22_X1 U75 (.ZN(n44),
	.B2(n22),
	.B1(from_increment_pc[2]),
	.A2(pcsrc),
	.A1(branch_target[2]));
endmodule

module writeback (
	from_mem_data, 
	from_alu_data, 
	regfile_addr_in, 
	regwrite_in, 
	link, 
	memtoreg, 
	regwrite_out, 
	regfile_data, 
	regfile_addr_out);
   input [31:0] from_mem_data;
   input [31:0] from_alu_data;
   input [4:0] regfile_addr_in;
   input regwrite_in;
   input link;
   input memtoreg;
   output regwrite_out;
   output [31:0] regfile_data;
   output [4:0] regfile_addr_out;

   assign regwrite_out = regwrite_in ;

   mux21_NBIT32_1 memtoreg_mux21 (.A(from_mem_data),
	.B(from_alu_data),
	.S(memtoreg),
	.Y(regfile_data));
   mux21_NBIT5_1 link_mux21 (.A({ 1'b1,
		1'b1,
		1'b1,
		1'b1,
		1'b1 }),
	.B(regfile_addr_in),
	.S(link),
	.Y(regfile_addr_out));
endmodule

module MEM_WB_Reg (
	clk, 
	rst, 
	controls_in, 
	from_mem_data_in, 
	from_alu_data_in, 
	regfile_addr_in, 
	controls_out, 
	from_mem_data_out, 
	from_alu_data_out, 
	regfile_addr_out);
   input clk;
   input rst;
   input [2:0] controls_in;
   input [31:0] from_mem_data_in;
   input [31:0] from_alu_data_in;
   input [4:0] regfile_addr_in;
   output [2:0] controls_out;
   output [31:0] from_mem_data_out;
   output [31:0] from_alu_data_out;
   output [4:0] regfile_addr_out;

   // Internal wires
   wire N3;
   wire N4;
   wire N5;
   wire N70;
   wire N71;
   wire N72;
   wire N73;
   wire N74;
   wire n74;

   DFF_X1 \controls_out_reg[2]  (.Q(controls_out[2]),
	.D(N5),
	.CK(clk));
   INV_X1 U19 (.ZN(n74),
	.A(rst));
   AND2_X1 U30 (.ZN(N70),
	.A2(n74),
	.A1(regfile_addr_in[0]));
   AND2_X1 U31 (.ZN(N71),
	.A2(n74),
	.A1(regfile_addr_in[1]));
   AND2_X1 U32 (.ZN(N72),
	.A2(n74),
	.A1(regfile_addr_in[2]));
   AND2_X1 U33 (.ZN(N74),
	.A2(n74),
	.A1(regfile_addr_in[4]));
   AND2_X1 U34 (.ZN(N73),
	.A2(n74),
	.A1(regfile_addr_in[3]));
   AND2_X1 U79 (.ZN(N3),
	.A2(n74),
	.A1(controls_in[0]));
   AND2_X1 U80 (.ZN(N4),
	.A2(n74),
	.A1(controls_in[1]));
   AND2_X1 U81 (.ZN(N5),
	.A2(n74),
	.A1(controls_in[2]));
endmodule

module memory (
	controls_in, 
	PC1_in, 
	PC2_in, 
	takeBranch, 
	addrMem, 
	writeData, 
	RFaddr_in, 
	Data_out_fromRAM, 
	controls_out, 
	dataOut_mem, 
	dataOut_exe, 
	RFaddr_out, 
	unaligned, 
	PCsrc, 
	flush, 
	jump, 
	PC1_out, 
	PC2_out, 
	regwrite_MEM, 
	RFaddr_MEM, 
	forw_addr_MEM, 
	read_op, 
	write_op, 
	nibble, 
	write_byte, 
	Address_toRAM, 
	Data_in);
   input [10:0] controls_in;
   input [31:0] PC1_in;
   input [31:0] PC2_in;
   input takeBranch;
   input [31:0] addrMem;
   input [31:0] writeData;
   input [4:0] RFaddr_in;
   input [31:0] Data_out_fromRAM;
   output [2:0] controls_out;
   output [31:0] dataOut_mem;
   output [31:0] dataOut_exe;
   output [4:0] RFaddr_out;
   output unaligned;
   output PCsrc;
   output flush;
   output jump;
   output [31:0] PC1_out;
   output [31:0] PC2_out;
   output regwrite_MEM;
   output [4:0] RFaddr_MEM;
   output [31:0] forw_addr_MEM;
   output read_op;
   output write_op;
   output [1:0] nibble;
   output write_byte;
   output [31:0] Address_toRAM;
   output [31:0] Data_in;

   // Internal wires
   wire controls_in_1;
   wire controls_in_0;
   wire \controls_in[10] ;
   wire \controls_in[9] ;
   wire \controls_in[2] ;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;

   assign jump = controls_in_1 ;
   assign controls_in_1 = controls_in[1] ;
   assign controls_in_0 = controls_in[0] ;
   assign controls_out[2] = \controls_in[10]  ;
   assign regwrite_MEM = \controls_in[10]  ;
   assign \controls_in[10]  = controls_in[10] ;
   assign controls_out[1] = \controls_in[9]  ;
   assign \controls_in[9]  = controls_in[9] ;
   assign controls_out[0] = \controls_in[2]  ;
   assign \controls_in[2]  = controls_in[2] ;
   assign PC1_out[31] = PC1_in[31] ;
   assign PC1_out[30] = PC1_in[30] ;
   assign PC1_out[29] = PC1_in[29] ;
   assign PC1_out[28] = PC1_in[28] ;
   assign PC1_out[27] = PC1_in[27] ;
   assign PC1_out[26] = PC1_in[26] ;
   assign PC1_out[25] = PC1_in[25] ;
   assign PC1_out[24] = PC1_in[24] ;
   assign PC1_out[23] = PC1_in[23] ;
   assign PC1_out[22] = PC1_in[22] ;
   assign PC1_out[21] = PC1_in[21] ;
   assign PC1_out[20] = PC1_in[20] ;
   assign PC1_out[19] = PC1_in[19] ;
   assign PC1_out[18] = PC1_in[18] ;
   assign PC1_out[17] = PC1_in[17] ;
   assign PC1_out[16] = PC1_in[16] ;
   assign PC1_out[15] = PC1_in[15] ;
   assign PC1_out[14] = PC1_in[14] ;
   assign PC1_out[13] = PC1_in[13] ;
   assign PC1_out[12] = PC1_in[12] ;
   assign PC1_out[11] = PC1_in[11] ;
   assign PC1_out[10] = PC1_in[10] ;
   assign PC1_out[9] = PC1_in[9] ;
   assign PC1_out[8] = PC1_in[8] ;
   assign PC1_out[7] = PC1_in[7] ;
   assign PC1_out[6] = PC1_in[6] ;
   assign PC1_out[5] = PC1_in[5] ;
   assign PC1_out[4] = PC1_in[4] ;
   assign PC1_out[3] = PC1_in[3] ;
   assign PC1_out[2] = PC1_in[2] ;
   assign PC1_out[1] = PC1_in[1] ;
   assign PC1_out[0] = PC1_in[0] ;
   assign PC2_out[31] = PC2_in[31] ;
   assign PC2_out[30] = PC2_in[30] ;
   assign PC2_out[29] = PC2_in[29] ;
   assign PC2_out[28] = PC2_in[28] ;
   assign PC2_out[27] = PC2_in[27] ;
   assign PC2_out[26] = PC2_in[26] ;
   assign PC2_out[25] = PC2_in[25] ;
   assign PC2_out[24] = PC2_in[24] ;
   assign PC2_out[23] = PC2_in[23] ;
   assign PC2_out[22] = PC2_in[22] ;
   assign PC2_out[21] = PC2_in[21] ;
   assign PC2_out[20] = PC2_in[20] ;
   assign PC2_out[19] = PC2_in[19] ;
   assign PC2_out[18] = PC2_in[18] ;
   assign PC2_out[17] = PC2_in[17] ;
   assign PC2_out[16] = PC2_in[16] ;
   assign PC2_out[15] = PC2_in[15] ;
   assign PC2_out[14] = PC2_in[14] ;
   assign PC2_out[13] = PC2_in[13] ;
   assign PC2_out[12] = PC2_in[12] ;
   assign PC2_out[11] = PC2_in[11] ;
   assign PC2_out[10] = PC2_in[10] ;
   assign PC2_out[9] = PC2_in[9] ;
   assign PC2_out[8] = PC2_in[8] ;
   assign PC2_out[7] = PC2_in[7] ;
   assign PC2_out[6] = PC2_in[6] ;
   assign PC2_out[5] = PC2_in[5] ;
   assign PC2_out[4] = PC2_in[4] ;
   assign PC2_out[3] = PC2_in[3] ;
   assign PC2_out[2] = PC2_in[2] ;
   assign PC2_out[1] = PC2_in[1] ;
   assign PC2_out[0] = PC2_in[0] ;
   assign RFaddr_out[4] = RFaddr_in[4] ;
   assign RFaddr_MEM[4] = RFaddr_in[4] ;
   assign RFaddr_out[3] = RFaddr_in[3] ;
   assign RFaddr_MEM[3] = RFaddr_in[3] ;
   assign RFaddr_out[2] = RFaddr_in[2] ;
   assign RFaddr_MEM[2] = RFaddr_in[2] ;
   assign RFaddr_out[1] = RFaddr_in[1] ;
   assign RFaddr_MEM[1] = RFaddr_in[1] ;
   assign RFaddr_out[0] = RFaddr_in[0] ;
   assign RFaddr_MEM[0] = RFaddr_in[0] ;
   assign dataOut_exe[31] = addrMem[31] ;
   assign forw_addr_MEM[31] = addrMem[31] ;
   assign dataOut_exe[30] = addrMem[30] ;
   assign forw_addr_MEM[30] = addrMem[30] ;
   assign dataOut_exe[29] = addrMem[29] ;
   assign forw_addr_MEM[29] = addrMem[29] ;
   assign dataOut_exe[28] = addrMem[28] ;
   assign forw_addr_MEM[28] = addrMem[28] ;
   assign dataOut_exe[27] = addrMem[27] ;
   assign forw_addr_MEM[27] = addrMem[27] ;
   assign dataOut_exe[26] = addrMem[26] ;
   assign forw_addr_MEM[26] = addrMem[26] ;
   assign dataOut_exe[25] = addrMem[25] ;
   assign forw_addr_MEM[25] = addrMem[25] ;
   assign dataOut_exe[24] = addrMem[24] ;
   assign forw_addr_MEM[24] = addrMem[24] ;
   assign dataOut_exe[23] = addrMem[23] ;
   assign forw_addr_MEM[23] = addrMem[23] ;
   assign dataOut_exe[22] = addrMem[22] ;
   assign forw_addr_MEM[22] = addrMem[22] ;
   assign dataOut_exe[21] = addrMem[21] ;
   assign forw_addr_MEM[21] = addrMem[21] ;
   assign dataOut_exe[20] = addrMem[20] ;
   assign forw_addr_MEM[20] = addrMem[20] ;
   assign dataOut_exe[19] = addrMem[19] ;
   assign forw_addr_MEM[19] = addrMem[19] ;
   assign dataOut_exe[18] = addrMem[18] ;
   assign forw_addr_MEM[18] = addrMem[18] ;
   assign dataOut_exe[17] = addrMem[17] ;
   assign forw_addr_MEM[17] = addrMem[17] ;
   assign dataOut_exe[16] = addrMem[16] ;
   assign forw_addr_MEM[16] = addrMem[16] ;
   assign dataOut_exe[15] = addrMem[15] ;
   assign forw_addr_MEM[15] = addrMem[15] ;
   assign dataOut_exe[14] = addrMem[14] ;
   assign forw_addr_MEM[14] = addrMem[14] ;
   assign dataOut_exe[13] = addrMem[13] ;
   assign forw_addr_MEM[13] = addrMem[13] ;
   assign dataOut_exe[12] = addrMem[12] ;
   assign forw_addr_MEM[12] = addrMem[12] ;
   assign dataOut_exe[11] = addrMem[11] ;
   assign forw_addr_MEM[11] = addrMem[11] ;
   assign dataOut_exe[10] = addrMem[10] ;
   assign forw_addr_MEM[10] = addrMem[10] ;
   assign dataOut_exe[9] = addrMem[9] ;
   assign forw_addr_MEM[9] = addrMem[9] ;
   assign dataOut_exe[8] = addrMem[8] ;
   assign forw_addr_MEM[8] = addrMem[8] ;
   assign dataOut_exe[7] = addrMem[7] ;
   assign forw_addr_MEM[7] = addrMem[7] ;
   assign dataOut_exe[6] = addrMem[6] ;
   assign forw_addr_MEM[6] = addrMem[6] ;
   assign dataOut_exe[5] = addrMem[5] ;
   assign forw_addr_MEM[5] = addrMem[5] ;
   assign dataOut_exe[4] = addrMem[4] ;
   assign forw_addr_MEM[4] = addrMem[4] ;
   assign dataOut_exe[3] = addrMem[3] ;
   assign forw_addr_MEM[3] = addrMem[3] ;
   assign dataOut_exe[2] = addrMem[2] ;
   assign forw_addr_MEM[2] = addrMem[2] ;
   assign dataOut_exe[1] = addrMem[1] ;
   assign forw_addr_MEM[1] = addrMem[1] ;
   assign dataOut_exe[0] = addrMem[0] ;
   assign forw_addr_MEM[0] = addrMem[0] ;
   assign Address_toRAM[31] = 1'b0 ;
   assign Address_toRAM[30] = 1'b0 ;

   dram_block dram (.address(addrMem),
	.data_write(writeData),
	.mem_op({ controls_in[8],
		controls_in[7],
		controls_in[6],
		controls_in[5],
		controls_in[4],
		controls_in[3] }),
	.Data_out(Data_out_fromRAM),
	.unaligned(unaligned),
	.data_read(dataOut_mem),
	.read_op(read_op),
	.write_op(write_op),
	.nibble(nibble),
	.write_byte(write_byte),
	.Address_toRAM({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		Address_toRAM[29],
		Address_toRAM[28],
		Address_toRAM[27],
		Address_toRAM[26],
		Address_toRAM[25],
		Address_toRAM[24],
		Address_toRAM[23],
		Address_toRAM[22],
		Address_toRAM[21],
		Address_toRAM[20],
		Address_toRAM[19],
		Address_toRAM[18],
		Address_toRAM[17],
		Address_toRAM[16],
		Address_toRAM[15],
		Address_toRAM[14],
		Address_toRAM[13],
		Address_toRAM[12],
		Address_toRAM[11],
		Address_toRAM[10],
		Address_toRAM[9],
		Address_toRAM[8],
		Address_toRAM[7],
		Address_toRAM[6],
		Address_toRAM[5],
		Address_toRAM[4],
		Address_toRAM[3],
		Address_toRAM[2],
		Address_toRAM[1],
		Address_toRAM[0] }),
	.Data_in(Data_in));
   OR2_X1 U1 (.ZN(flush),
	.A2(controls_in_1),
	.A1(PCsrc));
   AND2_X2 U2 (.ZN(PCsrc),
	.A2(controls_in_0),
	.A1(takeBranch));
endmodule

module EX_MEM_Reg (
	clk, 
	rst, 
	controls_in, 
	toPC1_in, 
	toPC2_in, 
	takeBranch_in, 
	mem_addr_in, 
	mem_writedata_in, 
	regfile_addr_in, 
	controls_out, 
	toPC1_out, 
	toPC2_out, 
	takeBranch_out, 
	mem_addr_out, 
	mem_writedata_out, 
	regfile_addr_out, 
	clk__L2_N1, 
	clk__L2_N10, 
	clk__L2_N11, 
	clk__L2_N12, 
	clk__L2_N2, 
	clk__L2_N3, 
	clk__L2_N4, 
	clk__L2_N5, 
	clk__L2_N6, 
	clk__L2_N7, 
	clk__L2_N9);
   input clk;
   input rst;
   input [10:0] controls_in;
   input [31:0] toPC1_in;
   input [31:0] toPC2_in;
   input takeBranch_in;
   input [31:0] mem_addr_in;
   input [31:0] mem_writedata_in;
   input [4:0] regfile_addr_in;
   output [10:0] controls_out;
   output [31:0] toPC1_out;
   output [31:0] toPC2_out;
   output takeBranch_out;
   output [31:0] mem_addr_out;
   output [31:0] mem_writedata_out;
   output [4:0] regfile_addr_out;
   input clk__L2_N1;
   input clk__L2_N10;
   input clk__L2_N11;
   input clk__L2_N12;
   input clk__L2_N2;
   input clk__L2_N3;
   input clk__L2_N4;
   input clk__L2_N5;
   input clk__L2_N6;
   input clk__L2_N7;
   input clk__L2_N9;

   // Internal wires
   wire FE_OFN5_n147;
   wire FE_OFN4_n147;
   wire N3;
   wire N4;
   wire N5;
   wire N6;
   wire N7;
   wire N8;
   wire N9;
   wire N10;
   wire N11;
   wire N12;
   wire N13;
   wire N14;
   wire N15;
   wire N16;
   wire N17;
   wire N18;
   wire N19;
   wire N20;
   wire N21;
   wire N22;
   wire N23;
   wire N24;
   wire N25;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire N44;
   wire N45;
   wire N46;
   wire N47;
   wire N48;
   wire N49;
   wire N50;
   wire N51;
   wire N52;
   wire N53;
   wire N54;
   wire N55;
   wire N56;
   wire N57;
   wire N58;
   wire N59;
   wire N60;
   wire N61;
   wire N62;
   wire N63;
   wire N64;
   wire N65;
   wire N66;
   wire N67;
   wire N68;
   wire N69;
   wire N70;
   wire N71;
   wire N72;
   wire N73;
   wire N74;
   wire N75;
   wire N76;
   wire N77;
   wire N78;
   wire N79;
   wire N80;
   wire N81;
   wire N82;
   wire N83;
   wire N84;
   wire N85;
   wire N86;
   wire N87;
   wire N88;
   wire N89;
   wire N90;
   wire N91;
   wire N92;
   wire N93;
   wire N94;
   wire N95;
   wire N96;
   wire N97;
   wire N98;
   wire N99;
   wire N100;
   wire N101;
   wire N102;
   wire N103;
   wire N104;
   wire N105;
   wire N106;
   wire N107;
   wire N108;
   wire N109;
   wire N110;
   wire N111;
   wire N112;
   wire N113;
   wire N114;
   wire N115;
   wire N116;
   wire N117;
   wire N118;
   wire N119;
   wire N120;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire N128;
   wire N129;
   wire N130;
   wire N131;
   wire N132;
   wire N133;
   wire N134;
   wire N135;
   wire N136;
   wire N137;
   wire N138;
   wire N139;
   wire N140;
   wire N141;
   wire N142;
   wire N143;
   wire N144;
   wire N145;
   wire N146;
   wire N147;
   wire n147;

   CLKBUF_X1 FE_OFC5_n147 (.Z(FE_OFN5_n147),
	.A(FE_OFN4_n147));
   CLKBUF_X2 FE_OFC4_n147 (.Z(FE_OFN4_n147),
	.A(n147));
   DFF_X1 \regfile_addr_out_reg[4]  (.Q(regfile_addr_out[4]),
	.D(N147),
	.CK(clk__L2_N6));
   DFF_X1 \regfile_addr_out_reg[3]  (.Q(regfile_addr_out[3]),
	.D(N146),
	.CK(clk__L2_N6));
   DFF_X1 \regfile_addr_out_reg[2]  (.Q(regfile_addr_out[2]),
	.D(N145),
	.CK(clk__L2_N6));
   DFF_X1 \regfile_addr_out_reg[1]  (.Q(regfile_addr_out[1]),
	.D(N144),
	.CK(clk__L2_N6));
   DFF_X1 \regfile_addr_out_reg[0]  (.Q(regfile_addr_out[0]),
	.D(N143),
	.CK(clk__L2_N6));
   DFF_X1 \controls_out_reg[10]  (.Q(controls_out[10]),
	.D(N13),
	.CK(clk__L2_N6));
   DFF_X1 \controls_out_reg[9]  (.Q(controls_out[9]),
	.D(N12),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[8]  (.Q(controls_out[8]),
	.D(N11),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[7]  (.Q(controls_out[7]),
	.D(N10),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[6]  (.Q(controls_out[6]),
	.D(N9),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[5]  (.Q(controls_out[5]),
	.D(N8),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[4]  (.Q(controls_out[4]),
	.D(N7),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[3]  (.Q(controls_out[3]),
	.D(N6),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[2]  (.Q(controls_out[2]),
	.D(N5),
	.CK(clk__L2_N9));
   DFF_X1 \controls_out_reg[1]  (.Q(controls_out[1]),
	.D(N4),
	.CK(clk__L2_N7));
   DFF_X1 \controls_out_reg[0]  (.Q(controls_out[0]),
	.D(N3),
	.CK(clk__L2_N7));
   DFF_X1 \toPC1_out_reg[31]  (.Q(toPC1_out[31]),
	.D(N45),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[30]  (.Q(toPC1_out[30]),
	.D(N44),
	.CK(clk__L2_N5));
   DFF_X1 \toPC1_out_reg[29]  (.Q(toPC1_out[29]),
	.D(N43),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[28]  (.Q(toPC1_out[28]),
	.D(N42),
	.CK(clk__L2_N5));
   DFF_X1 \toPC1_out_reg[27]  (.Q(toPC1_out[27]),
	.D(N41),
	.CK(clk__L2_N3));
   DFF_X1 \toPC1_out_reg[26]  (.Q(toPC1_out[26]),
	.D(N40),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[25]  (.Q(toPC1_out[25]),
	.D(N39),
	.CK(clk));
   DFF_X1 \toPC1_out_reg[24]  (.Q(toPC1_out[24]),
	.D(N38),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[23]  (.Q(toPC1_out[23]),
	.D(N37),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[22]  (.Q(toPC1_out[22]),
	.D(N36),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[21]  (.Q(toPC1_out[21]),
	.D(N35),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[20]  (.Q(toPC1_out[20]),
	.D(N34),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[19]  (.Q(toPC1_out[19]),
	.D(N33),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[18]  (.Q(toPC1_out[18]),
	.D(N32),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[17]  (.Q(toPC1_out[17]),
	.D(N31),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[16]  (.Q(toPC1_out[16]),
	.D(N30),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[15]  (.Q(toPC1_out[15]),
	.D(N29),
	.CK(clk__L2_N1));
   DFF_X1 \toPC1_out_reg[14]  (.Q(toPC1_out[14]),
	.D(N28),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[13]  (.Q(toPC1_out[13]),
	.D(N27),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[12]  (.Q(toPC1_out[12]),
	.D(N26),
	.CK(clk__L2_N3));
   DFF_X1 \toPC1_out_reg[11]  (.Q(toPC1_out[11]),
	.D(N25),
	.CK(clk__L2_N1));
   DFF_X1 \toPC1_out_reg[10]  (.Q(toPC1_out[10]),
	.D(N24),
	.CK(clk__L2_N3));
   DFF_X1 \toPC1_out_reg[9]  (.Q(toPC1_out[9]),
	.D(N23),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[8]  (.Q(toPC1_out[8]),
	.D(N22),
	.CK(clk__L2_N5));
   DFF_X1 \toPC1_out_reg[7]  (.Q(toPC1_out[7]),
	.D(N21),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[6]  (.Q(toPC1_out[6]),
	.D(N20),
	.CK(clk__L2_N3));
   DFF_X1 \toPC1_out_reg[5]  (.Q(toPC1_out[5]),
	.D(N19),
	.CK(clk__L2_N4));
   DFF_X1 \toPC1_out_reg[4]  (.Q(toPC1_out[4]),
	.D(N18),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[3]  (.Q(toPC1_out[3]),
	.D(N17),
	.CK(clk__L2_N2));
   DFF_X1 \toPC1_out_reg[2]  (.Q(toPC1_out[2]),
	.D(N16),
	.CK(clk__L2_N1));
   DFF_X1 \toPC1_out_reg[1]  (.Q(toPC1_out[1]),
	.D(N15),
	.CK(clk__L2_N1));
   DFF_X1 \toPC1_out_reg[0]  (.Q(toPC1_out[0]),
	.D(N14),
	.CK(clk));
   DFF_X1 \toPC2_out_reg[31]  (.Q(toPC2_out[31]),
	.D(N77),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[30]  (.Q(toPC2_out[30]),
	.D(N76),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[29]  (.Q(toPC2_out[29]),
	.D(N75),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[28]  (.Q(toPC2_out[28]),
	.D(N74),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[27]  (.Q(toPC2_out[27]),
	.D(N73),
	.CK(clk__L2_N3));
   DFF_X1 \toPC2_out_reg[26]  (.Q(toPC2_out[26]),
	.D(N72),
	.CK(clk__L2_N3));
   DFF_X1 \toPC2_out_reg[25]  (.Q(toPC2_out[25]),
	.D(N71),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[24]  (.Q(toPC2_out[24]),
	.D(N70),
	.CK(clk));
   DFF_X1 \toPC2_out_reg[23]  (.Q(toPC2_out[23]),
	.D(N69),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[22]  (.Q(toPC2_out[22]),
	.D(N68),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[21]  (.Q(toPC2_out[21]),
	.D(N67),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[20]  (.Q(toPC2_out[20]),
	.D(N66),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[19]  (.Q(toPC2_out[19]),
	.D(N65),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[18]  (.Q(toPC2_out[18]),
	.D(N64),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[17]  (.Q(toPC2_out[17]),
	.D(N63),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[16]  (.Q(toPC2_out[16]),
	.D(N62),
	.CK(clk__L2_N3));
   DFF_X1 \toPC2_out_reg[15]  (.Q(toPC2_out[15]),
	.D(N61),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[14]  (.Q(toPC2_out[14]),
	.D(N60),
	.CK(clk__L2_N3));
   DFF_X1 \toPC2_out_reg[13]  (.Q(toPC2_out[13]),
	.D(N59),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[12]  (.Q(toPC2_out[12]),
	.D(N58),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[11]  (.Q(toPC2_out[11]),
	.D(N57),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[10]  (.Q(toPC2_out[10]),
	.D(N56),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[9]  (.Q(toPC2_out[9]),
	.D(N55),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[8]  (.Q(toPC2_out[8]),
	.D(N54),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[7]  (.Q(toPC2_out[7]),
	.D(N53),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[6]  (.Q(toPC2_out[6]),
	.D(N52),
	.CK(clk__L2_N5));
   DFF_X1 \toPC2_out_reg[5]  (.Q(toPC2_out[5]),
	.D(N51),
	.CK(clk__L2_N4));
   DFF_X1 \toPC2_out_reg[4]  (.Q(toPC2_out[4]),
	.D(N50),
	.CK(clk__L2_N2));
   DFF_X1 \toPC2_out_reg[3]  (.Q(toPC2_out[3]),
	.D(N49),
	.CK(clk));
   DFF_X1 \toPC2_out_reg[2]  (.Q(toPC2_out[2]),
	.D(N48),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[1]  (.Q(toPC2_out[1]),
	.D(N47),
	.CK(clk__L2_N1));
   DFF_X1 \toPC2_out_reg[0]  (.Q(toPC2_out[0]),
	.D(N46),
	.CK(clk));
   DFF_X1 takeBranch_out_reg (.Q(takeBranch_out),
	.D(N78),
	.CK(clk__L2_N7));
   DFF_X1 \mem_addr_out_reg[31]  (.Q(mem_addr_out[31]),
	.D(N110),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[30]  (.Q(mem_addr_out[30]),
	.D(N109),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[29]  (.Q(mem_addr_out[29]),
	.D(N108),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[28]  (.Q(mem_addr_out[28]),
	.D(N107),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[27]  (.Q(mem_addr_out[27]),
	.D(N106),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[26]  (.Q(mem_addr_out[26]),
	.D(N105),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[25]  (.Q(mem_addr_out[25]),
	.D(N104),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[24]  (.Q(mem_addr_out[24]),
	.D(N103),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[23]  (.Q(mem_addr_out[23]),
	.D(N102),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[22]  (.Q(mem_addr_out[22]),
	.D(N101),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[21]  (.Q(mem_addr_out[21]),
	.D(N100),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[20]  (.Q(mem_addr_out[20]),
	.D(N99),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[19]  (.Q(mem_addr_out[19]),
	.D(N98),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[18]  (.Q(mem_addr_out[18]),
	.D(N97),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[17]  (.Q(mem_addr_out[17]),
	.D(N96),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[16]  (.Q(mem_addr_out[16]),
	.D(N95),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[15]  (.Q(mem_addr_out[15]),
	.D(N94),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[14]  (.Q(mem_addr_out[14]),
	.D(N93),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[13]  (.Q(mem_addr_out[13]),
	.D(N92),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[12]  (.Q(mem_addr_out[12]),
	.D(N91),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[11]  (.Q(mem_addr_out[11]),
	.D(N90),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[10]  (.Q(mem_addr_out[10]),
	.D(N89),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[9]  (.Q(mem_addr_out[9]),
	.D(N88),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[8]  (.Q(mem_addr_out[8]),
	.D(N87),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[7]  (.Q(mem_addr_out[7]),
	.D(N86),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[6]  (.Q(mem_addr_out[6]),
	.D(N85),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[5]  (.Q(mem_addr_out[5]),
	.D(N84),
	.CK(clk__L2_N12));
   DFF_X1 \mem_addr_out_reg[4]  (.Q(mem_addr_out[4]),
	.D(N83),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[3]  (.Q(mem_addr_out[3]),
	.D(N82),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[2]  (.Q(mem_addr_out[2]),
	.D(N81),
	.CK(clk__L2_N11));
   DFF_X1 \mem_addr_out_reg[1]  (.Q(mem_addr_out[1]),
	.D(N80),
	.CK(clk__L2_N10));
   DFF_X1 \mem_addr_out_reg[0]  (.Q(mem_addr_out[0]),
	.D(N79),
	.CK(clk__L2_N9));
   DFF_X1 \mem_writedata_out_reg[31]  (.Q(mem_writedata_out[31]),
	.D(N142),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[30]  (.Q(mem_writedata_out[30]),
	.D(N141),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[29]  (.Q(mem_writedata_out[29]),
	.D(N140),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[28]  (.Q(mem_writedata_out[28]),
	.D(N139),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[27]  (.Q(mem_writedata_out[27]),
	.D(N138),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[26]  (.Q(mem_writedata_out[26]),
	.D(N137),
	.CK(clk__L2_N10));
   DFF_X1 \mem_writedata_out_reg[25]  (.Q(mem_writedata_out[25]),
	.D(N136),
	.CK(clk__L2_N10));
   DFF_X1 \mem_writedata_out_reg[24]  (.Q(mem_writedata_out[24]),
	.D(N135),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[23]  (.Q(mem_writedata_out[23]),
	.D(N134),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[22]  (.Q(mem_writedata_out[22]),
	.D(N133),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[21]  (.Q(mem_writedata_out[21]),
	.D(N132),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[20]  (.Q(mem_writedata_out[20]),
	.D(N131),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[19]  (.Q(mem_writedata_out[19]),
	.D(N130),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[18]  (.Q(mem_writedata_out[18]),
	.D(N129),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[17]  (.Q(mem_writedata_out[17]),
	.D(N128),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[16]  (.Q(mem_writedata_out[16]),
	.D(N127),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[15]  (.Q(mem_writedata_out[15]),
	.D(N126),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[14]  (.Q(mem_writedata_out[14]),
	.D(N125),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[13]  (.Q(mem_writedata_out[13]),
	.D(N124),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[12]  (.Q(mem_writedata_out[12]),
	.D(N123),
	.CK(clk__L2_N10));
   DFF_X1 \mem_writedata_out_reg[11]  (.Q(mem_writedata_out[11]),
	.D(N122),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[10]  (.Q(mem_writedata_out[10]),
	.D(N121),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[9]  (.Q(mem_writedata_out[9]),
	.D(N120),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[8]  (.Q(mem_writedata_out[8]),
	.D(N119),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[7]  (.Q(mem_writedata_out[7]),
	.D(N118),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[6]  (.Q(mem_writedata_out[6]),
	.D(N117),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[5]  (.Q(mem_writedata_out[5]),
	.D(N116),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[4]  (.Q(mem_writedata_out[4]),
	.D(N115),
	.CK(clk__L2_N10));
   DFF_X1 \mem_writedata_out_reg[3]  (.Q(mem_writedata_out[3]),
	.D(N114),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[2]  (.Q(mem_writedata_out[2]),
	.D(N113),
	.CK(clk__L2_N11));
   DFF_X1 \mem_writedata_out_reg[1]  (.Q(mem_writedata_out[1]),
	.D(N112),
	.CK(clk__L2_N12));
   DFF_X1 \mem_writedata_out_reg[0]  (.Q(mem_writedata_out[0]),
	.D(N111),
	.CK(clk__L2_N12));
   AND2_X1 U18 (.ZN(N78),
	.A2(n147),
	.A1(takeBranch_in));
   INV_X2 U19 (.ZN(n147),
	.A(rst));
   AND2_X1 U20 (.ZN(N111),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[0]));
   AND2_X1 U21 (.ZN(N112),
	.A2(n147),
	.A1(mem_writedata_in[1]));
   AND2_X1 U22 (.ZN(N113),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[2]));
   AND2_X1 U23 (.ZN(N114),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[3]));
   AND2_X1 U24 (.ZN(N115),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[4]));
   AND2_X1 U25 (.ZN(N116),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[5]));
   AND2_X1 U26 (.ZN(N117),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[6]));
   AND2_X1 U27 (.ZN(N118),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[7]));
   AND2_X1 U28 (.ZN(N119),
	.A2(n147),
	.A1(mem_writedata_in[8]));
   AND2_X1 U29 (.ZN(N120),
	.A2(n147),
	.A1(mem_writedata_in[9]));
   AND2_X1 U30 (.ZN(N121),
	.A2(n147),
	.A1(mem_writedata_in[10]));
   AND2_X1 U31 (.ZN(N122),
	.A2(n147),
	.A1(mem_writedata_in[11]));
   AND2_X1 U32 (.ZN(N123),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[12]));
   AND2_X1 U33 (.ZN(N124),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[13]));
   AND2_X1 U34 (.ZN(N125),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[14]));
   AND2_X1 U35 (.ZN(N126),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[15]));
   AND2_X1 U36 (.ZN(N127),
	.A2(n147),
	.A1(mem_writedata_in[16]));
   AND2_X1 U37 (.ZN(N128),
	.A2(n147),
	.A1(mem_writedata_in[17]));
   AND2_X1 U38 (.ZN(N129),
	.A2(n147),
	.A1(mem_writedata_in[18]));
   AND2_X1 U39 (.ZN(N130),
	.A2(FE_OFN4_n147),
	.A1(mem_writedata_in[19]));
   AND2_X1 U40 (.ZN(N131),
	.A2(n147),
	.A1(mem_writedata_in[20]));
   AND2_X1 U41 (.ZN(N132),
	.A2(n147),
	.A1(mem_writedata_in[21]));
   AND2_X1 U42 (.ZN(N133),
	.A2(n147),
	.A1(mem_writedata_in[22]));
   AND2_X1 U43 (.ZN(N134),
	.A2(n147),
	.A1(mem_writedata_in[23]));
   AND2_X1 U44 (.ZN(N135),
	.A2(n147),
	.A1(mem_writedata_in[24]));
   AND2_X1 U45 (.ZN(N136),
	.A2(n147),
	.A1(mem_writedata_in[25]));
   AND2_X1 U46 (.ZN(N137),
	.A2(n147),
	.A1(mem_writedata_in[26]));
   AND2_X1 U47 (.ZN(N138),
	.A2(n147),
	.A1(mem_writedata_in[27]));
   AND2_X1 U48 (.ZN(N139),
	.A2(n147),
	.A1(mem_writedata_in[28]));
   AND2_X1 U49 (.ZN(N140),
	.A2(n147),
	.A1(mem_writedata_in[29]));
   AND2_X1 U50 (.ZN(N141),
	.A2(n147),
	.A1(mem_writedata_in[30]));
   AND2_X1 U51 (.ZN(N142),
	.A2(n147),
	.A1(mem_writedata_in[31]));
   AND2_X1 U52 (.ZN(N79),
	.A2(n147),
	.A1(mem_addr_in[0]));
   AND2_X1 U53 (.ZN(N80),
	.A2(n147),
	.A1(mem_addr_in[1]));
   AND2_X1 U54 (.ZN(N81),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[2]));
   AND2_X1 U55 (.ZN(N82),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[3]));
   AND2_X1 U56 (.ZN(N83),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[4]));
   AND2_X1 U57 (.ZN(N84),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[5]));
   AND2_X1 U58 (.ZN(N85),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[6]));
   AND2_X1 U59 (.ZN(N86),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[7]));
   AND2_X1 U60 (.ZN(N87),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[8]));
   AND2_X1 U61 (.ZN(N100),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[21]));
   AND2_X1 U62 (.ZN(N101),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[22]));
   AND2_X1 U63 (.ZN(N102),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[23]));
   AND2_X1 U64 (.ZN(N103),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[24]));
   AND2_X1 U65 (.ZN(N104),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[25]));
   AND2_X1 U66 (.ZN(N105),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[26]));
   AND2_X1 U67 (.ZN(N106),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[27]));
   AND2_X1 U68 (.ZN(N107),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[28]));
   AND2_X1 U69 (.ZN(N108),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[29]));
   AND2_X1 U70 (.ZN(N109),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[30]));
   AND2_X1 U71 (.ZN(N110),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[31]));
   AND2_X1 U72 (.ZN(N46),
	.A2(n147),
	.A1(toPC2_in[0]));
   AND2_X1 U73 (.ZN(N47),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[1]));
   AND2_X1 U74 (.ZN(N48),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[2]));
   AND2_X1 U75 (.ZN(N49),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[3]));
   AND2_X1 U76 (.ZN(N50),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[4]));
   AND2_X1 U77 (.ZN(N51),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[5]));
   AND2_X1 U78 (.ZN(N52),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[6]));
   AND2_X1 U79 (.ZN(N53),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[7]));
   AND2_X1 U80 (.ZN(N54),
	.A2(n147),
	.A1(toPC2_in[8]));
   AND2_X1 U81 (.ZN(N55),
	.A2(n147),
	.A1(toPC2_in[9]));
   AND2_X1 U82 (.ZN(N56),
	.A2(n147),
	.A1(toPC2_in[10]));
   AND2_X1 U83 (.ZN(N57),
	.A2(n147),
	.A1(toPC2_in[11]));
   AND2_X1 U84 (.ZN(N58),
	.A2(n147),
	.A1(toPC2_in[12]));
   AND2_X1 U85 (.ZN(N59),
	.A2(n147),
	.A1(toPC2_in[13]));
   AND2_X1 U86 (.ZN(N60),
	.A2(n147),
	.A1(toPC2_in[14]));
   AND2_X1 U87 (.ZN(N61),
	.A2(n147),
	.A1(toPC2_in[15]));
   AND2_X1 U88 (.ZN(N62),
	.A2(n147),
	.A1(toPC2_in[16]));
   AND2_X1 U89 (.ZN(N63),
	.A2(n147),
	.A1(toPC2_in[17]));
   AND2_X1 U90 (.ZN(N64),
	.A2(n147),
	.A1(toPC2_in[18]));
   AND2_X1 U91 (.ZN(N65),
	.A2(n147),
	.A1(toPC2_in[19]));
   AND2_X1 U92 (.ZN(N66),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[20]));
   AND2_X1 U93 (.ZN(N67),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[21]));
   AND2_X1 U94 (.ZN(N68),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[22]));
   AND2_X1 U95 (.ZN(N69),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[23]));
   AND2_X1 U96 (.ZN(N70),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[24]));
   AND2_X1 U97 (.ZN(N71),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[25]));
   AND2_X1 U98 (.ZN(N72),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[26]));
   AND2_X1 U99 (.ZN(N73),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[27]));
   AND2_X1 U100 (.ZN(N74),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[28]));
   AND2_X1 U101 (.ZN(N75),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[29]));
   AND2_X1 U102 (.ZN(N76),
	.A2(FE_OFN4_n147),
	.A1(toPC2_in[30]));
   AND2_X1 U103 (.ZN(N77),
	.A2(FE_OFN5_n147),
	.A1(toPC2_in[31]));
   AND2_X1 U104 (.ZN(N14),
	.A2(n147),
	.A1(toPC1_in[0]));
   AND2_X1 U105 (.ZN(N15),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[1]));
   AND2_X1 U106 (.ZN(N16),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[2]));
   AND2_X1 U107 (.ZN(N17),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[3]));
   AND2_X1 U108 (.ZN(N18),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[4]));
   AND2_X1 U109 (.ZN(N19),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[5]));
   AND2_X1 U110 (.ZN(N20),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[6]));
   AND2_X1 U111 (.ZN(N21),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[7]));
   AND2_X1 U112 (.ZN(N22),
	.A2(n147),
	.A1(toPC1_in[8]));
   AND2_X1 U113 (.ZN(N23),
	.A2(n147),
	.A1(toPC1_in[9]));
   AND2_X1 U114 (.ZN(N24),
	.A2(n147),
	.A1(toPC1_in[10]));
   AND2_X1 U115 (.ZN(N25),
	.A2(n147),
	.A1(toPC1_in[11]));
   AND2_X1 U116 (.ZN(N26),
	.A2(n147),
	.A1(toPC1_in[12]));
   AND2_X1 U117 (.ZN(N27),
	.A2(n147),
	.A1(toPC1_in[13]));
   AND2_X1 U118 (.ZN(N28),
	.A2(n147),
	.A1(toPC1_in[14]));
   AND2_X1 U119 (.ZN(N29),
	.A2(n147),
	.A1(toPC1_in[15]));
   AND2_X1 U120 (.ZN(N30),
	.A2(n147),
	.A1(toPC1_in[16]));
   AND2_X1 U121 (.ZN(N31),
	.A2(n147),
	.A1(toPC1_in[17]));
   AND2_X1 U122 (.ZN(N32),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[18]));
   AND2_X1 U123 (.ZN(N33),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[19]));
   AND2_X1 U124 (.ZN(N34),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[20]));
   AND2_X1 U125 (.ZN(N35),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[21]));
   AND2_X1 U126 (.ZN(N36),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[22]));
   AND2_X1 U127 (.ZN(N37),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[23]));
   AND2_X1 U128 (.ZN(N38),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[24]));
   AND2_X1 U129 (.ZN(N39),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[25]));
   AND2_X1 U130 (.ZN(N40),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[26]));
   AND2_X1 U131 (.ZN(N41),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[27]));
   AND2_X1 U132 (.ZN(N42),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[28]));
   AND2_X1 U133 (.ZN(N43),
	.A2(FE_OFN5_n147),
	.A1(toPC1_in[29]));
   AND2_X1 U134 (.ZN(N44),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[30]));
   AND2_X1 U135 (.ZN(N45),
	.A2(FE_OFN4_n147),
	.A1(toPC1_in[31]));
   AND2_X1 U136 (.ZN(N3),
	.A2(n147),
	.A1(controls_in[0]));
   AND2_X1 U137 (.ZN(N4),
	.A2(n147),
	.A1(controls_in[1]));
   AND2_X1 U138 (.ZN(N5),
	.A2(n147),
	.A1(controls_in[2]));
   AND2_X1 U139 (.ZN(N6),
	.A2(n147),
	.A1(controls_in[3]));
   AND2_X1 U140 (.ZN(N7),
	.A2(n147),
	.A1(controls_in[4]));
   AND2_X1 U141 (.ZN(N8),
	.A2(n147),
	.A1(controls_in[5]));
   AND2_X1 U142 (.ZN(N10),
	.A2(n147),
	.A1(controls_in[7]));
   AND2_X1 U143 (.ZN(N11),
	.A2(n147),
	.A1(controls_in[8]));
   AND2_X1 U144 (.ZN(N12),
	.A2(n147),
	.A1(controls_in[9]));
   AND2_X1 U145 (.ZN(N13),
	.A2(n147),
	.A1(controls_in[10]));
   AND2_X1 U146 (.ZN(N143),
	.A2(n147),
	.A1(regfile_addr_in[0]));
   AND2_X1 U147 (.ZN(N144),
	.A2(n147),
	.A1(regfile_addr_in[1]));
   AND2_X1 U148 (.ZN(N145),
	.A2(n147),
	.A1(regfile_addr_in[2]));
   AND2_X1 U149 (.ZN(N146),
	.A2(n147),
	.A1(regfile_addr_in[3]));
   AND2_X1 U150 (.ZN(N147),
	.A2(n147),
	.A1(regfile_addr_in[4]));
   AND2_X1 U151 (.ZN(N88),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[9]));
   AND2_X1 U152 (.ZN(N89),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[10]));
   AND2_X1 U153 (.ZN(N90),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[11]));
   AND2_X1 U154 (.ZN(N91),
	.A2(n147),
	.A1(mem_addr_in[12]));
   AND2_X1 U155 (.ZN(N92),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[13]));
   AND2_X1 U156 (.ZN(N93),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[14]));
   AND2_X1 U157 (.ZN(N94),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[15]));
   AND2_X1 U158 (.ZN(N95),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[16]));
   AND2_X1 U159 (.ZN(N96),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[17]));
   AND2_X1 U160 (.ZN(N97),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[18]));
   AND2_X1 U161 (.ZN(N98),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[19]));
   AND2_X1 U162 (.ZN(N9),
	.A2(n147),
	.A1(controls_in[6]));
   AND2_X1 U163 (.ZN(N99),
	.A2(FE_OFN4_n147),
	.A1(mem_addr_in[20]));
endmodule

module execute (
	clk, 
	rst, 
	controls_in, 
	ext25_0, 
	nextPC, 
	op_A, 
	op_B, 
	ext15_0, 
	inst15_0, 
	rt_inst, 
	rd_inst, 
	rs_inst, 
	unaligned, 
	forw_dataWB, 
	forw_dataMEM, 
	RFaddr_WB, 
	RFaddr_MEM, 
	regwriteWB, 
	regwriteMEM, 
	controls_out, 
	toPC1, 
	toPC2, 
	branchTaken, 
	addrMem, 
	writeData, 
	addrRF, 
	IDEX_rt, 
	IDEX_memread);
   input clk;
   input rst;
   input [21:0] controls_in;
   input [31:0] ext25_0;
   input [31:0] nextPC;
   input [31:0] op_A;
   input [31:0] op_B;
   input [31:0] ext15_0;
   input [15:0] inst15_0;
   input [4:0] rt_inst;
   input [4:0] rd_inst;
   input [4:0] rs_inst;
   input unaligned;
   input [31:0] forw_dataWB;
   input [31:0] forw_dataMEM;
   input [4:0] RFaddr_WB;
   input [4:0] RFaddr_MEM;
   input regwriteWB;
   input regwriteMEM;
   output [10:0] controls_out;
   output [31:0] toPC1;
   output [31:0] toPC2;
   output branchTaken;
   output [31:0] addrMem;
   output [31:0] writeData;
   output [4:0] addrRF;
   output [4:0] IDEX_rt;
   output [3:0] IDEX_memread;

   // Internal wires
   wire FE_UNCONNECTED_0;
   wire controls_in_20;
   wire controls_in_19;
   wire controls_in_17;
   wire controls_in_16;
   wire controls_in_15;
   wire controls_in_14;
   wire \controls_in[21] ;
   wire \controls_in[18] ;
   wire \controls_in[13] ;
   wire \controls_in[12] ;
   wire \controls_in[11] ;
   wire \controls_in[10] ;
   wire \controls_in[9] ;
   wire \controls_in[8] ;
   wire \controls_in[7] ;
   wire \controls_in[6] ;
   wire \controls_in[5] ;
   wire zero_i;
   wire \resAdd1_i[9] ;
   wire \resAdd1_i[8] ;
   wire \resAdd1_i[7] ;
   wire \resAdd1_i[6] ;
   wire \resAdd1_i[5] ;
   wire \resAdd1_i[4] ;
   wire \resAdd1_i[3] ;
   wire \resAdd1_i[31] ;
   wire \resAdd1_i[30] ;
   wire \resAdd1_i[2] ;
   wire \resAdd1_i[29] ;
   wire \resAdd1_i[28] ;
   wire \resAdd1_i[27] ;
   wire \resAdd1_i[26] ;
   wire \resAdd1_i[25] ;
   wire \resAdd1_i[24] ;
   wire \resAdd1_i[23] ;
   wire \resAdd1_i[22] ;
   wire \resAdd1_i[21] ;
   wire \resAdd1_i[20] ;
   wire \resAdd1_i[1] ;
   wire \resAdd1_i[19] ;
   wire \resAdd1_i[18] ;
   wire \resAdd1_i[17] ;
   wire \resAdd1_i[16] ;
   wire \resAdd1_i[15] ;
   wire \resAdd1_i[14] ;
   wire \resAdd1_i[13] ;
   wire \resAdd1_i[12] ;
   wire \resAdd1_i[11] ;
   wire \resAdd1_i[10] ;
   wire \resAdd1_i[0] ;
   wire \link_value_i[9] ;
   wire \link_value_i[8] ;
   wire \link_value_i[7] ;
   wire \link_value_i[6] ;
   wire \link_value_i[5] ;
   wire \link_value_i[4] ;
   wire \link_value_i[3] ;
   wire \link_value_i[31] ;
   wire \link_value_i[30] ;
   wire \link_value_i[2] ;
   wire \link_value_i[29] ;
   wire \link_value_i[28] ;
   wire \link_value_i[27] ;
   wire \link_value_i[26] ;
   wire \link_value_i[25] ;
   wire \link_value_i[24] ;
   wire \link_value_i[23] ;
   wire \link_value_i[22] ;
   wire \link_value_i[21] ;
   wire \link_value_i[20] ;
   wire \link_value_i[1] ;
   wire \link_value_i[19] ;
   wire \link_value_i[18] ;
   wire \link_value_i[17] ;
   wire \link_value_i[16] ;
   wire \link_value_i[15] ;
   wire \link_value_i[14] ;
   wire \link_value_i[13] ;
   wire \link_value_i[12] ;
   wire \link_value_i[11] ;
   wire \link_value_i[10] ;
   wire \link_value_i[0] ;
   wire \link2lhi_wire_i[9] ;
   wire \link2lhi_wire_i[8] ;
   wire \link2lhi_wire_i[7] ;
   wire \link2lhi_wire_i[6] ;
   wire \link2lhi_wire_i[5] ;
   wire \link2lhi_wire_i[4] ;
   wire \link2lhi_wire_i[3] ;
   wire \link2lhi_wire_i[31] ;
   wire \link2lhi_wire_i[30] ;
   wire \link2lhi_wire_i[2] ;
   wire \link2lhi_wire_i[29] ;
   wire \link2lhi_wire_i[28] ;
   wire \link2lhi_wire_i[27] ;
   wire \link2lhi_wire_i[26] ;
   wire \link2lhi_wire_i[25] ;
   wire \link2lhi_wire_i[24] ;
   wire \link2lhi_wire_i[23] ;
   wire \link2lhi_wire_i[22] ;
   wire \link2lhi_wire_i[21] ;
   wire \link2lhi_wire_i[20] ;
   wire \link2lhi_wire_i[1] ;
   wire \link2lhi_wire_i[19] ;
   wire \link2lhi_wire_i[18] ;
   wire \link2lhi_wire_i[17] ;
   wire \link2lhi_wire_i[16] ;
   wire \link2lhi_wire_i[15] ;
   wire \link2lhi_wire_i[14] ;
   wire \link2lhi_wire_i[13] ;
   wire \link2lhi_wire_i[12] ;
   wire \link2lhi_wire_i[11] ;
   wire \link2lhi_wire_i[10] ;
   wire \link2lhi_wire_i[0] ;
   wire \lhi2mov_wire_i[9] ;
   wire \lhi2mov_wire_i[8] ;
   wire \lhi2mov_wire_i[7] ;
   wire \lhi2mov_wire_i[6] ;
   wire \lhi2mov_wire_i[5] ;
   wire \lhi2mov_wire_i[4] ;
   wire \lhi2mov_wire_i[3] ;
   wire \lhi2mov_wire_i[31] ;
   wire \lhi2mov_wire_i[30] ;
   wire \lhi2mov_wire_i[2] ;
   wire \lhi2mov_wire_i[29] ;
   wire \lhi2mov_wire_i[28] ;
   wire \lhi2mov_wire_i[27] ;
   wire \lhi2mov_wire_i[26] ;
   wire \lhi2mov_wire_i[25] ;
   wire \lhi2mov_wire_i[24] ;
   wire \lhi2mov_wire_i[23] ;
   wire \lhi2mov_wire_i[22] ;
   wire \lhi2mov_wire_i[21] ;
   wire \lhi2mov_wire_i[20] ;
   wire \lhi2mov_wire_i[1] ;
   wire \lhi2mov_wire_i[19] ;
   wire \lhi2mov_wire_i[18] ;
   wire \lhi2mov_wire_i[17] ;
   wire \lhi2mov_wire_i[16] ;
   wire \lhi2mov_wire_i[15] ;
   wire \lhi2mov_wire_i[14] ;
   wire \lhi2mov_wire_i[13] ;
   wire \lhi2mov_wire_i[12] ;
   wire \lhi2mov_wire_i[11] ;
   wire \lhi2mov_wire_i[10] ;
   wire \lhi2mov_wire_i[0] ;
   wire [31:0] A_inALU_i;
   wire [31:0] res_outALU_i;
   wire [31:0] lhi_value_i;
   wire [31:0] psw_status_i;
   wire [31:0] B_inALU_i;
   wire [1:0] forwardA_i;
   wire [1:0] forwardB_i;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;
   wire SYNOPSYS_UNCONNECTED__4;
   wire SYNOPSYS_UNCONNECTED__5;
   wire SYNOPSYS_UNCONNECTED__6;
   wire SYNOPSYS_UNCONNECTED__7;
   wire SYNOPSYS_UNCONNECTED__8;
   wire SYNOPSYS_UNCONNECTED__9;
   wire SYNOPSYS_UNCONNECTED__10;
   wire SYNOPSYS_UNCONNECTED__11;
   wire SYNOPSYS_UNCONNECTED__12;
   wire SYNOPSYS_UNCONNECTED__13;
   wire SYNOPSYS_UNCONNECTED__14;
   wire SYNOPSYS_UNCONNECTED__15;
   wire SYNOPSYS_UNCONNECTED__16;
   wire SYNOPSYS_UNCONNECTED__17;
   wire SYNOPSYS_UNCONNECTED__18;
   wire SYNOPSYS_UNCONNECTED__19;
   wire SYNOPSYS_UNCONNECTED__20;
   wire SYNOPSYS_UNCONNECTED__21;
   wire SYNOPSYS_UNCONNECTED__22;
   wire SYNOPSYS_UNCONNECTED__23;
   wire SYNOPSYS_UNCONNECTED__24;
   wire SYNOPSYS_UNCONNECTED__25;
   wire SYNOPSYS_UNCONNECTED__26;
   wire SYNOPSYS_UNCONNECTED__27;
   wire SYNOPSYS_UNCONNECTED__28;
   wire SYNOPSYS_UNCONNECTED__29;
   wire SYNOPSYS_UNCONNECTED__30;
   wire SYNOPSYS_UNCONNECTED__31;
   wire SYNOPSYS_UNCONNECTED__32;
   wire SYNOPSYS_UNCONNECTED__33;
   wire SYNOPSYS_UNCONNECTED__34;
   wire SYNOPSYS_UNCONNECTED__35;
   wire SYNOPSYS_UNCONNECTED__36;
   wire SYNOPSYS_UNCONNECTED__37;
   wire SYNOPSYS_UNCONNECTED__38;
   wire SYNOPSYS_UNCONNECTED__39;
   wire SYNOPSYS_UNCONNECTED__40;
   wire SYNOPSYS_UNCONNECTED__41;
   wire SYNOPSYS_UNCONNECTED__42;
   wire SYNOPSYS_UNCONNECTED__43;
   wire SYNOPSYS_UNCONNECTED__44;
   wire SYNOPSYS_UNCONNECTED__45;

   assign controls_in_20 = controls_in[20] ;
   assign controls_in_19 = controls_in[19] ;
   assign controls_in_17 = controls_in[17] ;
   assign controls_in_16 = controls_in[16] ;
   assign controls_in_15 = controls_in[15] ;
   assign controls_in_14 = controls_in[14] ;
   assign controls_out[10] = \controls_in[21]  ;
   assign \controls_in[21]  = controls_in[21] ;
   assign controls_out[9] = \controls_in[18]  ;
   assign \controls_in[18]  = controls_in[18] ;
   assign controls_out[8] = \controls_in[13]  ;
   assign \controls_in[13]  = controls_in[13] ;
   assign controls_out[7] = \controls_in[12]  ;
   assign \controls_in[12]  = controls_in[12] ;
   assign controls_out[6] = \controls_in[11]  ;
   assign IDEX_memread[3] = \controls_in[11]  ;
   assign \controls_in[11]  = controls_in[11] ;
   assign controls_out[5] = \controls_in[10]  ;
   assign IDEX_memread[2] = \controls_in[10]  ;
   assign \controls_in[10]  = controls_in[10] ;
   assign controls_out[4] = \controls_in[9]  ;
   assign IDEX_memread[1] = \controls_in[9]  ;
   assign \controls_in[9]  = controls_in[9] ;
   assign controls_out[3] = \controls_in[8]  ;
   assign IDEX_memread[0] = \controls_in[8]  ;
   assign \controls_in[8]  = controls_in[8] ;
   assign controls_out[2] = \controls_in[7]  ;
   assign \controls_in[7]  = controls_in[7] ;
   assign controls_out[1] = \controls_in[6]  ;
   assign \controls_in[6]  = controls_in[6] ;
   assign controls_out[0] = \controls_in[5]  ;
   assign \controls_in[5]  = controls_in[5] ;
   assign IDEX_rt[4] = rt_inst[4] ;
   assign IDEX_rt[3] = rt_inst[3] ;
   assign IDEX_rt[2] = rt_inst[2] ;
   assign IDEX_rt[1] = rt_inst[1] ;
   assign IDEX_rt[0] = rt_inst[0] ;

   adder_0 adder1 (.a(ext25_0),
	.b(nextPC),
	.res({ \resAdd1_i[31] ,
		\resAdd1_i[30] ,
		\resAdd1_i[29] ,
		\resAdd1_i[28] ,
		\resAdd1_i[27] ,
		\resAdd1_i[26] ,
		\resAdd1_i[25] ,
		\resAdd1_i[24] ,
		\resAdd1_i[23] ,
		\resAdd1_i[22] ,
		\resAdd1_i[21] ,
		\resAdd1_i[20] ,
		\resAdd1_i[19] ,
		\resAdd1_i[18] ,
		\resAdd1_i[17] ,
		\resAdd1_i[16] ,
		\resAdd1_i[15] ,
		\resAdd1_i[14] ,
		\resAdd1_i[13] ,
		\resAdd1_i[12] ,
		\resAdd1_i[11] ,
		\resAdd1_i[10] ,
		\resAdd1_i[9] ,
		\resAdd1_i[8] ,
		\resAdd1_i[7] ,
		\resAdd1_i[6] ,
		\resAdd1_i[5] ,
		\resAdd1_i[4] ,
		\resAdd1_i[3] ,
		\resAdd1_i[2] ,
		\resAdd1_i[1] ,
		\resAdd1_i[0]  }));
   adder_2 adder2 (.a(nextPC),
	.b(ext15_0),
	.res(toPC2));
   adder_1 plus4_adder (.a(nextPC),
	.b({ 1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b1,
		1'b0,
		1'b0 }),
	.res({ \link_value_i[31] ,
		\link_value_i[30] ,
		\link_value_i[29] ,
		\link_value_i[28] ,
		\link_value_i[27] ,
		\link_value_i[26] ,
		\link_value_i[25] ,
		\link_value_i[24] ,
		\link_value_i[23] ,
		\link_value_i[22] ,
		\link_value_i[21] ,
		\link_value_i[20] ,
		\link_value_i[19] ,
		\link_value_i[18] ,
		\link_value_i[17] ,
		\link_value_i[16] ,
		\link_value_i[15] ,
		\link_value_i[14] ,
		\link_value_i[13] ,
		\link_value_i[12] ,
		\link_value_i[11] ,
		\link_value_i[10] ,
		\link_value_i[9] ,
		\link_value_i[8] ,
		\link_value_i[7] ,
		\link_value_i[6] ,
		\link_value_i[5] ,
		\link_value_i[4] ,
		\link_value_i[3] ,
		\link_value_i[2] ,
		\link_value_i[1] ,
		\link_value_i[0]  }));
   mux21_NBIT32_0 jreg_mux21 (.A(A_inALU_i),
	.B({ \resAdd1_i[31] ,
		\resAdd1_i[30] ,
		\resAdd1_i[29] ,
		\resAdd1_i[28] ,
		\resAdd1_i[27] ,
		\resAdd1_i[26] ,
		\resAdd1_i[25] ,
		\resAdd1_i[24] ,
		\resAdd1_i[23] ,
		\resAdd1_i[22] ,
		\resAdd1_i[21] ,
		\resAdd1_i[20] ,
		\resAdd1_i[19] ,
		\resAdd1_i[18] ,
		\resAdd1_i[17] ,
		\resAdd1_i[16] ,
		\resAdd1_i[15] ,
		\resAdd1_i[14] ,
		\resAdd1_i[13] ,
		\resAdd1_i[12] ,
		\resAdd1_i[11] ,
		\resAdd1_i[10] ,
		\resAdd1_i[9] ,
		\resAdd1_i[8] ,
		\resAdd1_i[7] ,
		\resAdd1_i[6] ,
		\resAdd1_i[5] ,
		\resAdd1_i[4] ,
		\resAdd1_i[3] ,
		\resAdd1_i[2] ,
		\resAdd1_i[1] ,
		\resAdd1_i[0]  }),
	.S(controls_in_20),
	.Y(toPC1));
   mux21_NBIT32_5 link_mux21 (.A({ \link_value_i[31] ,
		\link_value_i[30] ,
		\link_value_i[29] ,
		\link_value_i[28] ,
		\link_value_i[27] ,
		\link_value_i[26] ,
		\link_value_i[25] ,
		\link_value_i[24] ,
		\link_value_i[23] ,
		\link_value_i[22] ,
		\link_value_i[21] ,
		\link_value_i[20] ,
		\link_value_i[19] ,
		\link_value_i[18] ,
		\link_value_i[17] ,
		\link_value_i[16] ,
		\link_value_i[15] ,
		\link_value_i[14] ,
		\link_value_i[13] ,
		\link_value_i[12] ,
		\link_value_i[11] ,
		\link_value_i[10] ,
		\link_value_i[9] ,
		\link_value_i[8] ,
		\link_value_i[7] ,
		\link_value_i[6] ,
		\link_value_i[5] ,
		\link_value_i[4] ,
		\link_value_i[3] ,
		\link_value_i[2] ,
		\link_value_i[1] ,
		\link_value_i[0]  }),
	.B(res_outALU_i),
	.S(\controls_in[18] ),
	.Y({ \link2lhi_wire_i[31] ,
		\link2lhi_wire_i[30] ,
		\link2lhi_wire_i[29] ,
		\link2lhi_wire_i[28] ,
		\link2lhi_wire_i[27] ,
		\link2lhi_wire_i[26] ,
		\link2lhi_wire_i[25] ,
		\link2lhi_wire_i[24] ,
		\link2lhi_wire_i[23] ,
		\link2lhi_wire_i[22] ,
		\link2lhi_wire_i[21] ,
		\link2lhi_wire_i[20] ,
		\link2lhi_wire_i[19] ,
		\link2lhi_wire_i[18] ,
		\link2lhi_wire_i[17] ,
		\link2lhi_wire_i[16] ,
		\link2lhi_wire_i[15] ,
		\link2lhi_wire_i[14] ,
		\link2lhi_wire_i[13] ,
		\link2lhi_wire_i[12] ,
		\link2lhi_wire_i[11] ,
		\link2lhi_wire_i[10] ,
		\link2lhi_wire_i[9] ,
		\link2lhi_wire_i[8] ,
		\link2lhi_wire_i[7] ,
		\link2lhi_wire_i[6] ,
		\link2lhi_wire_i[5] ,
		\link2lhi_wire_i[4] ,
		\link2lhi_wire_i[3] ,
		\link2lhi_wire_i[2] ,
		\link2lhi_wire_i[1] ,
		\link2lhi_wire_i[0]  }));
   mux21_NBIT32_4 lhi_mux21 (.A({ lhi_value_i[31],
		lhi_value_i[30],
		lhi_value_i[29],
		lhi_value_i[28],
		lhi_value_i[27],
		lhi_value_i[26],
		lhi_value_i[25],
		lhi_value_i[24],
		lhi_value_i[23],
		lhi_value_i[22],
		lhi_value_i[21],
		lhi_value_i[20],
		lhi_value_i[19],
		lhi_value_i[18],
		lhi_value_i[17],
		lhi_value_i[16],
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0 }),
	.B({ \link2lhi_wire_i[31] ,
		\link2lhi_wire_i[30] ,
		\link2lhi_wire_i[29] ,
		\link2lhi_wire_i[28] ,
		\link2lhi_wire_i[27] ,
		\link2lhi_wire_i[26] ,
		\link2lhi_wire_i[25] ,
		\link2lhi_wire_i[24] ,
		\link2lhi_wire_i[23] ,
		\link2lhi_wire_i[22] ,
		\link2lhi_wire_i[21] ,
		\link2lhi_wire_i[20] ,
		\link2lhi_wire_i[19] ,
		\link2lhi_wire_i[18] ,
		\link2lhi_wire_i[17] ,
		\link2lhi_wire_i[16] ,
		\link2lhi_wire_i[15] ,
		\link2lhi_wire_i[14] ,
		\link2lhi_wire_i[13] ,
		\link2lhi_wire_i[12] ,
		\link2lhi_wire_i[11] ,
		\link2lhi_wire_i[10] ,
		\link2lhi_wire_i[9] ,
		\link2lhi_wire_i[8] ,
		\link2lhi_wire_i[7] ,
		\link2lhi_wire_i[6] ,
		\link2lhi_wire_i[5] ,
		\link2lhi_wire_i[4] ,
		\link2lhi_wire_i[3] ,
		\link2lhi_wire_i[2] ,
		\link2lhi_wire_i[1] ,
		\link2lhi_wire_i[0]  }),
	.S(controls_in_17),
	.Y({ \lhi2mov_wire_i[31] ,
		\lhi2mov_wire_i[30] ,
		\lhi2mov_wire_i[29] ,
		\lhi2mov_wire_i[28] ,
		\lhi2mov_wire_i[27] ,
		\lhi2mov_wire_i[26] ,
		\lhi2mov_wire_i[25] ,
		\lhi2mov_wire_i[24] ,
		\lhi2mov_wire_i[23] ,
		\lhi2mov_wire_i[22] ,
		\lhi2mov_wire_i[21] ,
		\lhi2mov_wire_i[20] ,
		\lhi2mov_wire_i[19] ,
		\lhi2mov_wire_i[18] ,
		\lhi2mov_wire_i[17] ,
		\lhi2mov_wire_i[16] ,
		\lhi2mov_wire_i[15] ,
		\lhi2mov_wire_i[14] ,
		\lhi2mov_wire_i[13] ,
		\lhi2mov_wire_i[12] ,
		\lhi2mov_wire_i[11] ,
		\lhi2mov_wire_i[10] ,
		\lhi2mov_wire_i[9] ,
		\lhi2mov_wire_i[8] ,
		\lhi2mov_wire_i[7] ,
		\lhi2mov_wire_i[6] ,
		\lhi2mov_wire_i[5] ,
		\lhi2mov_wire_i[4] ,
		\lhi2mov_wire_i[3] ,
		\lhi2mov_wire_i[2] ,
		\lhi2mov_wire_i[1] ,
		\lhi2mov_wire_i[0]  }));
   mux21_NBIT5_0 regaddr_mux21 (.A(rd_inst),
	.B(rt_inst),
	.S(controls_in_16),
	.Y(addrRF));
   mux21_NBIT32_3 movs2i_mux21 (.A({ 1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		1'b0,
		psw_status_i[1],
		psw_status_i[0] }),
	.B({ \lhi2mov_wire_i[31] ,
		\lhi2mov_wire_i[30] ,
		\lhi2mov_wire_i[29] ,
		\lhi2mov_wire_i[28] ,
		\lhi2mov_wire_i[27] ,
		\lhi2mov_wire_i[26] ,
		\lhi2mov_wire_i[25] ,
		\lhi2mov_wire_i[24] ,
		\lhi2mov_wire_i[23] ,
		\lhi2mov_wire_i[22] ,
		\lhi2mov_wire_i[21] ,
		\lhi2mov_wire_i[20] ,
		\lhi2mov_wire_i[19] ,
		\lhi2mov_wire_i[18] ,
		\lhi2mov_wire_i[17] ,
		\lhi2mov_wire_i[16] ,
		\lhi2mov_wire_i[15] ,
		\lhi2mov_wire_i[14] ,
		\lhi2mov_wire_i[13] ,
		\lhi2mov_wire_i[12] ,
		\lhi2mov_wire_i[11] ,
		\lhi2mov_wire_i[10] ,
		\lhi2mov_wire_i[9] ,
		\lhi2mov_wire_i[8] ,
		\lhi2mov_wire_i[7] ,
		\lhi2mov_wire_i[6] ,
		\lhi2mov_wire_i[5] ,
		\lhi2mov_wire_i[4] ,
		\lhi2mov_wire_i[3] ,
		\lhi2mov_wire_i[2] ,
		\lhi2mov_wire_i[1] ,
		\lhi2mov_wire_i[0]  }),
	.S(controls_in_15),
	.Y(addrMem));
   mux21_NBIT32_2 alusrc_mux21 (.A(ext15_0),
	.B(writeData),
	.S(controls_in_14),
	.Y(B_inALU_i));
   mux41_NBIT32_0 oprnd1_mux41 (.a(op_A),
	.b(forw_dataWB),
	.c(forw_dataMEM),
	.s(forwardA_i),
	.y(A_inALU_i));
   mux41_NBIT32_1 oprnd2_mux41 (.a(op_B),
	.b(forw_dataWB),
	.c(forw_dataMEM),
	.s(forwardB_i),
	.y(writeData));
   concat16 concatenate16 (.string16(inst15_0),
	.string32({ lhi_value_i[31],
		lhi_value_i[30],
		lhi_value_i[29],
		lhi_value_i[28],
		lhi_value_i[27],
		lhi_value_i[26],
		lhi_value_i[25],
		lhi_value_i[24],
		lhi_value_i[23],
		lhi_value_i[22],
		lhi_value_i[21],
		lhi_value_i[20],
		lhi_value_i[19],
		lhi_value_i[18],
		lhi_value_i[17],
		lhi_value_i[16],
		SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		SYNOPSYS_UNCONNECTED__4,
		SYNOPSYS_UNCONNECTED__5,
		SYNOPSYS_UNCONNECTED__6,
		SYNOPSYS_UNCONNECTED__7,
		SYNOPSYS_UNCONNECTED__8,
		SYNOPSYS_UNCONNECTED__9,
		SYNOPSYS_UNCONNECTED__10,
		SYNOPSYS_UNCONNECTED__11,
		SYNOPSYS_UNCONNECTED__12,
		SYNOPSYS_UNCONNECTED__13,
		SYNOPSYS_UNCONNECTED__14,
		SYNOPSYS_UNCONNECTED__15 }));
   forward forwarding_unit (.rt_addr_IDEX(rt_inst),
	.rs_addr_IDEX(rs_inst),
	.rd_addr_EXMEM(RFaddr_MEM),
	.rd_addr_MEMWB(RFaddr_WB),
	.regwrite_EXMEM(regwriteMEM),
	.regwrite_MEMWB(regwriteWB),
	.forwardA(forwardA_i),
	.forwardB(forwardB_i));
   branch_circ branch_circuit (.branch_type(controls_in_19),
	.zero(zero_i),
	.branch_taken(branchTaken));
   PSWreg PSW (.rst(rst),
	.clk(clk),
	.unaligned(unaligned),
	.ovf(FE_UNCONNECTED_0),
	.status({ SYNOPSYS_UNCONNECTED__16,
		SYNOPSYS_UNCONNECTED__17,
		SYNOPSYS_UNCONNECTED__18,
		SYNOPSYS_UNCONNECTED__19,
		SYNOPSYS_UNCONNECTED__20,
		SYNOPSYS_UNCONNECTED__21,
		SYNOPSYS_UNCONNECTED__22,
		SYNOPSYS_UNCONNECTED__23,
		SYNOPSYS_UNCONNECTED__24,
		SYNOPSYS_UNCONNECTED__25,
		SYNOPSYS_UNCONNECTED__26,
		SYNOPSYS_UNCONNECTED__27,
		SYNOPSYS_UNCONNECTED__28,
		SYNOPSYS_UNCONNECTED__29,
		SYNOPSYS_UNCONNECTED__30,
		SYNOPSYS_UNCONNECTED__31,
		SYNOPSYS_UNCONNECTED__32,
		SYNOPSYS_UNCONNECTED__33,
		SYNOPSYS_UNCONNECTED__34,
		SYNOPSYS_UNCONNECTED__35,
		SYNOPSYS_UNCONNECTED__36,
		SYNOPSYS_UNCONNECTED__37,
		SYNOPSYS_UNCONNECTED__38,
		SYNOPSYS_UNCONNECTED__39,
		SYNOPSYS_UNCONNECTED__40,
		SYNOPSYS_UNCONNECTED__41,
		SYNOPSYS_UNCONNECTED__42,
		SYNOPSYS_UNCONNECTED__43,
		SYNOPSYS_UNCONNECTED__44,
		SYNOPSYS_UNCONNECTED__45,
		psw_status_i[1],
		psw_status_i[0] }));
   ALU EXALU (.alu_op({ controls_in[4],
		controls_in[3],
		controls_in[2],
		controls_in[1],
		controls_in[0] }),
	.a(A_inALU_i),
	.b(B_inALU_i),
	.ovf(FE_UNCONNECTED_0),
	.zero(zero_i),
	.res(res_outALU_i));
endmodule

module idex_reg (
	cw_to_ex_dec, 
	jump_address_dec, 
	pc_4_dec, 
	read_data_1_dec, 
	read_data_2_dec, 
	immediate_ext_dec, 
	immediate_dec, 
	rt_dec, 
	rd_dec, 
	rs_dec, 
	clk, 
	rst, 
	cw_to_ex, 
	jump_address, 
	pc_4, 
	read_data_1, 
	read_data_2, 
	immediate_ext, 
	immediate, 
	rt, 
	rd, 
	rs, 
	clk__L2_N5, 
	clk__L2_N6, 
	clk__L2_N7, 
	clk__L2_N8, 
	clk__L2_N9);
   input [21:0] cw_to_ex_dec;
   input [31:0] jump_address_dec;
   input [31:0] pc_4_dec;
   input [31:0] read_data_1_dec;
   input [31:0] read_data_2_dec;
   input [31:0] immediate_ext_dec;
   input [15:0] immediate_dec;
   input [4:0] rt_dec;
   input [4:0] rd_dec;
   input [4:0] rs_dec;
   input clk;
   input rst;
   output [21:0] cw_to_ex;
   output [31:0] jump_address;
   output [31:0] pc_4;
   output [31:0] read_data_1;
   output [31:0] read_data_2;
   output [31:0] immediate_ext;
   output [15:0] immediate;
   output [4:0] rt;
   output [4:0] rd;
   output [4:0] rs;
   input clk__L2_N5;
   input clk__L2_N6;
   input clk__L2_N7;
   input clk__L2_N8;
   input clk__L2_N9;

   // Internal wires
   wire FE_OFN0_n215;
   wire N3;
   wire N4;
   wire N5;
   wire N6;
   wire N7;
   wire N8;
   wire N9;
   wire N10;
   wire N11;
   wire N12;
   wire N13;
   wire N14;
   wire N15;
   wire N16;
   wire N17;
   wire N18;
   wire N19;
   wire N20;
   wire N21;
   wire N22;
   wire N23;
   wire N24;
   wire N57;
   wire N58;
   wire N59;
   wire N60;
   wire N61;
   wire N62;
   wire N63;
   wire N64;
   wire N65;
   wire N66;
   wire N67;
   wire N68;
   wire N69;
   wire N70;
   wire N71;
   wire N72;
   wire N73;
   wire N74;
   wire N75;
   wire N76;
   wire N77;
   wire N78;
   wire N79;
   wire N80;
   wire N81;
   wire N82;
   wire N83;
   wire N84;
   wire N85;
   wire N86;
   wire N87;
   wire N88;
   wire N185;
   wire N186;
   wire N187;
   wire N188;
   wire N189;
   wire N190;
   wire N191;
   wire N192;
   wire N193;
   wire N194;
   wire N195;
   wire N196;
   wire N197;
   wire N198;
   wire N199;
   wire N200;
   wire N201;
   wire N202;
   wire N203;
   wire N204;
   wire N205;
   wire n215;

   CLKBUF_X1 FE_OFC0_n215 (.Z(FE_OFN0_n215),
	.A(n215));
   DFF_X1 \cw_to_ex_reg[21]  (.Q(cw_to_ex[21]),
	.D(N24),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[20]  (.Q(cw_to_ex[20]),
	.D(N23),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[19]  (.Q(cw_to_ex[19]),
	.D(N22),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[18]  (.Q(cw_to_ex[18]),
	.D(N21),
	.CK(clk__L2_N9));
   DFF_X1 \cw_to_ex_reg[17]  (.Q(cw_to_ex[17]),
	.D(N20),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[16]  (.Q(cw_to_ex[16]),
	.D(N19),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[15]  (.Q(cw_to_ex[15]),
	.D(N18),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[14]  (.Q(cw_to_ex[14]),
	.D(N17),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[13]  (.Q(cw_to_ex[13]),
	.D(N16),
	.CK(clk__L2_N9));
   DFF_X1 \cw_to_ex_reg[12]  (.Q(cw_to_ex[12]),
	.D(N15),
	.CK(clk__L2_N9));
   DFF_X1 \cw_to_ex_reg[11]  (.Q(cw_to_ex[11]),
	.D(N14),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[10]  (.Q(cw_to_ex[10]),
	.D(N13),
	.CK(clk__L2_N9));
   DFF_X1 \cw_to_ex_reg[9]  (.Q(cw_to_ex[9]),
	.D(N12),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[8]  (.Q(cw_to_ex[8]),
	.D(N11),
	.CK(clk__L2_N8));
   DFF_X1 \cw_to_ex_reg[7]  (.Q(cw_to_ex[7]),
	.D(N10),
	.CK(clk__L2_N9));
   DFF_X1 \cw_to_ex_reg[6]  (.Q(cw_to_ex[6]),
	.D(N9),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[5]  (.Q(cw_to_ex[5]),
	.D(N8),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[4]  (.Q(cw_to_ex[4]),
	.D(N7),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[3]  (.Q(cw_to_ex[3]),
	.D(N6),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[2]  (.Q(cw_to_ex[2]),
	.D(N5),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[1]  (.Q(cw_to_ex[1]),
	.D(N4),
	.CK(clk__L2_N7));
   DFF_X1 \cw_to_ex_reg[0]  (.Q(cw_to_ex[0]),
	.D(N3),
	.CK(clk__L2_N7));
   DFF_X1 \immediate_reg[15]  (.Q(immediate[15]),
	.D(N200),
	.CK(clk__L2_N7));
   DFF_X1 \immediate_reg[14]  (.Q(immediate[14]),
	.D(N199),
	.CK(clk__L2_N5));
   DFF_X1 \immediate_reg[13]  (.Q(immediate[13]),
	.D(N198),
	.CK(clk__L2_N6));
   DFF_X1 \immediate_reg[12]  (.Q(immediate[12]),
	.D(N197),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[11]  (.Q(immediate[11]),
	.D(N196),
	.CK(clk__L2_N7));
   DFF_X1 \immediate_reg[10]  (.Q(immediate[10]),
	.D(N195),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[9]  (.Q(immediate[9]),
	.D(N194),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[8]  (.Q(immediate[8]),
	.D(N193),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[7]  (.Q(immediate[7]),
	.D(N192),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[6]  (.Q(immediate[6]),
	.D(N191),
	.CK(clk__L2_N8));
   DFF_X1 \immediate_reg[5]  (.Q(immediate[5]),
	.D(N190),
	.CK(clk));
   DFF_X1 \immediate_reg[4]  (.Q(immediate[4]),
	.D(N189),
	.CK(clk));
   DFF_X1 \immediate_reg[3]  (.Q(immediate[3]),
	.D(N188),
	.CK(clk__L2_N9));
   DFF_X1 \immediate_reg[2]  (.Q(immediate[2]),
	.D(N187),
	.CK(clk__L2_N9));
   DFF_X1 \immediate_reg[1]  (.Q(immediate[1]),
	.D(N186),
	.CK(clk__L2_N9));
   DFF_X1 \immediate_reg[0]  (.Q(immediate[0]),
	.D(N185),
	.CK(clk));
   DFF_X1 \rt_reg[4]  (.Q(rt[4]),
	.D(N205),
	.CK(clk__L2_N6));
   DFF_X1 \rt_reg[3]  (.Q(rt[3]),
	.D(N204),
	.CK(clk__L2_N6));
   DFF_X1 \rt_reg[2]  (.Q(rt[2]),
	.D(N203),
	.CK(clk__L2_N6));
   DFF_X1 \rt_reg[1]  (.Q(rt[1]),
	.D(N202),
	.CK(clk__L2_N6));
   DFF_X1 \rt_reg[0]  (.Q(rt[0]),
	.D(N201),
	.CK(clk__L2_N6));
   AND2_X1 U21 (.ZN(N10),
	.A2(n215),
	.A1(cw_to_ex_dec[7]));
   AND2_X1 U22 (.ZN(N15),
	.A2(n215),
	.A1(cw_to_ex_dec[12]));
   AND2_X1 U23 (.ZN(N19),
	.A2(n215),
	.A1(cw_to_ex_dec[16]));
   AND2_X1 U24 (.ZN(N21),
	.A2(n215),
	.A1(cw_to_ex_dec[18]));
   AND2_X1 U76 (.ZN(N3),
	.A2(n215),
	.A1(cw_to_ex_dec[0]));
   AND2_X1 U77 (.ZN(N4),
	.A2(n215),
	.A1(cw_to_ex_dec[1]));
   AND2_X1 U78 (.ZN(N8),
	.A2(n215),
	.A1(cw_to_ex_dec[5]));
   AND2_X1 U79 (.ZN(N9),
	.A2(n215),
	.A1(cw_to_ex_dec[6]));
   AND2_X1 U80 (.ZN(N11),
	.A2(n215),
	.A1(cw_to_ex_dec[8]));
   AND2_X1 U81 (.ZN(N12),
	.A2(n215),
	.A1(cw_to_ex_dec[9]));
   AND2_X1 U82 (.ZN(N13),
	.A2(n215),
	.A1(cw_to_ex_dec[10]));
   AND2_X1 U83 (.ZN(N16),
	.A2(n215),
	.A1(cw_to_ex_dec[13]));
   AND2_X1 U84 (.ZN(N20),
	.A2(n215),
	.A1(cw_to_ex_dec[17]));
   AND2_X1 U85 (.ZN(N23),
	.A2(n215),
	.A1(cw_to_ex_dec[20]));
   AND2_X1 U86 (.ZN(N24),
	.A2(n215),
	.A1(cw_to_ex_dec[21]));
   AND2_X1 U87 (.ZN(N187),
	.A2(n215),
	.A1(immediate_dec[2]));
   INV_X2 U90 (.ZN(n215),
	.A(rst));
   AND2_X1 U99 (.ZN(N203),
	.A2(n215),
	.A1(rt_dec[2]));
   AND2_X1 U101 (.ZN(N188),
	.A2(n215),
	.A1(immediate_dec[3]));
   AND2_X1 U104 (.ZN(N185),
	.A2(n215),
	.A1(immediate_dec[0]));
   AND2_X1 U109 (.ZN(N186),
	.A2(n215),
	.A1(immediate_dec[1]));
   AND2_X1 U112 (.ZN(N190),
	.A2(n215),
	.A1(immediate_dec[5]));
   AND2_X1 U117 (.ZN(N205),
	.A2(n215),
	.A1(rt_dec[4]));
   AND2_X1 U119 (.ZN(N202),
	.A2(n215),
	.A1(rt_dec[1]));
   AND2_X1 U120 (.ZN(N204),
	.A2(n215),
	.A1(rt_dec[3]));
   AND2_X1 U127 (.ZN(N189),
	.A2(n215),
	.A1(immediate_dec[4]));
   AND2_X1 U130 (.ZN(N201),
	.A2(n215),
	.A1(rt_dec[0]));
   AND2_X1 U133 (.ZN(N200),
	.A2(n215),
	.A1(immediate_dec[15]));
   AND2_X1 U136 (.ZN(N191),
	.A2(n215),
	.A1(immediate_dec[6]));
   AND2_X1 U139 (.ZN(N192),
	.A2(n215),
	.A1(immediate_dec[7]));
   AND2_X1 U142 (.ZN(N193),
	.A2(n215),
	.A1(immediate_dec[8]));
   AND2_X1 U145 (.ZN(N194),
	.A2(n215),
	.A1(immediate_dec[9]));
   AND2_X1 U148 (.ZN(N195),
	.A2(n215),
	.A1(immediate_dec[10]));
   AND2_X1 U155 (.ZN(N196),
	.A2(n215),
	.A1(immediate_dec[11]));
   AND2_X1 U156 (.ZN(N197),
	.A2(n215),
	.A1(immediate_dec[12]));
   AND2_X1 U157 (.ZN(N198),
	.A2(n215),
	.A1(immediate_dec[13]));
   AND2_X1 U158 (.ZN(N199),
	.A2(n215),
	.A1(immediate_dec[14]));
   AND2_X1 U186 (.ZN(N57),
	.A2(n215),
	.A1(pc_4_dec[0]));
   AND2_X1 U187 (.ZN(N58),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[1]));
   AND2_X1 U188 (.ZN(N59),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[2]));
   AND2_X1 U189 (.ZN(N60),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[3]));
   AND2_X1 U190 (.ZN(N61),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[4]));
   AND2_X1 U191 (.ZN(N62),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[5]));
   AND2_X1 U192 (.ZN(N63),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[6]));
   AND2_X1 U193 (.ZN(N64),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[7]));
   AND2_X1 U194 (.ZN(N65),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[8]));
   AND2_X1 U195 (.ZN(N66),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[9]));
   AND2_X1 U196 (.ZN(N67),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[10]));
   AND2_X1 U197 (.ZN(N68),
	.A2(n215),
	.A1(pc_4_dec[11]));
   AND2_X1 U198 (.ZN(N69),
	.A2(n215),
	.A1(pc_4_dec[12]));
   AND2_X1 U199 (.ZN(N70),
	.A2(n215),
	.A1(pc_4_dec[13]));
   AND2_X1 U200 (.ZN(N71),
	.A2(n215),
	.A1(pc_4_dec[14]));
   AND2_X1 U201 (.ZN(N72),
	.A2(n215),
	.A1(pc_4_dec[15]));
   AND2_X1 U202 (.ZN(N73),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[16]));
   AND2_X1 U203 (.ZN(N74),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[17]));
   AND2_X1 U204 (.ZN(N75),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[18]));
   AND2_X1 U205 (.ZN(N76),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[19]));
   AND2_X1 U206 (.ZN(N77),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[20]));
   AND2_X1 U207 (.ZN(N78),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[21]));
   AND2_X1 U208 (.ZN(N79),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[22]));
   AND2_X1 U209 (.ZN(N80),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[23]));
   AND2_X1 U210 (.ZN(N81),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[24]));
   AND2_X1 U211 (.ZN(N82),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[25]));
   AND2_X1 U212 (.ZN(N83),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[26]));
   AND2_X1 U213 (.ZN(N84),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[27]));
   AND2_X1 U214 (.ZN(N85),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[28]));
   AND2_X1 U215 (.ZN(N86),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[29]));
   AND2_X1 U216 (.ZN(N87),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[30]));
   AND2_X1 U217 (.ZN(N88),
	.A2(FE_OFN0_n215),
	.A1(pc_4_dec[31]));
   AND2_X1 U222 (.ZN(N5),
	.A2(n215),
	.A1(cw_to_ex_dec[2]));
   AND2_X1 U223 (.ZN(N6),
	.A2(n215),
	.A1(cw_to_ex_dec[3]));
   AND2_X1 U224 (.ZN(N7),
	.A2(n215),
	.A1(cw_to_ex_dec[4]));
   AND2_X1 U225 (.ZN(N14),
	.A2(n215),
	.A1(cw_to_ex_dec[11]));
   AND2_X1 U226 (.ZN(N17),
	.A2(n215),
	.A1(cw_to_ex_dec[14]));
   AND2_X1 U227 (.ZN(N18),
	.A2(n215),
	.A1(cw_to_ex_dec[15]));
   AND2_X1 U228 (.ZN(N22),
	.A2(n215),
	.A1(cw_to_ex_dec[19]));
endmodule

module decode_unit (
	address_write, 
	data_write, 
	pc_4_from_dec, 
	instruction, 
	idex_rt, 
	clk, 
	rst, 
	reg_write, 
	idex_mem_read, 
	cw, 
	cw_to_ex, 
	jump_address, 
	pc_4_to_ex, 
	data_read_1, 
	data_read_2, 
	immediate_ext, 
	immediate, 
	rt, 
	rd, 
	rs, 
	opcode, 
	func, 
	pcwrite, 
	ifid_write);
   input [4:0] address_write;
   input [31:0] data_write;
   input [31:0] pc_4_from_dec;
   input [31:0] instruction;
   input [4:0] idex_rt;
   input clk;
   input rst;
   input reg_write;
   input [3:0] idex_mem_read;
   input [22:0] cw;
   output [21:0] cw_to_ex;
   output [31:0] jump_address;
   output [31:0] pc_4_to_ex;
   output [31:0] data_read_1;
   output [31:0] data_read_2;
   output [31:0] immediate_ext;
   output [15:0] immediate;
   output [4:0] rt;
   output [4:0] rd;
   output [4:0] rs;
   output [5:0] opcode;
   output [10:0] func;
   output pcwrite;
   output ifid_write;

   // Internal wires
   wire \instruction[15] ;
   wire \instruction[14] ;
   wire \instruction[13] ;
   wire \instruction[12] ;
   wire \instruction[11] ;
   wire \instruction[20] ;
   wire \instruction[19] ;
   wire \instruction[18] ;
   wire \instruction[17] ;
   wire \instruction[16] ;
   wire \instruction[25] ;
   wire \instruction[24] ;
   wire \instruction[23] ;
   wire \instruction[22] ;
   wire \instruction[21] ;
   wire \instruction[31] ;
   wire \instruction[30] ;
   wire \instruction[29] ;
   wire \instruction[28] ;
   wire \instruction[27] ;
   wire \instruction[26] ;
   wire \instruction[10] ;
   wire \instruction[9] ;
   wire \instruction[8] ;
   wire \instruction[7] ;
   wire \instruction[6] ;
   wire \instruction[5] ;
   wire \instruction[4] ;
   wire \instruction[3] ;
   wire \instruction[2] ;
   wire \instruction[1] ;
   wire \instruction[0] ;
   wire \cw_i[21] ;
   wire mux_op_i;

   assign pc_4_to_ex[31] = pc_4_from_dec[31] ;
   assign pc_4_to_ex[30] = pc_4_from_dec[30] ;
   assign pc_4_to_ex[29] = pc_4_from_dec[29] ;
   assign pc_4_to_ex[28] = pc_4_from_dec[28] ;
   assign pc_4_to_ex[27] = pc_4_from_dec[27] ;
   assign pc_4_to_ex[26] = pc_4_from_dec[26] ;
   assign pc_4_to_ex[25] = pc_4_from_dec[25] ;
   assign pc_4_to_ex[24] = pc_4_from_dec[24] ;
   assign pc_4_to_ex[23] = pc_4_from_dec[23] ;
   assign pc_4_to_ex[22] = pc_4_from_dec[22] ;
   assign pc_4_to_ex[21] = pc_4_from_dec[21] ;
   assign pc_4_to_ex[20] = pc_4_from_dec[20] ;
   assign pc_4_to_ex[19] = pc_4_from_dec[19] ;
   assign pc_4_to_ex[18] = pc_4_from_dec[18] ;
   assign pc_4_to_ex[17] = pc_4_from_dec[17] ;
   assign pc_4_to_ex[16] = pc_4_from_dec[16] ;
   assign pc_4_to_ex[15] = pc_4_from_dec[15] ;
   assign pc_4_to_ex[14] = pc_4_from_dec[14] ;
   assign pc_4_to_ex[13] = pc_4_from_dec[13] ;
   assign pc_4_to_ex[12] = pc_4_from_dec[12] ;
   assign pc_4_to_ex[11] = pc_4_from_dec[11] ;
   assign pc_4_to_ex[10] = pc_4_from_dec[10] ;
   assign pc_4_to_ex[9] = pc_4_from_dec[9] ;
   assign pc_4_to_ex[8] = pc_4_from_dec[8] ;
   assign pc_4_to_ex[7] = pc_4_from_dec[7] ;
   assign pc_4_to_ex[6] = pc_4_from_dec[6] ;
   assign pc_4_to_ex[5] = pc_4_from_dec[5] ;
   assign pc_4_to_ex[4] = pc_4_from_dec[4] ;
   assign pc_4_to_ex[3] = pc_4_from_dec[3] ;
   assign pc_4_to_ex[2] = pc_4_from_dec[2] ;
   assign pc_4_to_ex[1] = pc_4_from_dec[1] ;
   assign pc_4_to_ex[0] = pc_4_from_dec[0] ;
   assign immediate[15] = \instruction[15]  ;
   assign rd[4] = \instruction[15]  ;
   assign \instruction[15]  = instruction[15] ;
   assign immediate[14] = \instruction[14]  ;
   assign rd[3] = \instruction[14]  ;
   assign \instruction[14]  = instruction[14] ;
   assign immediate[13] = \instruction[13]  ;
   assign rd[2] = \instruction[13]  ;
   assign \instruction[13]  = instruction[13] ;
   assign immediate[12] = \instruction[12]  ;
   assign rd[1] = \instruction[12]  ;
   assign \instruction[12]  = instruction[12] ;
   assign immediate[11] = \instruction[11]  ;
   assign rd[0] = \instruction[11]  ;
   assign \instruction[11]  = instruction[11] ;
   assign rt[4] = \instruction[20]  ;
   assign \instruction[20]  = instruction[20] ;
   assign rt[3] = \instruction[19]  ;
   assign \instruction[19]  = instruction[19] ;
   assign rt[2] = \instruction[18]  ;
   assign \instruction[18]  = instruction[18] ;
   assign rt[1] = \instruction[17]  ;
   assign \instruction[17]  = instruction[17] ;
   assign rt[0] = \instruction[16]  ;
   assign \instruction[16]  = instruction[16] ;
   assign rs[4] = \instruction[25]  ;
   assign \instruction[25]  = instruction[25] ;
   assign rs[3] = \instruction[24]  ;
   assign \instruction[24]  = instruction[24] ;
   assign rs[2] = \instruction[23]  ;
   assign \instruction[23]  = instruction[23] ;
   assign rs[1] = \instruction[22]  ;
   assign \instruction[22]  = instruction[22] ;
   assign rs[0] = \instruction[21]  ;
   assign \instruction[21]  = instruction[21] ;
   assign opcode[5] = \instruction[31]  ;
   assign \instruction[31]  = instruction[31] ;
   assign opcode[4] = \instruction[30]  ;
   assign \instruction[30]  = instruction[30] ;
   assign opcode[3] = \instruction[29]  ;
   assign \instruction[29]  = instruction[29] ;
   assign opcode[2] = \instruction[28]  ;
   assign \instruction[28]  = instruction[28] ;
   assign opcode[1] = \instruction[27]  ;
   assign \instruction[27]  = instruction[27] ;
   assign opcode[0] = \instruction[26]  ;
   assign \instruction[26]  = instruction[26] ;
   assign immediate[10] = \instruction[10]  ;
   assign func[10] = \instruction[10]  ;
   assign \instruction[10]  = instruction[10] ;
   assign immediate[9] = \instruction[9]  ;
   assign func[9] = \instruction[9]  ;
   assign \instruction[9]  = instruction[9] ;
   assign immediate[8] = \instruction[8]  ;
   assign func[8] = \instruction[8]  ;
   assign \instruction[8]  = instruction[8] ;
   assign immediate[7] = \instruction[7]  ;
   assign func[7] = \instruction[7]  ;
   assign \instruction[7]  = instruction[7] ;
   assign immediate[6] = \instruction[6]  ;
   assign func[6] = \instruction[6]  ;
   assign \instruction[6]  = instruction[6] ;
   assign immediate[5] = \instruction[5]  ;
   assign func[5] = \instruction[5]  ;
   assign \instruction[5]  = instruction[5] ;
   assign immediate[4] = \instruction[4]  ;
   assign func[4] = \instruction[4]  ;
   assign \instruction[4]  = instruction[4] ;
   assign immediate[3] = \instruction[3]  ;
   assign func[3] = \instruction[3]  ;
   assign \instruction[3]  = instruction[3] ;
   assign immediate[2] = \instruction[2]  ;
   assign func[2] = \instruction[2]  ;
   assign \instruction[2]  = instruction[2] ;
   assign immediate[1] = \instruction[1]  ;
   assign func[1] = \instruction[1]  ;
   assign \instruction[1]  = instruction[1] ;
   assign immediate[0] = \instruction[0]  ;
   assign func[0] = \instruction[0]  ;
   assign \instruction[0]  = instruction[0] ;

   hdu hdu_0 (.clk(clk),
	.rst(rst),
	.idex_mem_read(idex_mem_read),
	.idex_rt(idex_rt),
	.rs({ \instruction[25] ,
		\instruction[24] ,
		\instruction[23] ,
		\instruction[22] ,
		\instruction[21]  }),
	.rt({ \instruction[20] ,
		\instruction[19] ,
		\instruction[18] ,
		\instruction[17] ,
		\instruction[16]  }),
	.pcwrite(pcwrite),
	.ifidwrite(ifid_write),
	.mux_op(mux_op_i));
   mux_stall mux_stall0 (.cw_from_cu(cw),
	.mux_op(mux_op_i),
	.cw_from_mux({ cw_to_ex[21],
		\cw_i[21] ,
		cw_to_ex[20],
		cw_to_ex[19],
		cw_to_ex[18],
		cw_to_ex[17],
		cw_to_ex[16],
		cw_to_ex[15],
		cw_to_ex[14],
		cw_to_ex[13],
		cw_to_ex[12],
		cw_to_ex[11],
		cw_to_ex[10],
		cw_to_ex[9],
		cw_to_ex[8],
		cw_to_ex[7],
		cw_to_ex[6],
		cw_to_ex[5],
		cw_to_ex[4],
		cw_to_ex[3],
		cw_to_ex[2],
		cw_to_ex[1],
		cw_to_ex[0] }));
   sign_extender sign_extender0 (.immediate_jump({ \instruction[25] ,
		\instruction[24] ,
		\instruction[23] ,
		\instruction[22] ,
		\instruction[21] ,
		\instruction[20] ,
		\instruction[19] ,
		\instruction[18] ,
		\instruction[17] ,
		\instruction[16] ,
		\instruction[15] ,
		\instruction[14] ,
		\instruction[13] ,
		\instruction[12] ,
		\instruction[11] ,
		\instruction[10] ,
		\instruction[9] ,
		\instruction[8] ,
		\instruction[7] ,
		\instruction[6] ,
		\instruction[5] ,
		\instruction[4] ,
		\instruction[3] ,
		\instruction[2] ,
		\instruction[1] ,
		\instruction[0]  }),
	.extended_jump(jump_address));
   extender extender0 (.immediate({ \instruction[15] ,
		\instruction[14] ,
		\instruction[13] ,
		\instruction[12] ,
		\instruction[11] ,
		\instruction[10] ,
		\instruction[9] ,
		\instruction[8] ,
		\instruction[7] ,
		\instruction[6] ,
		\instruction[5] ,
		\instruction[4] ,
		\instruction[3] ,
		\instruction[2] ,
		\instruction[1] ,
		\instruction[0]  }),
	.unsigned_value(\cw_i[21] ),
	.extended(immediate_ext));
   reg_file reg_file0 (.read_address_1({ \instruction[25] ,
		\instruction[24] ,
		\instruction[23] ,
		\instruction[22] ,
		\instruction[21]  }),
	.read_address_2({ \instruction[20] ,
		\instruction[19] ,
		\instruction[18] ,
		\instruction[17] ,
		\instruction[16]  }),
	.write_address(address_write),
	.write_data(data_write),
	.reg_write(reg_write),
	.rst(rst),
	.data_reg_1(data_read_1),
	.data_reg_2(data_read_2));
endmodule

module ifid_reg (
	pc_4, 
	instruction_fetch, 
	flush, 
	ifid_write, 
	clk, 
	rst, 
	instruction_decode, 
	new_pc, 
	clk__L2_N1, 
	clk__L2_N2, 
	clk__L2_N3, 
	clk__L2_N4, 
	clk__L2_N5, 
	clk__L2_N6, 
	clk__L2_N7, 
	clk__L2_N8, 
	clk__L2_N9);
   input [31:0] pc_4;
   input [31:0] instruction_fetch;
   input flush;
   input ifid_write;
   input clk;
   input rst;
   output [31:0] instruction_decode;
   output [31:0] new_pc;
   input clk__L2_N1;
   input clk__L2_N2;
   input clk__L2_N3;
   input clk__L2_N4;
   input clk__L2_N5;
   input clk__L2_N6;
   input clk__L2_N7;
   input clk__L2_N8;
   input clk__L2_N9;

   // Internal wires
   wire FE_PHN111_n191;
   wire FE_PHN110_n193;
   wire FE_PHN109_n195;
   wire FE_PHN79_n191;
   wire FE_PHN78_n193;
   wire FE_PHN77_n195;
   wire FE_PHN75_n191;
   wire FE_PHN74_n193;
   wire FE_PHN73_n195;
   wire FE_PHN45_flush_i;
   wire FE_PHN43_n184;
   wire FE_PHN42_n183;
   wire FE_PHN38_n175;
   wire FE_PHN37_n185;
   wire FE_PHN36_n194;
   wire FE_PHN35_n189;
   wire FE_PHN34_n179;
   wire FE_PHN33_n181;
   wire FE_PHN32_n186;
   wire FE_PHN31_n187;
   wire FE_PHN30_n182;
   wire FE_PHN29_n174;
   wire FE_PHN28_n192;
   wire FE_PHN27_n190;
   wire FE_PHN26_n191;
   wire FE_PHN25_n193;
   wire FE_PHN24_n195;
   wire FE_PHN13_n188;
   wire FE_PHN12_n197;
   wire FE_PHN11_flush_i;
   wire FE_OFN7_n65;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n197;
   wire n202;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n196;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;

   CLKBUF_X1 FE_PHC111_n191 (.Z(FE_PHN111_n191),
	.A(FE_PHN79_n191));
   CLKBUF_X1 FE_PHC110_n193 (.Z(FE_PHN110_n193),
	.A(FE_PHN78_n193));
   CLKBUF_X1 FE_PHC109_n195 (.Z(FE_PHN109_n195),
	.A(FE_PHN77_n195));
   CLKBUF_X1 FE_PHC79_n191 (.Z(FE_PHN79_n191),
	.A(FE_PHN26_n191));
   CLKBUF_X1 FE_PHC78_n193 (.Z(FE_PHN78_n193),
	.A(FE_PHN25_n193));
   CLKBUF_X1 FE_PHC77_n195 (.Z(FE_PHN77_n195),
	.A(FE_PHN24_n195));
   CLKBUF_X1 FE_PHC75_n191 (.Z(FE_PHN75_n191),
	.A(FE_PHN111_n191));
   CLKBUF_X1 FE_PHC74_n193 (.Z(FE_PHN74_n193),
	.A(FE_PHN110_n193));
   CLKBUF_X1 FE_PHC73_n195 (.Z(FE_PHN73_n195),
	.A(FE_PHN109_n195));
   CLKBUF_X1 FE_PHC45_flush_i (.Z(FE_PHN45_flush_i),
	.A(FE_PHN11_flush_i));
   CLKBUF_X3 FE_PHC43_n184 (.Z(FE_PHN43_n184),
	.A(n184));
   CLKBUF_X3 FE_PHC42_n183 (.Z(FE_PHN42_n183),
	.A(n183));
   CLKBUF_X3 FE_PHC38_n175 (.Z(FE_PHN38_n175),
	.A(n175));
   CLKBUF_X3 FE_PHC37_n185 (.Z(FE_PHN37_n185),
	.A(n185));
   CLKBUF_X1 FE_PHC36_n194 (.Z(FE_PHN36_n194),
	.A(n194));
   CLKBUF_X1 FE_PHC35_n189 (.Z(FE_PHN35_n189),
	.A(n189));
   CLKBUF_X3 FE_PHC34_n179 (.Z(FE_PHN34_n179),
	.A(n179));
   CLKBUF_X3 FE_PHC33_n181 (.Z(FE_PHN33_n181),
	.A(n181));
   CLKBUF_X3 FE_PHC32_n186 (.Z(FE_PHN32_n186),
	.A(n186));
   CLKBUF_X3 FE_PHC31_n187 (.Z(FE_PHN31_n187),
	.A(n187));
   CLKBUF_X3 FE_PHC30_n182 (.Z(FE_PHN30_n182),
	.A(n182));
   CLKBUF_X3 FE_PHC29_n174 (.Z(FE_PHN29_n174),
	.A(n174));
   CLKBUF_X3 FE_PHC28_n192 (.Z(FE_PHN28_n192),
	.A(n192));
   CLKBUF_X3 FE_PHC27_n190 (.Z(FE_PHN27_n190),
	.A(n190));
   CLKBUF_X1 FE_PHC26_n191 (.Z(FE_PHN26_n191),
	.A(n191));
   CLKBUF_X1 FE_PHC25_n193 (.Z(FE_PHN25_n193),
	.A(n193));
   CLKBUF_X1 FE_PHC24_n195 (.Z(FE_PHN24_n195),
	.A(n195));
   CLKBUF_X1 FE_PHC13_n188 (.Z(FE_PHN13_n188),
	.A(n188));
   CLKBUF_X1 FE_PHC12_n197 (.Z(FE_PHN12_n197),
	.A(n197));
   CLKBUF_X1 FE_PHC11_flush_i (.Z(FE_PHN11_flush_i),
	.A(flush));
   CLKBUF_X2 FE_OFC7_n65 (.Z(FE_OFN7_n65),
	.A(n65));
   DFFR_X1 \instruction_decode_reg[31]  (.RN(n202),
	.QN(n132),
	.Q(instruction_decode[31]),
	.D(FE_PHN12_n197),
	.CK(clk__L2_N8));
   DFFS_X1 \instruction_decode_reg[30]  (.SN(n202),
	.QN(n131),
	.Q(instruction_decode[30]),
	.D(FE_PHN73_n195),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[29]  (.RN(n202),
	.QN(n130),
	.Q(instruction_decode[29]),
	.D(FE_PHN36_n194),
	.CK(clk__L2_N8));
   DFFS_X1 \instruction_decode_reg[28]  (.SN(n202),
	.QN(n129),
	.Q(instruction_decode[28]),
	.D(FE_PHN74_n193),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[27]  (.RN(n202),
	.QN(n128),
	.Q(instruction_decode[27]),
	.D(FE_PHN28_n192),
	.CK(clk__L2_N8));
   DFFS_X1 \instruction_decode_reg[26]  (.SN(n202),
	.QN(n127),
	.Q(instruction_decode[26]),
	.D(FE_PHN75_n191),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[25]  (.RN(n202),
	.QN(n126),
	.Q(instruction_decode[25]),
	.D(FE_PHN27_n190),
	.CK(clk__L2_N4));
   DFFR_X1 \instruction_decode_reg[24]  (.RN(n202),
	.QN(n125),
	.Q(instruction_decode[24]),
	.D(FE_PHN35_n189),
	.CK(clk__L2_N5));
   DFFR_X1 \instruction_decode_reg[23]  (.RN(n202),
	.QN(n124),
	.Q(instruction_decode[23]),
	.D(FE_PHN13_n188),
	.CK(clk__L2_N5));
   DFFR_X1 \instruction_decode_reg[22]  (.RN(n202),
	.QN(n123),
	.Q(instruction_decode[22]),
	.D(FE_PHN31_n187),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[21]  (.RN(n202),
	.QN(n122),
	.Q(instruction_decode[21]),
	.D(FE_PHN32_n186),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[20]  (.RN(n202),
	.QN(n121),
	.Q(instruction_decode[20]),
	.D(FE_PHN37_n185),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[19]  (.RN(n202),
	.QN(n120),
	.Q(instruction_decode[19]),
	.D(FE_PHN43_n184),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[18]  (.RN(n202),
	.QN(n119),
	.Q(instruction_decode[18]),
	.D(FE_PHN42_n183),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[17]  (.RN(n202),
	.QN(n118),
	.Q(instruction_decode[17]),
	.D(FE_PHN30_n182),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[16]  (.RN(n202),
	.QN(n117),
	.Q(instruction_decode[16]),
	.D(FE_PHN33_n181),
	.CK(clk__L2_N6));
   DFFR_X1 \instruction_decode_reg[15]  (.RN(n202),
	.QN(n116),
	.Q(instruction_decode[15]),
	.D(n180),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[14]  (.RN(n202),
	.QN(n115),
	.Q(instruction_decode[14]),
	.D(FE_PHN34_n179),
	.CK(clk__L2_N5));
   DFFR_X1 \instruction_decode_reg[13]  (.RN(n202),
	.QN(n114),
	.Q(instruction_decode[13]),
	.D(n178),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[12]  (.RN(n202),
	.QN(n113),
	.Q(instruction_decode[12]),
	.D(n177),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[11]  (.RN(n202),
	.QN(n112),
	.Q(instruction_decode[11]),
	.D(n176),
	.CK(clk__L2_N7));
   DFFR_X1 \instruction_decode_reg[10]  (.RN(n202),
	.QN(n111),
	.Q(instruction_decode[10]),
	.D(FE_PHN38_n175),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[9]  (.RN(n202),
	.QN(n110),
	.Q(instruction_decode[9]),
	.D(FE_PHN29_n174),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[8]  (.RN(n202),
	.QN(n109),
	.Q(instruction_decode[8]),
	.D(n173),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[7]  (.RN(n202),
	.QN(n108),
	.Q(instruction_decode[7]),
	.D(n172),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[6]  (.RN(n202),
	.QN(n107),
	.Q(instruction_decode[6]),
	.D(n171),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[5]  (.RN(n202),
	.QN(n106),
	.Q(instruction_decode[5]),
	.D(n170),
	.CK(clk__L2_N9));
   DFFR_X1 \instruction_decode_reg[4]  (.RN(n202),
	.QN(n105),
	.Q(instruction_decode[4]),
	.D(n169),
	.CK(clk__L2_N9));
   DFFR_X1 \instruction_decode_reg[3]  (.RN(n202),
	.QN(n104),
	.Q(instruction_decode[3]),
	.D(n168),
	.CK(clk__L2_N9));
   DFFR_X1 \instruction_decode_reg[2]  (.RN(n202),
	.QN(n103),
	.Q(instruction_decode[2]),
	.D(n167),
	.CK(clk__L2_N8));
   DFFR_X1 \instruction_decode_reg[1]  (.RN(n202),
	.QN(n102),
	.Q(instruction_decode[1]),
	.D(n166),
	.CK(clk__L2_N9));
   DFFR_X1 \instruction_decode_reg[0]  (.RN(n202),
	.QN(n101),
	.Q(instruction_decode[0]),
	.D(n165),
	.CK(clk__L2_N9));
   DFFR_X1 \new_pc_reg[31]  (.RN(n202),
	.QN(n69),
	.Q(new_pc[31]),
	.D(n164),
	.CK(clk__L2_N3));
   DFFR_X1 \new_pc_reg[30]  (.RN(n202),
	.QN(n70),
	.Q(new_pc[30]),
	.D(n163),
	.CK(clk__L2_N4));
   DFFR_X1 \new_pc_reg[29]  (.RN(n202),
	.QN(n71),
	.Q(new_pc[29]),
	.D(n162),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[28]  (.RN(n202),
	.QN(n72),
	.Q(new_pc[28]),
	.D(n161),
	.CK(clk__L2_N4));
   DFFR_X1 \new_pc_reg[27]  (.RN(n202),
	.QN(n73),
	.Q(new_pc[27]),
	.D(n160),
	.CK(clk__L2_N2));
   DFFR_X1 \new_pc_reg[26]  (.RN(n202),
	.QN(n74),
	.Q(new_pc[26]),
	.D(n159),
	.CK(clk__L2_N2));
   DFFR_X1 \new_pc_reg[25]  (.RN(n202),
	.QN(n75),
	.Q(new_pc[25]),
	.D(n158),
	.CK(clk__L2_N1));
   DFFR_X1 \new_pc_reg[24]  (.RN(n202),
	.QN(n76),
	.Q(new_pc[24]),
	.D(n157),
	.CK(clk__L2_N1));
   DFFR_X1 \new_pc_reg[23]  (.RN(n202),
	.QN(n77),
	.Q(new_pc[23]),
	.D(n156),
	.CK(clk));
   DFFR_X1 \new_pc_reg[22]  (.RN(n202),
	.QN(n78),
	.Q(new_pc[22]),
	.D(n155),
	.CK(clk));
   DFFR_X1 \new_pc_reg[21]  (.RN(n202),
	.QN(n79),
	.Q(new_pc[21]),
	.D(n154),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[20]  (.RN(n202),
	.QN(n80),
	.Q(new_pc[20]),
	.D(n153),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[19]  (.RN(n202),
	.QN(n81),
	.Q(new_pc[19]),
	.D(n152),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[18]  (.RN(n202),
	.QN(n82),
	.Q(new_pc[18]),
	.D(n151),
	.CK(clk__L2_N1));
   DFFR_X1 \new_pc_reg[17]  (.RN(n202),
	.QN(n83),
	.Q(new_pc[17]),
	.D(n150),
	.CK(clk));
   DFFR_X1 \new_pc_reg[16]  (.RN(n202),
	.QN(n84),
	.Q(new_pc[16]),
	.D(n149),
	.CK(clk));
   DFFR_X1 \new_pc_reg[15]  (.RN(n202),
	.QN(n85),
	.Q(new_pc[15]),
	.D(n148),
	.CK(clk));
   DFFR_X1 \new_pc_reg[14]  (.RN(n202),
	.QN(n86),
	.Q(new_pc[14]),
	.D(n147),
	.CK(clk__L2_N3));
   DFFR_X1 \new_pc_reg[13]  (.RN(n202),
	.QN(n87),
	.Q(new_pc[13]),
	.D(n146),
	.CK(clk__L2_N4));
   DFFR_X1 \new_pc_reg[12]  (.RN(n202),
	.QN(n88),
	.Q(new_pc[12]),
	.D(n145),
	.CK(clk__L2_N2));
   DFFR_X1 \new_pc_reg[11]  (.RN(n202),
	.QN(n89),
	.Q(new_pc[11]),
	.D(n144),
	.CK(clk__L2_N1));
   DFFR_X1 \new_pc_reg[10]  (.RN(n202),
	.QN(n90),
	.Q(new_pc[10]),
	.D(n143),
	.CK(clk));
   DFFR_X1 \new_pc_reg[9]  (.RN(n202),
	.QN(n91),
	.Q(new_pc[9]),
	.D(n142),
	.CK(clk__L2_N3));
   DFFR_X1 \new_pc_reg[8]  (.RN(n202),
	.QN(n92),
	.Q(new_pc[8]),
	.D(n141),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[7]  (.RN(n202),
	.QN(n93),
	.Q(new_pc[7]),
	.D(n140),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[6]  (.RN(n202),
	.QN(n94),
	.Q(new_pc[6]),
	.D(n139),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[5]  (.RN(n202),
	.QN(n95),
	.Q(new_pc[5]),
	.D(n138),
	.CK(clk__L2_N5));
   DFFR_X1 \new_pc_reg[4]  (.RN(n202),
	.QN(n96),
	.Q(new_pc[4]),
	.D(n137),
	.CK(clk));
   DFFR_X1 \new_pc_reg[3]  (.RN(n202),
	.QN(n97),
	.Q(new_pc[3]),
	.D(n136),
	.CK(clk));
   DFFR_X1 \new_pc_reg[2]  (.RN(n202),
	.QN(n98),
	.Q(new_pc[2]),
	.D(n135),
	.CK(clk__L2_N1));
   DFFR_X1 \new_pc_reg[1]  (.RN(n202),
	.QN(n99),
	.Q(new_pc[1]),
	.D(n134),
	.CK(clk));
   DFFR_X1 \new_pc_reg[0]  (.RN(n202),
	.QN(n100),
	.Q(new_pc[0]),
	.D(n133),
	.CK(clk));
   NAND2_X1 U13 (.ZN(n65),
	.A2(n64),
	.A1(n67));
   INV_X4 U14 (.ZN(n202),
	.A(FE_PHN45_flush_i));
   OAI22_X1 U15 (.ZN(n153),
	.B2(n239),
	.B1(FE_OFN7_n65),
	.A2(n80),
	.A1(n64));
   INV_X1 U16 (.ZN(n239),
	.A(pc_4[20]));
   OAI22_X1 U17 (.ZN(n156),
	.B2(n236),
	.B1(FE_OFN7_n65),
	.A2(n77),
	.A1(n64));
   INV_X1 U18 (.ZN(n236),
	.A(pc_4[23]));
   OAI22_X1 U19 (.ZN(n157),
	.B2(n235),
	.B1(FE_OFN7_n65),
	.A2(n76),
	.A1(n64));
   INV_X1 U20 (.ZN(n235),
	.A(pc_4[24]));
   OAI22_X1 U21 (.ZN(n160),
	.B2(n232),
	.B1(FE_OFN7_n65),
	.A2(n73),
	.A1(n64));
   INV_X1 U22 (.ZN(n232),
	.A(pc_4[27]));
   OAI22_X1 U23 (.ZN(n161),
	.B2(n231),
	.B1(FE_OFN7_n65),
	.A2(n72),
	.A1(n64));
   INV_X1 U24 (.ZN(n231),
	.A(pc_4[28]));
   OAI22_X1 U25 (.ZN(n151),
	.B2(n241),
	.B1(FE_OFN7_n65),
	.A2(n82),
	.A1(n64));
   INV_X1 U26 (.ZN(n241),
	.A(pc_4[18]));
   OAI22_X1 U27 (.ZN(n152),
	.B2(n240),
	.B1(FE_OFN7_n65),
	.A2(n81),
	.A1(n64));
   INV_X1 U28 (.ZN(n240),
	.A(pc_4[19]));
   OAI22_X1 U29 (.ZN(n154),
	.B2(n238),
	.B1(FE_OFN7_n65),
	.A2(n79),
	.A1(n64));
   INV_X1 U30 (.ZN(n238),
	.A(pc_4[21]));
   OAI22_X1 U31 (.ZN(n155),
	.B2(n237),
	.B1(FE_OFN7_n65),
	.A2(n78),
	.A1(n64));
   INV_X1 U32 (.ZN(n237),
	.A(pc_4[22]));
   OAI22_X1 U33 (.ZN(n158),
	.B2(n234),
	.B1(FE_OFN7_n65),
	.A2(n75),
	.A1(n64));
   INV_X1 U34 (.ZN(n234),
	.A(pc_4[25]));
   OAI22_X1 U35 (.ZN(n159),
	.B2(n233),
	.B1(FE_OFN7_n65),
	.A2(n74),
	.A1(n64));
   INV_X1 U36 (.ZN(n233),
	.A(pc_4[26]));
   OAI22_X1 U37 (.ZN(n162),
	.B2(n230),
	.B1(FE_OFN7_n65),
	.A2(n71),
	.A1(n64));
   INV_X1 U38 (.ZN(n230),
	.A(pc_4[29]));
   OAI22_X1 U39 (.ZN(n163),
	.B2(n229),
	.B1(FE_OFN7_n65),
	.A2(n70),
	.A1(n64));
   INV_X1 U40 (.ZN(n229),
	.A(pc_4[30]));
   OAI22_X1 U41 (.ZN(n164),
	.B2(n228),
	.B1(FE_OFN7_n65),
	.A2(n69),
	.A1(n64));
   INV_X1 U42 (.ZN(n228),
	.A(pc_4[31]));
   OAI22_X1 U43 (.ZN(n133),
	.B2(n259),
	.B1(FE_OFN7_n65),
	.A2(n100),
	.A1(n64));
   INV_X1 U44 (.ZN(n259),
	.A(pc_4[0]));
   OAI22_X1 U45 (.ZN(n134),
	.B2(n258),
	.B1(FE_OFN7_n65),
	.A2(n99),
	.A1(n64));
   INV_X1 U46 (.ZN(n258),
	.A(pc_4[1]));
   OAI22_X1 U47 (.ZN(n135),
	.B2(n257),
	.B1(FE_OFN7_n65),
	.A2(n98),
	.A1(n64));
   INV_X1 U48 (.ZN(n257),
	.A(pc_4[2]));
   OAI22_X1 U49 (.ZN(n136),
	.B2(n256),
	.B1(FE_OFN7_n65),
	.A2(n97),
	.A1(n64));
   INV_X1 U50 (.ZN(n256),
	.A(pc_4[3]));
   OAI22_X1 U51 (.ZN(n137),
	.B2(n255),
	.B1(FE_OFN7_n65),
	.A2(n96),
	.A1(n64));
   INV_X1 U52 (.ZN(n255),
	.A(pc_4[4]));
   OAI22_X1 U53 (.ZN(n138),
	.B2(n254),
	.B1(FE_OFN7_n65),
	.A2(n95),
	.A1(n64));
   INV_X1 U54 (.ZN(n254),
	.A(pc_4[5]));
   OAI22_X1 U55 (.ZN(n145),
	.B2(n247),
	.B1(FE_OFN7_n65),
	.A2(n88),
	.A1(n64));
   INV_X1 U56 (.ZN(n247),
	.A(pc_4[12]));
   OAI22_X1 U57 (.ZN(n146),
	.B2(n246),
	.B1(FE_OFN7_n65),
	.A2(n87),
	.A1(n64));
   INV_X1 U58 (.ZN(n246),
	.A(pc_4[13]));
   OAI22_X1 U59 (.ZN(n147),
	.B2(n245),
	.B1(FE_OFN7_n65),
	.A2(n86),
	.A1(n64));
   INV_X1 U60 (.ZN(n245),
	.A(pc_4[14]));
   OAI22_X1 U61 (.ZN(n148),
	.B2(n244),
	.B1(FE_OFN7_n65),
	.A2(n85),
	.A1(n64));
   INV_X1 U62 (.ZN(n244),
	.A(pc_4[15]));
   OAI22_X1 U63 (.ZN(n149),
	.B2(n243),
	.B1(FE_OFN7_n65),
	.A2(n84),
	.A1(n64));
   INV_X1 U64 (.ZN(n243),
	.A(pc_4[16]));
   OAI22_X1 U65 (.ZN(n165),
	.B2(n227),
	.B1(n65),
	.A2(n64),
	.A1(n101));
   INV_X1 U66 (.ZN(n227),
	.A(instruction_fetch[0]));
   OAI22_X1 U67 (.ZN(n166),
	.B2(n226),
	.B1(n65),
	.A2(n64),
	.A1(n102));
   INV_X1 U68 (.ZN(n226),
	.A(instruction_fetch[1]));
   OAI22_X1 U69 (.ZN(n167),
	.B2(n225),
	.B1(n65),
	.A2(n64),
	.A1(n103));
   INV_X1 U70 (.ZN(n225),
	.A(instruction_fetch[2]));
   OAI22_X1 U71 (.ZN(n168),
	.B2(n224),
	.B1(n65),
	.A2(n64),
	.A1(n104));
   INV_X1 U72 (.ZN(n224),
	.A(instruction_fetch[3]));
   OAI22_X1 U73 (.ZN(n169),
	.B2(n223),
	.B1(n65),
	.A2(n64),
	.A1(n105));
   INV_X1 U74 (.ZN(n223),
	.A(instruction_fetch[4]));
   OAI22_X1 U75 (.ZN(n170),
	.B2(n222),
	.B1(n65),
	.A2(n64),
	.A1(n106));
   INV_X1 U76 (.ZN(n222),
	.A(instruction_fetch[5]));
   OAI22_X1 U77 (.ZN(n171),
	.B2(n221),
	.B1(n65),
	.A2(n64),
	.A1(n107));
   INV_X1 U78 (.ZN(n221),
	.A(instruction_fetch[6]));
   OAI22_X1 U79 (.ZN(n172),
	.B2(n220),
	.B1(n65),
	.A2(n64),
	.A1(n108));
   INV_X1 U80 (.ZN(n220),
	.A(instruction_fetch[7]));
   OAI22_X1 U81 (.ZN(n173),
	.B2(n219),
	.B1(n65),
	.A2(n64),
	.A1(n109));
   INV_X1 U82 (.ZN(n219),
	.A(instruction_fetch[8]));
   OAI22_X1 U83 (.ZN(n174),
	.B2(n218),
	.B1(n65),
	.A2(n64),
	.A1(n110));
   INV_X1 U84 (.ZN(n218),
	.A(instruction_fetch[9]));
   OAI22_X1 U85 (.ZN(n175),
	.B2(n217),
	.B1(n65),
	.A2(n64),
	.A1(n111));
   INV_X1 U86 (.ZN(n217),
	.A(instruction_fetch[10]));
   OAI22_X1 U87 (.ZN(n176),
	.B2(n216),
	.B1(n65),
	.A2(n64),
	.A1(n112));
   INV_X1 U88 (.ZN(n216),
	.A(instruction_fetch[11]));
   OAI22_X1 U89 (.ZN(n177),
	.B2(n215),
	.B1(n65),
	.A2(n64),
	.A1(n113));
   INV_X1 U90 (.ZN(n215),
	.A(instruction_fetch[12]));
   OAI22_X1 U91 (.ZN(n178),
	.B2(n214),
	.B1(n65),
	.A2(n64),
	.A1(n114));
   INV_X1 U92 (.ZN(n214),
	.A(instruction_fetch[13]));
   OAI22_X1 U93 (.ZN(n179),
	.B2(n213),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n115));
   INV_X1 U94 (.ZN(n213),
	.A(instruction_fetch[14]));
   OAI22_X1 U95 (.ZN(n180),
	.B2(n212),
	.B1(n65),
	.A2(n64),
	.A1(n116));
   INV_X1 U96 (.ZN(n212),
	.A(instruction_fetch[15]));
   OAI22_X1 U97 (.ZN(n181),
	.B2(n211),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n117));
   INV_X1 U98 (.ZN(n211),
	.A(instruction_fetch[16]));
   OAI22_X1 U99 (.ZN(n182),
	.B2(n210),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n118));
   INV_X1 U100 (.ZN(n210),
	.A(instruction_fetch[17]));
   OAI22_X1 U101 (.ZN(n183),
	.B2(n209),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n119));
   INV_X1 U102 (.ZN(n209),
	.A(instruction_fetch[18]));
   OAI22_X1 U103 (.ZN(n184),
	.B2(n208),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n120));
   INV_X1 U104 (.ZN(n208),
	.A(instruction_fetch[19]));
   OAI22_X1 U105 (.ZN(n185),
	.B2(n207),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n121));
   INV_X1 U106 (.ZN(n207),
	.A(instruction_fetch[20]));
   OAI22_X1 U107 (.ZN(n186),
	.B2(n206),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n122));
   INV_X1 U108 (.ZN(n206),
	.A(instruction_fetch[21]));
   OAI22_X1 U109 (.ZN(n187),
	.B2(n205),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n123));
   INV_X1 U110 (.ZN(n205),
	.A(instruction_fetch[22]));
   OAI22_X1 U111 (.ZN(n188),
	.B2(n204),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n124));
   INV_X1 U112 (.ZN(n204),
	.A(instruction_fetch[23]));
   OAI22_X1 U113 (.ZN(n189),
	.B2(n203),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n125));
   INV_X1 U114 (.ZN(n203),
	.A(instruction_fetch[24]));
   OAI22_X1 U115 (.ZN(n190),
	.B2(n201),
	.B1(FE_OFN7_n65),
	.A2(n64),
	.A1(n126));
   INV_X1 U116 (.ZN(n201),
	.A(instruction_fetch[25]));
   OAI22_X1 U117 (.ZN(n192),
	.B2(n199),
	.B1(n65),
	.A2(n64),
	.A1(n128));
   INV_X1 U118 (.ZN(n199),
	.A(instruction_fetch[27]));
   OAI22_X1 U119 (.ZN(n194),
	.B2(n196),
	.B1(n65),
	.A2(n64),
	.A1(n130));
   INV_X1 U120 (.ZN(n196),
	.A(instruction_fetch[29]));
   OAI22_X1 U121 (.ZN(n139),
	.B2(n253),
	.B1(FE_OFN7_n65),
	.A2(n94),
	.A1(n64));
   INV_X1 U122 (.ZN(n253),
	.A(pc_4[6]));
   OAI22_X1 U123 (.ZN(n140),
	.B2(n252),
	.B1(FE_OFN7_n65),
	.A2(n93),
	.A1(n64));
   INV_X1 U124 (.ZN(n252),
	.A(pc_4[7]));
   OAI22_X1 U125 (.ZN(n141),
	.B2(n251),
	.B1(FE_OFN7_n65),
	.A2(n92),
	.A1(n64));
   INV_X1 U126 (.ZN(n251),
	.A(pc_4[8]));
   OAI22_X1 U127 (.ZN(n142),
	.B2(n250),
	.B1(FE_OFN7_n65),
	.A2(n91),
	.A1(n64));
   INV_X1 U128 (.ZN(n250),
	.A(pc_4[9]));
   OAI22_X1 U129 (.ZN(n143),
	.B2(n249),
	.B1(FE_OFN7_n65),
	.A2(n90),
	.A1(n64));
   INV_X1 U130 (.ZN(n249),
	.A(pc_4[10]));
   OAI22_X1 U131 (.ZN(n144),
	.B2(n248),
	.B1(FE_OFN7_n65),
	.A2(n89),
	.A1(n64));
   INV_X1 U132 (.ZN(n248),
	.A(pc_4[11]));
   OAI211_X1 U133 (.ZN(n191),
	.C2(n64),
	.C1(n127),
	.B(n200),
	.A(n67));
   NAND2_X1 U134 (.ZN(n200),
	.A2(n64),
	.A1(instruction_fetch[26]));
   OAI211_X1 U135 (.ZN(n193),
	.C2(n64),
	.C1(n129),
	.B(n198),
	.A(n67));
   NAND2_X1 U136 (.ZN(n198),
	.A2(n64),
	.A1(instruction_fetch[28]));
   OAI211_X1 U137 (.ZN(n195),
	.C2(n64),
	.C1(n131),
	.B(n68),
	.A(n67));
   NAND2_X1 U138 (.ZN(n68),
	.A2(n64),
	.A1(instruction_fetch[30]));
   INV_X1 U139 (.ZN(n67),
	.A(rst));
   OR2_X4 U140 (.ZN(n64),
	.A2(rst),
	.A1(ifid_write));
   OAI22_X1 U141 (.ZN(n197),
	.B2(n66),
	.B1(n65),
	.A2(n64),
	.A1(n132));
   INV_X1 U142 (.ZN(n66),
	.A(instruction_fetch[31]));
   OAI22_X1 U143 (.ZN(n150),
	.B2(n242),
	.B1(FE_OFN7_n65),
	.A2(n83),
	.A1(n64));
   INV_X1 U144 (.ZN(n242),
	.A(pc_4[17]));
endmodule

module fetch (
	jump_address, 
	branch_target, 
	from_iram, 
	flush, 
	clk, 
	rst, 
	pcsrc, 
	jump, 
	pcwrite, 
	to_iram, 
	pc_4, 
	instruction_fetch, 
	clk__L2_N1, 
	clk__L2_N2, 
	clk__L2_N3, 
	clk__L2_N4);
   input [31:0] jump_address;
   input [31:0] branch_target;
   input [31:0] from_iram;
   input flush;
   input clk;
   input rst;
   input pcsrc;
   input jump;
   input pcwrite;
   output [31:0] to_iram;
   output [31:0] pc_4;
   output [31:0] instruction_fetch;
   input clk__L2_N1;
   input clk__L2_N2;
   input clk__L2_N3;
   input clk__L2_N4;

   // Internal wires
   wire [31:0] data_mux_branch_i;
   wire [31:0] data_mux_jump_i;
   wire [31:0] data_pc_i;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;

   assign to_iram[31] = 1'b0 ;
   assign to_iram[30] = 1'b0 ;

   mux_branch mux_branch1 (.from_increment_pc(pc_4),
	.branch_target(branch_target),
	.pcsrc(pcsrc),
	.to_mux_jump(data_mux_branch_i));
   mux_jump mux_jump1 (.jump_address(jump_address),
	.from_mux_branch(data_mux_branch_i),
	.jump(jump),
	.to_pc(data_mux_jump_i));
   pc pc1 (.from_mux_jump(data_mux_jump_i),
	.pcwrite(pcwrite),
	.clk(clk),
	.rst(rst),
	.to_iram_block(data_pc_i),
	.clk__L2_N1(clk__L2_N1),
	.clk__L2_N2(clk__L2_N2),
	.clk__L2_N3(clk__L2_N3),
	.clk__L2_N4(clk__L2_N4));
   increment_pc inc_pc1 (.from_pc(data_pc_i),
	.to_mux_branch(pc_4));
   iram_block iram_block1 (.from_pc(data_pc_i),
	.flush(flush),
	.from_iram(from_iram),
	.to_iram({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		to_iram[29],
		to_iram[28],
		to_iram[27],
		to_iram[26],
		to_iram[25],
		to_iram[24],
		to_iram[23],
		to_iram[22],
		to_iram[21],
		to_iram[20],
		to_iram[19],
		to_iram[18],
		to_iram[17],
		to_iram[16],
		to_iram[15],
		to_iram[14],
		to_iram[13],
		to_iram[12],
		to_iram[11],
		to_iram[10],
		to_iram[9],
		to_iram[8],
		to_iram[7],
		to_iram[6],
		to_iram[5],
		to_iram[4],
		to_iram[3],
		to_iram[2],
		to_iram[1],
		to_iram[0] }),
	.to_if_id_reg(instruction_fetch));
endmodule

module DataPath (
	clk, 
	rst, 
	fromIRAM, 
	cw, 
	Data_out_fromRAM, 
	opcode, 
	func, 
	Addr, 
	read_op, 
	write_op, 
	nibble, 
	write_byte, 
	Address_toRAM, 
	Data_in, 
	clk__L2_N1, 
	clk__L2_N10, 
	clk__L2_N11, 
	clk__L2_N12, 
	clk__L2_N2, 
	clk__L2_N3, 
	clk__L2_N4, 
	clk__L2_N5, 
	clk__L2_N6, 
	clk__L2_N7, 
	clk__L2_N8, 
	clk__L2_N9);
   input clk;
   input rst;
   input [31:0] fromIRAM;
   input [22:0] cw;
   input [31:0] Data_out_fromRAM;
   output [5:0] opcode;
   output [10:0] func;
   output [31:0] Addr;
   output read_op;
   output write_op;
   output [1:0] nibble;
   output write_byte;
   output [31:0] Address_toRAM;
   output [31:0] Data_in;
   input clk__L2_N1;
   input clk__L2_N10;
   input clk__L2_N11;
   input clk__L2_N12;
   input clk__L2_N2;
   input clk__L2_N3;
   input clk__L2_N4;
   input clk__L2_N5;
   input clk__L2_N6;
   input clk__L2_N7;
   input clk__L2_N8;
   input clk__L2_N9;

   // Internal wires
   wire FE_UNCONNECTED_0;
   wire flush_i;
   wire pcsrc_i;
   wire jump_i;
   wire pcwrite_i;
   wire ifid_write_i;
   wire reg_write_i;
   wire regwriteMEM_i;
   wire branchTaken_i;
   wire takeBranch_out_i;
   wire [31:0] jump_address_i;
   wire [31:0] branch_target_i;
   wire [31:0] pc_4_i;
   wire [31:0] instruction_fetch_i;
   wire [31:0] instruction_decode_i;
   wire [31:0] new_pc_i;
   wire [4:0] address_write_i;
   wire [31:0] data_write_i;
   wire [4:0] idex_rt_i;
   wire [3:0] idex_mem_read_i;
   wire [21:0] cw_to_idex_i;
   wire [31:0] jaddr_i;
   wire [31:0] pc4_to_idexreg_i;
   wire [31:0] data_read_dec_1_i;
   wire [31:0] data_read_dec_2_i;
   wire [31:0] immediate_ext_dec_i;
   wire [15:0] immediate_dec_i;
   wire [4:0] rt_dec_i;
   wire [4:0] rd_dec_i;
   wire [4:0] rs_dec_i;
   wire [21:0] cw_to_ex_i;
   wire [31:0] jump_address_toex_i;
   wire [31:0] pc_4_to_ex_i;
   wire [31:0] data_read_ex_1_i;
   wire [31:0] data_read_ex_2_i;
   wire [31:0] immediate_ext_ex_i;
   wire [15:0] immediate_ex_i;
   wire [4:0] rt_ex_i;
   wire [4:0] rd_ex_i;
   wire [4:0] rs_ex_i;
   wire [31:0] forw_dataMEM_i;
   wire [4:0] RFaddr_MEM_i;
   wire [10:0] cw_exmem_i;
   wire [31:0] toPC1_i;
   wire [31:0] toPC2_i;
   wire [31:0] addrMem_exmem_i;
   wire [31:0] writeData_exmem_i;
   wire [4:0] addrRF_exmem_i;
   wire [10:0] cw_tomem_i;
   wire [31:0] PC1_tomem_i;
   wire [31:0] PC2_tomem_i;
   wire [31:0] mem_addr_out_i;
   wire [31:0] mem_writedata_out_i;
   wire [4:0] regfile_addr_out_tomem_i;
   wire [2:0] cw_memwb_i;
   wire [31:0] dataOut_mem_i;
   wire [31:0] dataOut_exe_i;
   wire [4:0] RFaddr_out_memwb_i;
   wire [2:0] cw_towb_i;
   wire [31:0] from_mem_data_out_i;
   wire [31:0] from_alu_data_out_i;
   wire [4:0] regfile_addr_out_towb_i;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;

   assign Addr[31] = 1'b0 ;
   assign Addr[30] = 1'b0 ;
   assign Address_toRAM[31] = 1'b0 ;
   assign Address_toRAM[30] = 1'b0 ;

   fetch u_fetch (.jump_address(jump_address_i),
	.branch_target(branch_target_i),
	.from_iram(fromIRAM),
	.flush(flush_i),
	.clk(clk),
	.rst(rst),
	.pcsrc(pcsrc_i),
	.jump(jump_i),
	.pcwrite(pcwrite_i),
	.to_iram({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		Addr[29],
		Addr[28],
		Addr[27],
		Addr[26],
		Addr[25],
		Addr[24],
		Addr[23],
		Addr[22],
		Addr[21],
		Addr[20],
		Addr[19],
		Addr[18],
		Addr[17],
		Addr[16],
		Addr[15],
		Addr[14],
		Addr[13],
		Addr[12],
		Addr[11],
		Addr[10],
		Addr[9],
		Addr[8],
		Addr[7],
		Addr[6],
		Addr[5],
		Addr[4],
		Addr[3],
		Addr[2],
		Addr[1],
		Addr[0] }),
	.pc_4(pc_4_i),
	.instruction_fetch(instruction_fetch_i),
	.clk__L2_N1(clk__L2_N1),
	.clk__L2_N2(clk__L2_N2),
	.clk__L2_N3(clk__L2_N3),
	.clk__L2_N4(clk__L2_N4));
   ifid_reg u_ifidreg (.pc_4(pc_4_i),
	.instruction_fetch(instruction_fetch_i),
	.flush(flush_i),
	.ifid_write(ifid_write_i),
	.clk(clk),
	.rst(rst),
	.instruction_decode(instruction_decode_i),
	.new_pc(new_pc_i),
	.clk__L2_N1(clk__L2_N1),
	.clk__L2_N2(clk__L2_N2),
	.clk__L2_N3(clk__L2_N3),
	.clk__L2_N4(clk__L2_N4),
	.clk__L2_N5(clk__L2_N5),
	.clk__L2_N6(clk__L2_N6),
	.clk__L2_N7(clk__L2_N7),
	.clk__L2_N8(clk__L2_N8),
	.clk__L2_N9(clk__L2_N9));
   decode_unit u_decode_unit (.address_write(address_write_i),
	.data_write(data_write_i),
	.pc_4_from_dec(new_pc_i),
	.instruction(instruction_decode_i),
	.idex_rt(idex_rt_i),
	.clk(clk__L2_N6),
	.rst(rst),
	.reg_write(reg_write_i),
	.idex_mem_read(idex_mem_read_i),
	.cw(cw),
	.cw_to_ex(cw_to_idex_i),
	.jump_address(jaddr_i),
	.pc_4_to_ex(pc4_to_idexreg_i),
	.data_read_1(data_read_dec_1_i),
	.data_read_2(data_read_dec_2_i),
	.immediate_ext(immediate_ext_dec_i),
	.immediate(immediate_dec_i),
	.rt(rt_dec_i),
	.rd(rd_dec_i),
	.rs(rs_dec_i),
	.opcode(opcode),
	.func(func),
	.pcwrite(pcwrite_i),
	.ifid_write(ifid_write_i));
   idex_reg u_idexreg (.cw_to_ex_dec(cw_to_idex_i),
	.jump_address_dec(jaddr_i),
	.pc_4_dec(pc4_to_idexreg_i),
	.read_data_1_dec(data_read_dec_1_i),
	.read_data_2_dec(data_read_dec_2_i),
	.immediate_ext_dec(immediate_ext_dec_i),
	.immediate_dec(immediate_dec_i),
	.rt_dec(rt_dec_i),
	.rd_dec(rd_dec_i),
	.rs_dec(rs_dec_i),
	.clk(clk__L2_N10),
	.rst(rst),
	.cw_to_ex(cw_to_ex_i),
	.jump_address(jump_address_toex_i),
	.pc_4(pc_4_to_ex_i),
	.read_data_1(data_read_ex_1_i),
	.read_data_2(data_read_ex_2_i),
	.immediate_ext(immediate_ext_ex_i),
	.immediate(immediate_ex_i),
	.rt(rt_ex_i),
	.rd(rd_ex_i),
	.rs(rs_ex_i),
	.clk__L2_N5(clk__L2_N5),
	.clk__L2_N6(clk__L2_N6),
	.clk__L2_N7(clk__L2_N7),
	.clk__L2_N8(clk__L2_N8),
	.clk__L2_N9(clk__L2_N9));
   execute u_execute (.clk(clk),
	.rst(rst),
	.controls_in(cw_to_ex_i),
	.ext25_0(jump_address_toex_i),
	.nextPC(pc_4_to_ex_i),
	.op_A(data_read_ex_1_i),
	.op_B(data_read_ex_2_i),
	.ext15_0(immediate_ext_ex_i),
	.inst15_0(immediate_ex_i),
	.rt_inst(rt_ex_i),
	.rd_inst(rd_ex_i),
	.rs_inst(rs_ex_i),
	.unaligned(FE_UNCONNECTED_0),
	.forw_dataWB(data_write_i),
	.forw_dataMEM(forw_dataMEM_i),
	.RFaddr_WB(address_write_i),
	.RFaddr_MEM(RFaddr_MEM_i),
	.regwriteWB(reg_write_i),
	.regwriteMEM(regwriteMEM_i),
	.controls_out(cw_exmem_i),
	.toPC1(toPC1_i),
	.toPC2(toPC2_i),
	.branchTaken(branchTaken_i),
	.addrMem(addrMem_exmem_i),
	.writeData(writeData_exmem_i),
	.addrRF(addrRF_exmem_i),
	.IDEX_rt(idex_rt_i),
	.IDEX_memread(idex_mem_read_i));
   EX_MEM_Reg u_exmemreg (.clk(clk),
	.rst(rst),
	.controls_in(cw_exmem_i),
	.toPC1_in(toPC1_i),
	.toPC2_in(toPC2_i),
	.takeBranch_in(branchTaken_i),
	.mem_addr_in(addrMem_exmem_i),
	.mem_writedata_in(writeData_exmem_i),
	.regfile_addr_in(addrRF_exmem_i),
	.controls_out(cw_tomem_i),
	.toPC1_out(PC1_tomem_i),
	.toPC2_out(PC2_tomem_i),
	.takeBranch_out(takeBranch_out_i),
	.mem_addr_out(mem_addr_out_i),
	.mem_writedata_out(mem_writedata_out_i),
	.regfile_addr_out(regfile_addr_out_tomem_i),
	.clk__L2_N1(clk__L2_N1),
	.clk__L2_N10(clk__L2_N10),
	.clk__L2_N11(clk__L2_N11),
	.clk__L2_N12(clk__L2_N12),
	.clk__L2_N2(clk__L2_N2),
	.clk__L2_N3(clk__L2_N3),
	.clk__L2_N4(clk__L2_N4),
	.clk__L2_N5(clk__L2_N5),
	.clk__L2_N6(clk__L2_N6),
	.clk__L2_N7(clk__L2_N7),
	.clk__L2_N9(clk__L2_N9));
   memory u_memory (.controls_in(cw_tomem_i),
	.PC1_in(PC1_tomem_i),
	.PC2_in(PC2_tomem_i),
	.takeBranch(takeBranch_out_i),
	.addrMem(mem_addr_out_i),
	.writeData(mem_writedata_out_i),
	.RFaddr_in(regfile_addr_out_tomem_i),
	.Data_out_fromRAM(Data_out_fromRAM),
	.controls_out(cw_memwb_i),
	.dataOut_mem(dataOut_mem_i),
	.dataOut_exe(dataOut_exe_i),
	.RFaddr_out(RFaddr_out_memwb_i),
	.unaligned(FE_UNCONNECTED_0),
	.PCsrc(pcsrc_i),
	.flush(flush_i),
	.jump(jump_i),
	.PC1_out(jump_address_i),
	.PC2_out(branch_target_i),
	.regwrite_MEM(regwriteMEM_i),
	.RFaddr_MEM(RFaddr_MEM_i),
	.forw_addr_MEM(forw_dataMEM_i),
	.read_op(read_op),
	.write_op(write_op),
	.nibble(nibble),
	.write_byte(write_byte),
	.Address_toRAM({ SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		Address_toRAM[29],
		Address_toRAM[28],
		Address_toRAM[27],
		Address_toRAM[26],
		Address_toRAM[25],
		Address_toRAM[24],
		Address_toRAM[23],
		Address_toRAM[22],
		Address_toRAM[21],
		Address_toRAM[20],
		Address_toRAM[19],
		Address_toRAM[18],
		Address_toRAM[17],
		Address_toRAM[16],
		Address_toRAM[15],
		Address_toRAM[14],
		Address_toRAM[13],
		Address_toRAM[12],
		Address_toRAM[11],
		Address_toRAM[10],
		Address_toRAM[9],
		Address_toRAM[8],
		Address_toRAM[7],
		Address_toRAM[6],
		Address_toRAM[5],
		Address_toRAM[4],
		Address_toRAM[3],
		Address_toRAM[2],
		Address_toRAM[1],
		Address_toRAM[0] }),
	.Data_in(Data_in));
   MEM_WB_Reg u_memwbreg (.clk(clk__L2_N6),
	.rst(rst),
	.controls_in(cw_memwb_i),
	.from_mem_data_in(dataOut_mem_i),
	.from_alu_data_in(dataOut_exe_i),
	.regfile_addr_in(RFaddr_out_memwb_i),
	.controls_out(cw_towb_i),
	.from_mem_data_out(from_mem_data_out_i),
	.from_alu_data_out(from_alu_data_out_i),
	.regfile_addr_out(regfile_addr_out_towb_i));
   writeback u_writeback (.from_mem_data(from_mem_data_out_i),
	.from_alu_data(from_alu_data_out_i),
	.regfile_addr_in(regfile_addr_out_towb_i),
	.regwrite_in(cw_towb_i[2]),
	.link(cw_towb_i[1]),
	.memtoreg(cw_towb_i[0]),
	.regwrite_out(reg_write_i),
	.regfile_data(data_write_i),
	.regfile_addr_out(address_write_i));
endmodule

module cu (
	opcode, 
	func, 
	cw);
   input [5:0] opcode;
   input [10:0] func;
   output [22:0] cw;

   // Internal wires
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;

   NAND3_X1 U115 (.ZN(n36),
	.A3(func[3]),
	.A2(n40),
	.A1(cw[16]));
   NAND3_X1 U116 (.ZN(n35),
	.A3(n46),
	.A2(n45),
	.A1(opcode[1]));
   NAND3_X1 U117 (.ZN(cw[1]),
	.A3(n83),
	.A2(n82),
	.A1(n81));
   XOR2_X1 U118 (.Z(n117),
	.B(n118),
	.A(func[1]));
   NAND3_X1 U119 (.ZN(n48),
	.A3(n38),
	.A2(n45),
	.A1(opcode[4]));
   NAND3_X1 U120 (.ZN(n32),
	.A3(opcode[1]),
	.A2(n45),
	.A1(n30));
   NAND3_X1 U121 (.ZN(n79),
	.A3(opcode[1]),
	.A2(n45),
	.A1(opcode[0]));
   NAND3_X1 U122 (.ZN(n42),
	.A3(func[1]),
	.A2(n43),
	.A1(func[5]));
   NAND3_X1 U123 (.ZN(n107),
	.A3(n46),
	.A2(n39),
	.A1(opcode[0]));
   NAND3_X1 U124 (.ZN(n56),
	.A3(n59),
	.A2(n118),
	.A1(func[3]));
   INV_X1 U3 (.ZN(n52),
	.A(n76));
   INV_X1 U4 (.ZN(n77),
	.A(n101));
   INV_X1 U5 (.ZN(n120),
	.A(cw[16]));
   INV_X1 U6 (.ZN(n80),
	.A(n109));
   INV_X1 U7 (.ZN(n33),
	.A(cw[18]));
   INV_X1 U8 (.ZN(n87),
	.A(n98));
   INV_X1 U9 (.ZN(n29),
	.A(n110));
   INV_X1 U10 (.ZN(n53),
	.A(n90));
   INV_X1 U11 (.ZN(n100),
	.A(cw[12]));
   NOR2_X1 U12 (.ZN(cw[16]),
	.A2(n101),
	.A1(n31));
   NOR3_X1 U13 (.ZN(n73),
	.A3(n42),
	.A2(n120),
	.A1(n60));
   AOI211_X1 U14 (.ZN(n82),
	.C2(n124),
	.C1(cw[16]),
	.B(n66),
	.A(n47));
   NAND4_X1 U15 (.ZN(n101),
	.A4(n123),
	.A3(n45),
	.A2(n91),
	.A1(n30));
   OAI22_X1 U16 (.ZN(n92),
	.B2(n94),
	.B1(n80),
	.A2(n108),
	.A1(n79));
   INV_X1 U17 (.ZN(n108),
	.A(n46));
   OAI22_X1 U18 (.ZN(cw[18]),
	.B2(n31),
	.B1(n93),
	.A2(n80),
	.A1(n79));
   NOR2_X1 U19 (.ZN(n46),
	.A2(n123),
	.A1(n111));
   NOR2_X1 U20 (.ZN(n110),
	.A2(n62),
	.A1(n78));
   NAND2_X1 U21 (.ZN(n76),
	.A2(n123),
	.A1(n38));
   INV_X1 U22 (.ZN(n38),
	.A(n85));
   NOR2_X1 U23 (.ZN(n109),
	.A2(n31),
	.A1(n123));
   INV_X1 U24 (.ZN(n39),
	.A(n119));
   NAND2_X1 U25 (.ZN(n98),
	.A2(n60),
	.A1(cw[16]));
   NOR2_X1 U26 (.ZN(cw[12]),
	.A2(n93),
	.A1(n111));
   NAND2_X1 U27 (.ZN(n68),
	.A2(n93),
	.A1(n101));
   NAND2_X1 U28 (.ZN(n50),
	.A2(n41),
	.A1(n73));
   NAND2_X1 U29 (.ZN(n90),
	.A2(n30),
	.A1(n52));
   INV_X1 U30 (.ZN(n124),
	.A(n56));
   OR3_X1 U31 (.ZN(cw[7]),
	.A3(n110),
	.A2(cw[8]),
	.A1(cw[10]));
   NAND4_X1 U32 (.ZN(cw[21]),
	.A4(n107),
	.A3(n106),
	.A2(n105),
	.A1(n104));
   INV_X1 U33 (.ZN(n104),
	.A(n92));
   NAND2_X1 U34 (.ZN(n106),
	.A2(n69),
	.A1(n52));
   AOI211_X1 U35 (.ZN(n74),
	.C2(n38),
	.C1(n39),
	.B(n103),
	.A(n102));
   INV_X1 U36 (.ZN(n102),
	.A(n48));
   OR2_X1 U37 (.ZN(n103),
	.A2(cw[21]),
	.A1(cw[7]));
   INV_X1 U38 (.ZN(n34),
	.A(n47));
   NAND4_X1 U39 (.ZN(cw[0]),
	.A4(n113),
	.A3(n112),
	.A2(n105),
	.A1(n82));
   NOR4_X1 U40 (.ZN(n113),
	.A4(n115),
	.A3(n114),
	.A2(n71),
	.A1(n110));
   AOI21_X1 U41 (.ZN(n81),
	.B2(n91),
	.B1(n71),
	.A(n92));
   OAI21_X1 U42 (.ZN(cw[6]),
	.B2(n32),
	.B1(n31),
	.A(n33));
   NOR2_X1 U43 (.ZN(cw[9]),
	.A2(n30),
	.A1(n29));
   NOR2_X1 U44 (.ZN(cw[13]),
	.A2(n111),
	.A1(n101));
   NOR3_X1 U45 (.ZN(cw[17]),
	.A3(n76),
	.A2(n30),
	.A1(n94));
   AOI21_X1 U46 (.ZN(cw[20]),
	.B2(n32),
	.B1(n79),
	.A(n80));
   NAND4_X1 U47 (.ZN(cw[22]),
	.A4(n33),
	.A3(n76),
	.A2(n75),
	.A1(n74));
   NAND2_X1 U48 (.ZN(n75),
	.A2(n78),
	.A1(n77));
   NOR4_X1 U49 (.ZN(n95),
	.A4(func[1]),
	.A3(n118),
	.A2(n41),
	.A1(n89));
   OAI221_X1 U50 (.ZN(n66),
	.C2(n76),
	.C1(n79),
	.B2(n120),
	.B1(n125),
	.A(n49));
   AOI21_X1 U51 (.ZN(n125),
	.B2(func[2]),
	.B1(n124),
	.A(n126));
   NOR4_X1 U52 (.ZN(n126),
	.A4(n42),
	.A3(n118),
	.A2(func[3]),
	.A1(func[4]));
   NOR4_X1 U53 (.ZN(n97),
	.A4(func[6]),
	.A3(func[7]),
	.A2(func[8]),
	.A1(func[9]));
   INV_X1 U54 (.ZN(n30),
	.A(opcode[0]));
   AOI211_X1 U55 (.ZN(n64),
	.C2(n45),
	.C1(n52),
	.B(n66),
	.A(n65));
   INV_X1 U56 (.ZN(n65),
	.A(n67));
   AOI22_X1 U57 (.ZN(n67),
	.B2(n38),
	.B1(n69),
	.A2(opcode[5]),
	.A1(n68));
   NOR3_X1 U58 (.ZN(cw[8]),
	.A3(n101),
	.A2(opcode[3]),
	.A1(n78));
   NOR3_X1 U59 (.ZN(cw[10]),
	.A3(n93),
	.A2(opcode[3]),
	.A1(n78));
   NOR2_X1 U60 (.ZN(n71),
	.A2(opcode[0]),
	.A1(n48));
   AOI22_X1 U61 (.ZN(n105),
	.B2(n109),
	.B1(n122),
	.A2(n46),
	.A1(n121));
   INV_X1 U62 (.ZN(n121),
	.A(n32));
   OAI22_X1 U63 (.ZN(n122),
	.B2(opcode[0]),
	.B1(n119),
	.A2(n30),
	.A1(n94));
   NOR3_X1 U64 (.ZN(n114),
	.A3(n30),
	.A2(opcode[1]),
	.A1(n76));
   INV_X1 U65 (.ZN(n41),
	.A(func[4]));
   NOR2_X1 U66 (.ZN(n59),
	.A2(func[1]),
	.A1(n61));
   OAI22_X1 U67 (.ZN(n40),
	.B2(n44),
	.B1(n43),
	.A2(n42),
	.A1(n41));
   NAND4_X1 U68 (.ZN(n49),
	.A4(n30),
	.A3(n39),
	.A2(opcode[4]),
	.A1(n38));
   AOI22_X1 U69 (.ZN(n112),
	.B2(n68),
	.B1(opcode[5]),
	.A2(n118),
	.A1(n73));
   NOR2_X1 U70 (.ZN(n69),
	.A2(opcode[2]),
	.A1(n30));
   INV_X1 U71 (.ZN(n78),
	.A(opcode[5]));
   NAND2_X1 U72 (.ZN(n94),
	.A2(opcode[2]),
	.A1(opcode[1]));
   INV_X1 U73 (.ZN(n118),
	.A(func[0]));
   AOI21_X1 U74 (.ZN(n115),
	.B2(n116),
	.B1(n44),
	.A(n98));
   NAND4_X1 U75 (.ZN(n116),
	.A4(n89),
	.A3(n41),
	.A2(func[2]),
	.A1(n117));
   NAND2_X1 U76 (.ZN(n44),
	.A2(func[0]),
	.A1(n59));
   NAND2_X1 U77 (.ZN(n111),
	.A2(opcode[5]),
	.A1(opcode[3]));
   INV_X1 U78 (.ZN(n43),
	.A(func[2]));
   AOI21_X1 U79 (.ZN(n70),
	.B2(n72),
	.B1(n44),
	.A(func[2]));
   OR2_X1 U80 (.ZN(n72),
	.A2(func[3]),
	.A1(n61));
   OAI211_X1 U81 (.ZN(n54),
	.C2(n55),
	.C1(n44),
	.B(n57),
	.A(n56));
   NAND2_X1 U82 (.ZN(n55),
	.A2(n43),
	.A1(func[3]));
   OAI211_X1 U83 (.ZN(n57),
	.C2(n59),
	.C1(n58),
	.B(func[2]),
	.A(n60));
   NOR2_X1 U84 (.ZN(n58),
	.A2(n61),
	.A1(func[0]));
   INV_X1 U85 (.ZN(n45),
	.A(opcode[2]));
   AOI221_X1 U86 (.ZN(n83),
	.C2(opcode[1]),
	.C1(n53),
	.B2(func[0]),
	.B1(n73),
	.A(n84));
   OAI21_X1 U87 (.ZN(n84),
	.B2(n85),
	.B1(n79),
	.A(n86));
   NAND4_X1 U88 (.ZN(n86),
	.A4(n41),
	.A3(n88),
	.A2(func[1]),
	.A1(n87));
   OAI22_X1 U89 (.ZN(n88),
	.B2(n89),
	.B1(func[0]),
	.A2(n43),
	.A1(func[5]));
   NAND4_X1 U90 (.ZN(n37),
	.A4(n39),
	.A3(opcode[0]),
	.A2(opcode[4]),
	.A1(n38));
   INV_X1 U91 (.ZN(n123),
	.A(opcode[4]));
   OR2_X1 U92 (.ZN(n93),
	.A2(opcode[4]),
	.A1(n79));
   OR2_X1 U93 (.ZN(n31),
	.A2(opcode[5]),
	.A1(opcode[3]));
   NAND2_X1 U94 (.ZN(n85),
	.A2(n78),
	.A1(opcode[3]));
   NAND2_X1 U95 (.ZN(n119),
	.A2(n91),
	.A1(opcode[2]));
   NAND2_X1 U96 (.ZN(n61),
	.A2(n41),
	.A1(func[5]));
   INV_X1 U97 (.ZN(n60),
	.A(func[3]));
   INV_X1 U98 (.ZN(n91),
	.A(opcode[1]));
   NOR2_X1 U99 (.ZN(cw[5]),
	.A2(opcode[5]),
	.A1(n62));
   INV_X1 U100 (.ZN(n89),
	.A(func[5]));
   NAND2_X1 U101 (.ZN(n47),
	.A2(n127),
	.A1(n107));
   NAND4_X1 U102 (.ZN(n127),
	.A4(n95),
	.A3(cw[16]),
	.A2(func[2]),
	.A1(func[3]));
   OR3_X1 U103 (.ZN(n62),
	.A3(n119),
	.A2(opcode[4]),
	.A1(opcode[3]));
   NAND4_X1 U104 (.ZN(cw[2]),
	.A4(n64),
	.A3(n63),
	.A2(n62),
	.A1(n50));
   AOI22_X1 U105 (.ZN(n63),
	.B2(opcode[1]),
	.B1(n71),
	.A2(cw[16]),
	.A1(n70));
   NAND4_X1 U106 (.ZN(cw[3]),
	.A4(n51),
	.A3(n50),
	.A2(n49),
	.A1(n48));
   AOI222_X1 U107 (.ZN(n51),
	.C2(n54),
	.C1(cw[16]),
	.B2(opcode[2]),
	.B1(n53),
	.A2(n39),
	.A1(n52));
   NAND4_X1 U108 (.ZN(cw[4]),
	.A4(n37),
	.A3(n36),
	.A2(n35),
	.A1(n34));
   NOR2_X1 U109 (.ZN(cw[11]),
	.A2(n29),
	.A1(opcode[0]));
   NAND4_X1 U110 (.ZN(cw[14]),
	.A4(n100),
	.A3(n90),
	.A2(n99),
	.A1(n74));
   NAND2_X1 U111 (.ZN(n99),
	.A2(n77),
	.A1(opcode[3]));
   AND4_X1 U112 (.ZN(cw[15]),
	.A4(n97),
	.A3(n96),
	.A2(n95),
	.A1(n87));
   NOR2_X1 U113 (.ZN(n96),
	.A2(func[10]),
	.A1(func[2]));
   AND2_X1 U114 (.ZN(cw[19]),
	.A2(cw[5]),
	.A1(opcode[0]));
endmodule

module DLX (
	clk, 
	rst, 
	iram_data, 
	Data_out_fromRAM, 
	addr_to_iram, 
	read_op, 
	write_op, 
	nibble, 
	write_byte, 
	Address_toRAM, 
	Data_in);
   input clk;
   input rst;
   input [31:0] iram_data;
   input [31:0] Data_out_fromRAM;
   output [31:0] addr_to_iram;
   output read_op;
   output write_op;
   output [1:0] nibble;
   output write_byte;
   output [31:0] Address_toRAM;
   output [31:0] Data_in;

   // Internal wires
   wire clk__L2_N12;
   wire clk__L2_N11;
   wire clk__L2_N10;
   wire clk__L2_N9;
   wire clk__L2_N8;
   wire clk__L2_N7;
   wire clk__L2_N6;
   wire clk__L2_N5;
   wire clk__L2_N4;
   wire clk__L2_N3;
   wire clk__L2_N2;
   wire clk__L2_N1;
   wire clk__L2_N0;
   wire clk__L1_N0;
   wire [5:0] opcode_i;
   wire [10:0] func_i;
   wire [22:0] cw_i;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;

   assign addr_to_iram[31] = 1'b0 ;
   assign addr_to_iram[30] = 1'b0 ;
   assign Address_toRAM[31] = 1'b0 ;
   assign Address_toRAM[30] = 1'b0 ;

   CLKBUF_X3 clk__L2_I12 (.Z(clk__L2_N12),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I11 (.Z(clk__L2_N11),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I10 (.Z(clk__L2_N10),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I9 (.Z(clk__L2_N9),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I8 (.Z(clk__L2_N8),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I7 (.Z(clk__L2_N7),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I6 (.Z(clk__L2_N6),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I5 (.Z(clk__L2_N5),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I4 (.Z(clk__L2_N4),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I3 (.Z(clk__L2_N3),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I2 (.Z(clk__L2_N2),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I1 (.Z(clk__L2_N1),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L2_I0 (.Z(clk__L2_N0),
	.A(clk__L1_N0));
   CLKBUF_X3 clk__L1_I0 (.Z(clk__L1_N0),
	.A(clk));
   cu u_cu (.opcode(opcode_i),
	.func(func_i),
	.cw(cw_i));
   DataPath u_DataPath (.clk(clk__L2_N0),
	.rst(rst),
	.fromIRAM(iram_data),
	.cw(cw_i),
	.Data_out_fromRAM(Data_out_fromRAM),
	.opcode(opcode_i),
	.func(func_i),
	.Addr({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		addr_to_iram[29],
		addr_to_iram[28],
		addr_to_iram[27],
		addr_to_iram[26],
		addr_to_iram[25],
		addr_to_iram[24],
		addr_to_iram[23],
		addr_to_iram[22],
		addr_to_iram[21],
		addr_to_iram[20],
		addr_to_iram[19],
		addr_to_iram[18],
		addr_to_iram[17],
		addr_to_iram[16],
		addr_to_iram[15],
		addr_to_iram[14],
		addr_to_iram[13],
		addr_to_iram[12],
		addr_to_iram[11],
		addr_to_iram[10],
		addr_to_iram[9],
		addr_to_iram[8],
		addr_to_iram[7],
		addr_to_iram[6],
		addr_to_iram[5],
		addr_to_iram[4],
		addr_to_iram[3],
		addr_to_iram[2],
		addr_to_iram[1],
		addr_to_iram[0] }),
	.read_op(read_op),
	.write_op(write_op),
	.nibble(nibble),
	.write_byte(write_byte),
	.Address_toRAM({ SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		Address_toRAM[29],
		Address_toRAM[28],
		Address_toRAM[27],
		Address_toRAM[26],
		Address_toRAM[25],
		Address_toRAM[24],
		Address_toRAM[23],
		Address_toRAM[22],
		Address_toRAM[21],
		Address_toRAM[20],
		Address_toRAM[19],
		Address_toRAM[18],
		Address_toRAM[17],
		Address_toRAM[16],
		Address_toRAM[15],
		Address_toRAM[14],
		Address_toRAM[13],
		Address_toRAM[12],
		Address_toRAM[11],
		Address_toRAM[10],
		Address_toRAM[9],
		Address_toRAM[8],
		Address_toRAM[7],
		Address_toRAM[6],
		Address_toRAM[5],
		Address_toRAM[4],
		Address_toRAM[3],
		Address_toRAM[2],
		Address_toRAM[1],
		Address_toRAM[0] }),
	.Data_in(Data_in),
	.clk__L2_N1(clk__L2_N1),
	.clk__L2_N10(clk__L2_N10),
	.clk__L2_N11(clk__L2_N11),
	.clk__L2_N12(clk__L2_N12),
	.clk__L2_N2(clk__L2_N2),
	.clk__L2_N3(clk__L2_N3),
	.clk__L2_N4(clk__L2_N4),
	.clk__L2_N5(clk__L2_N5),
	.clk__L2_N6(clk__L2_N6),
	.clk__L2_N7(clk__L2_N7),
	.clk__L2_N8(clk__L2_N8),
	.clk__L2_N9(clk__L2_N9));
endmodule

