// Seed: 3890649645
module module_0 ();
  parameter id_1 = -1;
  id_2 :
  assert property (@(posedge 1) id_2) if ({id_1{id_1}} && "") id_2 <= -1;
  reg id_3;
  always begin : LABEL_0
    id_3 <= -1;
  end
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd22,
    parameter id_5 = 32'd47,
    parameter id_6 = 32'd24
) (
    id_1[1 : id_3],
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire [id_3 : -1 'b0] _id_5, _id_6, id_7;
  logic [id_5 : -1] id_8;
  parameter real id_9 = 1 + 1;
  wire id_10, id_11, id_12, id_13;
  wire [1  ==  id_6 : -1] id_14, id_15;
endmodule
