Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_display"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\mux8_1.vhd" into library work
Parsing entity <mux8_1>.
Parsing architecture <Behavioral> of entity <mux8_1>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" into library work
Parsing entity <translator>.
Parsing architecture <Behavioral> of entity <translator>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" into library work
Parsing entity <LCD>.
Parsing architecture <arch_LCD> of entity <lcd>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\counter_clk_enable.vhd" into library work
Parsing entity <counter_clk_enable>.
Parsing architecture <Arch_counter_clk_enable> of entity <counter_clk_enable>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\top_display.vhd" into library work
Parsing entity <top_display>.
Parsing architecture <Behavioral> of entity <top_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_display> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LCD> (architecture <arch_LCD>) from library <work>.
WARNING:HDLCompiler:871 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 30: Using initial value "00000001" for clear_data_display since it is never assigned
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 41: state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 60: enable_init should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 71: enable_init should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 82: enable_init should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 93: enable_init should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 104: enable_init should be on the sensitivity list of the process

Elaborating entity <translator> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" Line 59: Using initial value "00101110" for dot since it is never assigned

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux8_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter_clk_enable> (architecture <Arch_counter_clk_enable>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_display>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\top_display.vhd".
        n = 9
    Summary:
	no macro.
Unit <top_display> synthesized.

Synthesizing Unit <LCD>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd".
WARNING:Xst:647 - Input <ind_outd_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RS_clk_DFF_9_q>.
    Found 1-bit register for signal <R_W_clk_DFF_10_q>.
    Found 32-bit register for signal <init_count[31]_dff_9_OUT>.
    Found 4-bit register for signal <state[3]_dff_10_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_12_OUT>.
    Found 1-bit register for signal <RS_clk_DFF_47_q>.
    Found 1-bit register for signal <R_W_clk_DFF_48_q>.
    Found 4-bit register for signal <state[3]_dff_17_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_20_OUT>.
    Found 4-bit register for signal <state[3]_dff_25_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_28_OUT>.
    Found 4-bit register for signal <state[3]_dff_33_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_36_OUT>.
    Found 4-bit register for signal <state[3]_dff_41_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_44_OUT>.
    Found 1-bit register for signal <done_clk_DFF_57_q>.
    Found 4-bit register for signal <state[3]_dff_49_OUT>.
    Found 4-bit register for signal <state[3]_dff_57_OUT>.
    Found 1-bit register for signal <RS_clk_DFF_61_q>.
    Found 1-bit register for signal <R_W_clk_DFF_62_q>.
    Found 8-bit register for signal <dataOUT[7]_dff_76_OUT>.
    Found 32-bit register for signal <writing_counter[31]_dff_78_OUT>.
    Found 4-bit register for signal <state[3]_dff_79_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_98_OUT>.
    Found 4-bit register for signal <state[3]_dff_102_OUT>.
    Found 8-bit register for signal <dataOUT[7]_dff_121_OUT>.
    Found 4-bit register for signal <state[3]_dff_125_OUT>.
    Found 1-bit register for signal <RS_clk_DFF_67_q>.
    Found 8-bit register for signal <dataOUT[7]_dff_144_OUT>.
    Found 32-bit register for signal <writing_counter[31]_dff_146_OUT>.
    Found 4-bit register for signal <state[3]_dff_148_OUT>.
    Found 1-bit register for signal <done_clk_DFF_69_q>.
    Found 8-bit register for signal <dataOUT[7]_dff_8_OUT>.
    Found 32-bit adder for signal <init_count[31]_GND_4_o_add_1_OUT> created at line 51.
    Found 32-bit adder for signal <writing_counter[31]_GND_4_o_add_59_OUT> created at line 174.
    Found 4-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_155_OUT> created at line 41.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<7>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<6>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<5>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<4>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<3>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<2>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<1>> created at line 34.
    Found 1-bit 11-to-1 multiplexer for signal <state[3]_X_4_o_wide_mux_151_OUT<0>> created at line 34.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOUT<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_W>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <init_count<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writing_counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <GND_4_o_init_count[31]_LessThan_1_o> created at line 47
    WARNING:Xst:2404 -  FFs/Latches <_i000151<0:0>> (without init value) have a constant value of 0 in block <LCD>.
    WARNING:Xst:2404 -  FFs/Latches <_i000078<1:2>> (without init value) have a constant value of 0 in block <LCD>.
    WARNING:Xst:2404 -  FFs/Latches <_i000078<2:5>> (without init value) have a constant value of 1 in block <LCD>.
    WARNING:Xst:2404 -  FFs/Latches <_i000078<5:6>> (without init value) have a constant value of 0 in block <LCD>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 229 D-type flip-flop(s).
	inferred  75 Latch(s).
	inferred   1 Comparator(s).
	inferred  89 Multiplexer(s).
Unit <LCD> synthesized.

Synthesizing Unit <translator>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd".
        n = 9
WARNING:Xst:647 - Input <data_in<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" line 68: Output port <tc> of the instance <counter_select> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <translator> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\counter.vhd".
        n = 3
    Found 3-bit register for signal <cnt>.
    Found 1-bit register for signal <tc>.
    Found 3-bit adder for signal <cnt[2]_GND_344_o_add_1_OUT> created at line 1241.
    Found 3-bit comparator lessequal for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <mux8_1>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\mux8_1.vhd".
        N = 8
WARNING:Xst:647 - Input <g> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 7-to-1 multiplexer for signal <y> created at line 46.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8_1> synthesized.

Synthesizing Unit <counter_clk_enable>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\counter_clk_enable.vhd".
    Found 1-bit register for signal <clk_enable>.
    Found 18-bit register for signal <count>.
    Found 19-bit adder for signal <n0008> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_clk_enable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 19-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
# Registers                                            : 37
 1-bit register                                        : 11
 18-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 11
 8-bit register                                        : 10
# Latches                                              : 75
 1-bit latch                                           : 75
# Comparators                                          : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 94
 1-bit 11-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 51
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 11-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <_i000057_0> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000038_0> 
INFO:Xst:2261 - The FF/Latch <_i000057_5> in Unit <interface> is equivalent to the following 3 FFs/Latches, which will be removed : <_i000046_5> <_i000038_5> <_i000030_5> 
INFO:Xst:2261 - The FF/Latch <_i000027_0> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000043_0> <_i000059_0> 
INFO:Xst:2261 - The FF/Latch <_i000057_6> in Unit <interface> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000046_6> <_i000038_6> <_i000030_6> <_i000022_6> 
INFO:Xst:2261 - The FF/Latch <_i000043_1> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000051_1> 
INFO:Xst:2261 - The FF/Latch <_i000035_0> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000051_0> 
INFO:Xst:2261 - The FF/Latch <_i000046_0> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_0> <_i000022_0> 
INFO:Xst:2261 - The FF/Latch <_i000027_1> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000035_1> <_i000059_1> 
INFO:Xst:2261 - The FF/Latch <_i000057_2> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000046_2> <_i000022_2> 
INFO:Xst:2261 - The FF/Latch <_i000057_4> in Unit <interface> is equivalent to the following 3 FFs/Latches, which will be removed : <_i000046_4> <_i000038_4> <_i000030_4> 
INFO:Xst:2261 - The FF/Latch <_i000057_3> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_3> <_i000022_3> 
INFO:Xst:2261 - The FF/Latch <_i000027_3> in Unit <interface> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000043_3> <_i000035_3> <_i000051_3> <_i000059_3> 
INFO:Xst:2261 - The FF/Latch <_i000038_2> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000030_2> 
INFO:Xst:2261 - The FF/Latch <_i000057_1> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000046_1> 
INFO:Xst:2261 - The FF/Latch <_i000046_3> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000038_3> 
INFO:Xst:2261 - The FF/Latch <_i000057_7> in Unit <interface> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000046_7> <_i000038_7> <_i000030_7> <_i000022_7> 
INFO:Xst:2261 - The FF/Latch <_i000027_2> in Unit <interface> is equivalent to the following FF/Latch, which will be removed : <_i000035_2> 
INFO:Xst:2261 - The FF/Latch <_i000038_1> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_1> <_i000022_1> 
INFO:Xst:2261 - The FF/Latch <_i000043_2> in Unit <interface> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000051_2> <_i000059_2> 

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_clk_enable>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_clk_enable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 2
 18-bit modulo-166667 up counter                       : 1
 3-bit up counter                                      : 1
# Registers                                            : 231
 Flip-Flops                                            : 231
# Comparators                                          : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 92
 1-bit 11-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 51
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 11-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <_i000057_0> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000038_0> 
INFO:Xst:2261 - The FF/Latch <_i000057_5> in Unit <LCD> is equivalent to the following 3 FFs/Latches, which will be removed : <_i000046_5> <_i000038_5> <_i000030_5> 
INFO:Xst:2261 - The FF/Latch <_i000027_0> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000043_0> <_i000059_0> 
INFO:Xst:2261 - The FF/Latch <_i000057_6> in Unit <LCD> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000046_6> <_i000038_6> <_i000030_6> <_i000022_6> 
INFO:Xst:2261 - The FF/Latch <_i000043_1> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000051_1> 
INFO:Xst:2261 - The FF/Latch <_i000035_0> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000051_0> 
INFO:Xst:2261 - The FF/Latch <_i000046_0> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_0> <_i000022_0> 
INFO:Xst:2261 - The FF/Latch <_i000027_1> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000035_1> <_i000059_1> 
INFO:Xst:2261 - The FF/Latch <_i000057_2> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000046_2> <_i000022_2> 
INFO:Xst:2261 - The FF/Latch <_i000057_4> in Unit <LCD> is equivalent to the following 3 FFs/Latches, which will be removed : <_i000046_4> <_i000038_4> <_i000030_4> 
INFO:Xst:2261 - The FF/Latch <_i000057_3> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_3> <_i000022_3> 
INFO:Xst:2261 - The FF/Latch <_i000027_3> in Unit <LCD> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000043_3> <_i000035_3> <_i000051_3> <_i000059_3> 
INFO:Xst:2261 - The FF/Latch <_i000038_2> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000030_2> 
INFO:Xst:2261 - The FF/Latch <_i000057_1> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000046_1> 
INFO:Xst:2261 - The FF/Latch <_i000046_3> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000038_3> 
INFO:Xst:2261 - The FF/Latch <_i000057_7> in Unit <LCD> is equivalent to the following 4 FFs/Latches, which will be removed : <_i000046_7> <_i000038_7> <_i000030_7> <_i000022_7> 
INFO:Xst:2261 - The FF/Latch <_i000027_2> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000035_2> 
INFO:Xst:2261 - The FF/Latch <_i000038_1> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000030_1> <_i000022_1> 
INFO:Xst:2261 - The FF/Latch <_i000043_2> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000051_2> <_i000059_2> 
WARNING:Xst:2677 - Node <translate_int/counter_select/tc> of sequential type is unconnected in block <top_display>.
INFO:Xst:2261 - The FF/Latch <_i000123_5> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000100_5> 
INFO:Xst:2261 - The FF/Latch <_i000104_1> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000127_1> 
INFO:Xst:2261 - The FF/Latch <_i000104_2> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000150_2> <_i000127_2> 
INFO:Xst:2261 - The FF/Latch <_i000104_3> in Unit <LCD> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000150_3> <_i000127_3> 
INFO:Xst:2261 - The FF/Latch <_i000104_0> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000150_0> 
WARNING:Xst:2170 - Unit LCD : the following signal(s) form a combinatorial loop: state[3]_X_4_o_wide_mux_155_OUT<1>, state[3]_X_4_o_wide_mux_155_OUT<0>1, state<0>, state<1>.
WARNING:Xst:2170 - Unit LCD : the following signal(s) form a combinatorial loop: state[3]_X_4_o_wide_mux_155_OUT<3>, state<2>, state[3]_X_4_o_wide_mux_155_OUT<2>, state<3>.

Optimizing unit <top_display> ...
WARNING:Xst:1710 - FF/Latch <translate_int/counter_select/cnt_2> (without init value) has a constant value of 0 in block <top_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <translate_int/counter_select/cnt_2> (without init value) has a constant value of 0 in block <top_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <LCD> ...
INFO:Xst:2261 - The FF/Latch <_i000146_4> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000100_4> 
INFO:Xst:2261 - The FF/Latch <_i000146_5> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000123_5> 
INFO:Xst:2261 - The FF/Latch <_i000146_7> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000100_7> 
INFO:Xst:2261 - The FF/Latch <_i000146_4> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000100_4> 
INFO:Xst:2261 - The FF/Latch <_i000146_5> in Unit <LCD> is equivalent to the following FF/Latch, which will be removed : <_i000123_5> 
INFO:Xst:2261 - The FF/Latch <interface/_i000100_6> in Unit <top_display> is equivalent to the following FF/Latch, which will be removed : <interface/_i000146_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_display, actual ratio is 0.
Latch interface/dataOUT_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/dataOUT_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/done has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/RS has been replicated 1 time(s) to handle iob=true attribute.
Latch interface/R_W has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 200
 Flip-Flops                                            : 200

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 582
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 79
#      LUT2                        : 41
#      LUT3                        : 21
#      LUT4                        : 53
#      LUT5                        : 101
#      LUT6                        : 113
#      MUXCY                       : 85
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 286
#      FD                          : 145
#      FDC                         : 21
#      FDR                         : 20
#      FDS                         : 14
#      LD_1                        : 20
#      LDE_1                       : 66
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             275  out of  126800     0%  
 Number of Slice LUTs:                  411  out of  63400     0%  
    Number used as Logic:               411  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    459
   Number with an unused Flip Flop:     184  out of    459    40%  
   Number with an unused LUT:            48  out of    459    10%  
   Number of fully used LUT-FF pairs:   227  out of    459    49%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  17  out of    210     8%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 198   |
start_lcd                          | IBUF+BUFG              | 2     |
reset                              | IBUF+BUFG              | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.798ns (Maximum Frequency: 128.246MHz)
   Minimum input arrival time before clock: 9.316ns
   Maximum output required time after clock: 1.030ns
   Maximum combinational path delay: 0.459ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.798ns (frequency: 128.246MHz)
  Total number of paths / destination ports: 2794 / 178
-------------------------------------------------------------------------
Delay:               7.798ns (Levels of Logic = 10)
  Source:            interface/_i000035_0 (FF)
  Destination:       interface/state_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: interface/_i000035_0 to interface/state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.478   0.542  interface/_i000035_0 (interface/_i000035_0)
     LUT3:I1->O            1   0.124   0.421  interface/Mmux_state122 (interface/Mmux_state121)
     LUT6:I5->O            1   0.124   0.716  interface/Mmux_state123 (interface/Mmux_state122)
     LUT5:I2->O           46   0.124   0.577  interface/Mmux_state125 (interface/state<0>)
     LUT6:I5->O            1   0.124   0.421  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT41 (interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT4)
     LUT5:I4->O           33   0.124   0.869  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT44 (interface/state[3]_X_4_o_wide_mux_155_OUT<1>)
     LUT4:I1->O            6   0.124   0.952  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT8121 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<0>25)
     LUT5:I0->O           22   0.124   0.557  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT84 (interface/state[3]_X_4_o_wide_mux_155_OUT<3>)
     LUT4:I3->O            1   0.124   0.421  interface/Mmux_state321 (interface/Mmux_state32)
     LUT6:I5->O           35   0.124   0.574  interface/Mmux_state326 (interface/state<2>)
     LUT3:I2->O            1   0.124   0.000  interface/state[3]_GND_4_o_mux_95_OUT<2>1 (interface/state[3]_GND_4_o_mux_95_OUT<2>)
     FD:D                      0.030          interface/_i000104_2
    ----------------------------------------
    Total                      7.798ns (1.748ns logic, 6.050ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'start_lcd'
  Clock period: 1.221ns (frequency: 819.001MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.221ns (Levels of Logic = 1)
  Source:            translate_int/counter_select/cnt_1 (FF)
  Destination:       translate_int/counter_select/cnt_0 (FF)
  Source Clock:      start_lcd rising
  Destination Clock: start_lcd rising

  Data Path: translate_int/counter_select/cnt_1 to translate_int/counter_select/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.478   0.589  translate_int/counter_select/cnt_1 (translate_int/counter_select/cnt_1)
     LUT2:I0->O            1   0.124   0.000  translate_int/counter_select/Mcount_cnt_cy<0>11 (translate_int/counter_select/Mcount_cnt1)
     FDC:D                     0.030          translate_int/counter_select/cnt_1
    ----------------------------------------
    Total                      1.221ns (0.632ns logic, 0.589ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 604 / 130
-------------------------------------------------------------------------
Offset:              6.881ns (Levels of Logic = 9)
  Source:            reset (PAD)
  Destination:       interface/state_2 (FF)
  Destination Clock: clk rising

  Data Path: reset to interface/state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.001   0.692  reset_IBUF (reset_IBUF)
     LUT2:I0->O           56   0.124   1.077  interface/Mmux_state221 (interface/state<1>)
     LUT5:I0->O            1   0.124   0.716  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT43 (interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT42)
     LUT5:I2->O           33   0.124   0.869  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT44 (interface/state[3]_X_4_o_wide_mux_155_OUT<1>)
     LUT4:I1->O            6   0.124   0.952  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT8121 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<0>25)
     LUT5:I0->O           22   0.124   0.557  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT84 (interface/state[3]_X_4_o_wide_mux_155_OUT<3>)
     LUT4:I3->O            1   0.124   0.421  interface/Mmux_state321 (interface/Mmux_state32)
     LUT6:I5->O           35   0.124   0.574  interface/Mmux_state326 (interface/state<2>)
     LUT3:I2->O            1   0.124   0.000  interface/state[3]_GND_4_o_mux_95_OUT<2>1 (interface/state[3]_GND_4_o_mux_95_OUT<2>)
     FD:D                      0.030          interface/_i000104_2
    ----------------------------------------
    Total                      6.881ns (1.023ns logic, 5.858ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'start_lcd'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.050ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       translate_int/counter_select/cnt_0 (FF)
  Destination Clock: start_lcd rising

  Data Path: reset to translate_int/counter_select/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.001   0.555  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.494          translate_int/counter_select/cnt_0
    ----------------------------------------
    Total                      1.050ns (0.495ns logic, 0.555ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 11180 / 120
-------------------------------------------------------------------------
Offset:              9.316ns (Levels of Logic = 12)
  Source:            reset (PAD)
  Destination:       interface/dataOUT_5 (LATCH)
  Destination Clock: reset rising

  Data Path: reset to interface/dataOUT_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.001   0.692  reset_IBUF (reset_IBUF)
     LUT2:I0->O           56   0.124   1.077  interface/Mmux_state221 (interface/state<1>)
     LUT5:I0->O            1   0.124   0.716  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT43 (interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT42)
     LUT5:I2->O           33   0.124   0.869  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT44 (interface/state[3]_X_4_o_wide_mux_155_OUT<1>)
     LUT4:I1->O            6   0.124   0.952  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT8121 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<0>25)
     LUT5:I0->O           22   0.124   0.557  interface/Mmux_state[3]_X_4_o_wide_mux_155_OUT84 (interface/state[3]_X_4_o_wide_mux_155_OUT<3>)
     LUT4:I3->O            1   0.124   0.421  interface/Mmux_state321 (interface/Mmux_state32)
     LUT6:I5->O           35   0.124   0.869  interface/Mmux_state326 (interface/state<2>)
     LUT3:I0->O            2   0.124   0.427  interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<0>211 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<0>21)
     LUT5:I4->O            1   0.124   0.939  interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<5>23 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<5>22)
     LUT6:I0->O            1   0.124   0.421  interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<5>24 (interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<5>23)
     LUT5:I4->O            2   0.124   0.000  interface/Mmux_state[3]_X_4_o_wide_mux_151_OUT<5>25 (interface/state[3]_X_4_o_wide_mux_151_OUT<5>)
     LD_1:D                    0.011          interface/dataOUT_5
    ----------------------------------------
    Total                      9.316ns (1.376ns logic, 7.940ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              1.030ns (Levels of Logic = 1)
  Source:            interface/dataOUT_7_1 (LATCH)
  Destination:       data_out<7> (PAD)
  Source Clock:      reset rising

  Data Path: interface/dataOUT_7_1 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.631   0.399  interface/dataOUT_7_1 (interface/dataOUT_7_1)
     OBUF:I->O                 0.000          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      1.030ns (0.631ns logic, 0.399ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.459ns (Levels of Logic = 2)
  Source:            start_lcd (PAD)
  Destination:       enable (PAD)

  Data Path: start_lcd to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.458  start_lcd_IBUF (enable_OBUF)
     OBUF:I->O                 0.000          enable_OBUF (enable)
    ----------------------------------------
    Total                      0.459ns (0.001ns logic, 0.458ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.798|         |         |         |
reset          |    8.786|         |         |         |
start_lcd      |    2.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.233|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_lcd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
start_lcd      |    1.221|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.34 secs
 
--> 

Total memory usage is 4626224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   50 (   0 filtered)

