<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.12">
  <compounddef id="_s_p_i_m_s_p432_d_m_a_8h" kind="file" language="C++">
    <compoundname>SPIMSP432DMA.h</compoundname>
    <includes local="no">stdint.h</includes>
    <includes local="no">ti/devices/DeviceFamily.h</includes>
    <includes local="no">ti/drivers/dpl/HwiP.h</includes>
    <includes local="no">ti/drivers/dpl/SemaphoreP.h</includes>
    <includes refid="_power_8h" local="no">ti/drivers/Power.h</includes>
    <includes refid="_s_p_i_8h" local="no">ti/drivers/SPI.h</includes>
    <includes refid="_u_d_m_a_m_s_p432_8h" local="no">ti/drivers/dma/UDMAMSP432.h</includes>
    <incdepgraph>
      <node id="293">
        <label>stdbool.h</label>
      </node>
      <node id="296">
        <label>ti/drivers/dma/UDMAMSP432.h</label>
        <link refid="_u_d_m_a_m_s_p432_8h"/>
        <childnode refid="287" relation="include">
        </childnode>
        <childnode refid="293" relation="include">
        </childnode>
        <childnode refid="289" relation="include">
        </childnode>
      </node>
      <node id="295">
        <label>ti/drivers/SPI.h</label>
        <link refid="_s_p_i_8h"/>
        <childnode refid="293" relation="include">
        </childnode>
        <childnode refid="294" relation="include">
        </childnode>
        <childnode refid="287" relation="include">
        </childnode>
      </node>
      <node id="291">
        <label>ti/drivers/Power.h</label>
        <link refid="_power_8h"/>
        <childnode refid="292" relation="include">
        </childnode>
      </node>
      <node id="287">
        <label>stdint.h</label>
      </node>
      <node id="290">
        <label>ti/drivers/dpl/SemaphoreP.h</label>
      </node>
      <node id="294">
        <label>stddef.h</label>
      </node>
      <node id="286">
        <label>SPIMSP432DMA.h</label>
        <link refid="_s_p_i_m_s_p432_d_m_a_8h"/>
        <childnode refid="287" relation="include">
        </childnode>
        <childnode refid="288" relation="include">
        </childnode>
        <childnode refid="289" relation="include">
        </childnode>
        <childnode refid="290" relation="include">
        </childnode>
        <childnode refid="291" relation="include">
        </childnode>
        <childnode refid="295" relation="include">
        </childnode>
        <childnode refid="296" relation="include">
        </childnode>
      </node>
      <node id="292">
        <label>ti/drivers/utils/List.h</label>
        <link refid="_list_8h"/>
        <childnode refid="287" relation="include">
        </childnode>
        <childnode refid="293" relation="include">
        </childnode>
        <childnode refid="294" relation="include">
        </childnode>
      </node>
      <node id="288">
        <label>ti/devices/DeviceFamily.h</label>
      </node>
      <node id="289">
        <label>ti/drivers/dpl/HwiP.h</label>
      </node>
    </incdepgraph>
    <innerclass refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1" prot="public">SPIMSP432DMA_HWAttrsV1</innerclass>
    <innerclass refid="struct_s_p_i_m_s_p432_d_m_a___object" prot="public">SPIMSP432DMA_Object</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="_s_p_i_m_s_p432_d_m_a_8h_1a7d33a0422c0eda3f15f38e7fa62a64c4" prot="public" static="no">
        <name>SPIMSP432DMA_PIN_NO_CONFIG</name>
        <initializer>(0x0000FFFF)</initializer>
        <briefdescription>
<para>SPIMSP432DMA_PIN_NO_CONFIG can be used to inform the SPIMSP432DMA driver that a pin should not be configured for use in the SPI bus. If the simoPin, somiPin or stePin is set to SPIMSP432DMA_PIN_NO_CONFIG in the SPIMSP432DMA_HWAttrs, the pin is not configured to SPI functionality during <ref refid="_s_p_i_8h_1a9c9022decfb136991d6b53f7dd2ae2fc" kindref="member">SPI_open()</ref> and the pin can be used for another function. The clkPin cannot be set to SPIMSP432DMA_PIN_NO_CONFIG; the clock signal is always required during communication &amp; must be driven by the SPI bus master. </para>        </briefdescription>
        <detaileddescription>
<para>Prevent all these port defines from cluttering doxygen</para><para>Setting pins to SPIMSP432DMA_PIN_NO_CONFIG can be useful in the following situations:<orderedlist>
<listitem><para>simoPin = SPIMSP432DMA_PIN_NO_CONFIG: Useful in situations where the master will not transmit meaningful data but is interested in receiving data from slaves. Slaves must ignore incoming data from master.</para></listitem><listitem><para>somiPin = SPIMSP432DMA_PIN_NO_CONFIG: Useful in situations where the SPI bus master will transmit data to the slaves &amp; is not interested in the data returned by the slaves.</para></listitem><listitem><para>stePin = SPIMSP432DMA_PIN_NO_CONFIG: Useful in situations the ste (chip select) pin will be handled by the application instead of automatically by the hardware. This is useful when the SPI master has to communicate with multiple slaves. </para></listitem></orderedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432/source/ti/drivers/spi/SPIMSP432DMA.h" line="750" column="9" bodyfile="exports/tidrivers_msp432/source/ti/drivers/spi/SPIMSP432DMA.h" bodystart="750" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="_s_p_i_m_s_p432_d_m_a_8h_1a0fe3f3e8b44accb489d129aea007bfc3" prot="public" static="no">
        <type>struct <ref refid="struct_s_p_i_m_s_p432_d_m_a___object" kindref="compound">SPIMSP432DMA_Object</ref> *</type>
        <definition>typedef  struct SPIMSP432DMA_Object * SPIMSP432DMA_Handle</definition>
        <argsstring></argsstring>
        <name>SPIMSP432DMA_Handle</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432/source/ti/drivers/spi/SPIMSP432DMA.h" line="892" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="_s_p_i_m_s_p432_d_m_a_8h_1aee524b32bcdc37f4035099dff00abbc2" prot="public" static="no" mutable="no">
        <type>const <ref refid="struct_s_p_i___fxn_table" kindref="compound">SPI_FxnTable</ref></type>
        <definition>const SPI_FxnTable SPIMSP432DMA_fxnTable</definition>
        <argsstring></argsstring>
        <name>SPIMSP432DMA_fxnTable</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_msp432/source/ti/drivers/spi/SPIMSP432DMA.h" line="781" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>SPI driver implementation for a EUSCI peripheral on MSP432 using the micro DMA controller. </para>    </briefdescription>
    <detaileddescription>
<para><hruler/>
</para><para>The SPI header file should be included in an application as follows: <programlisting><codeline><highlight class="normal">#include<sp/>&lt;ti/drivers/SPI.h&gt;</highlight></codeline>
<codeline><highlight class="normal">#include<sp/>&lt;ti/drivers/spi/SPIMSP432DMA.h&gt;</highlight></codeline>
</programlisting></para><para>Refer to <ref refid="_s_p_i_8h" kindref="compound">SPI.h</ref> for a complete description of APIs &amp; example of use.</para><para>This SPI driver implementation is designed to operate on a EUCSI controller in SPI mode using a micro DMA controller.</para><para><simplesect kind="warning"><para>This driver does not support queueing multiple SPI transactions.</para></simplesect>
<heading level="2">Frame Formats</heading>
</para><para>This SPI controller supports 4 phase &amp; polarity formats. Refer to the device specific data sheets &amp; technical reference manuals for specifics on each format.</para><para><heading level="2">SPI Chip Select</heading>
</para><para>The SPI driver can be used in 3-pin or 4-pin mode. When in 4-pin mode the hardware manages a pin as the chip select. In 3-pin mode it is the application&apos;s responsibility to assert and de-assert a GPIO pin for chip select purposes.</para><para><table rows="3" cols="3"><row>
<entry thead="yes"><para>Chip select type </para></entry><entry thead="yes"><para>SPI_MASTER mode </para></entry><entry thead="yes"><para>SPI_SLAVE mode  </para></entry></row>
<row>
<entry thead="no"><para>Hardware chip select </para></entry><entry thead="no"><para>No action is needed by the application to select the peripheral. </para></entry><entry thead="no"><para>See the device documentation on it&apos;s chip select requirements.  </para></entry></row>
<row>
<entry thead="no"><para>Software chip select </para></entry><entry thead="no"><para>The application is responsible to ensure that correct SPI slave is selected before performing a <ref refid="_s_p_i_8h_1a989e17f96b54fcc3dc2cac5f8ac6bdb2" kindref="member">SPI_transfer()</ref>. </para></entry><entry thead="no"><para>Up to the application&apos;s implementation.  </para></entry></row>
</table>
</para><para><heading level="2">SPI data frames</heading>
</para><para>The EUSCI controller only supports 8-bit data frames.</para><para><table rows="2" cols="2"><row>
<entry thead="yes"><para>dataSize </para></entry><entry thead="yes"><para>buffer element size  </para></entry></row>
<row>
<entry thead="no"><para>8 bits </para></entry><entry thead="no"><para>uint8_t </para></entry></row>
</table>
<heading level="2">DMA operation</heading>
</para><para>DMA use in this driver varies based on the <ref refid="_s_p_i_8h_1ab9ea76c6529d6076eee5e1c4a5a92c6f" kindref="member">SPI_TransferMode</ref> set when the driver instance was opened. If the driver was opened in <ref refid="_s_p_i_8h_1ab9ea76c6529d6076eee5e1c4a5a92c6fa5631e69925c47a62a261c78ebbda39fb" kindref="member">SPI_MODE_CALLBACK</ref>, all transfers make use of the DMA regardless of the amount of data.</para><para>If the driver was opened in <ref refid="_s_p_i_8h_1ab9ea76c6529d6076eee5e1c4a5a92c6fa0dfb2358e008316426895e7237c398e8" kindref="member">SPI_MODE_BLOCKING</ref>, it verifies the amount of data frames to be transfered exceeds the SPIMSP432DMA_HwAttrsV1.minDmaTransferSize before performing a transfer using the DMA. SPIMSP432DMA_HwAttrsV1.minDmaTransferSize allows users to set a minimum amount of data frames a transfer must have to perform a transfer using the DMA. If the amount of data is less than this limit, the driver performs a polling transfer (unless the device is a slave with a timeout configured). This feature is provided for situations where there is little data to be transfered &amp; it is more efficient to simply perform a polling transfer instead of configuring the DMA &amp; waiting until the task is unblocked.</para><para><heading level="2">DMA Interrupts</heading>
</para><para>The MSP432 DMA controller has 4 interrupt vectors to handle all DMA related IRQ. Due to the &quot;shared&quot; nature of the DMA interrupts, this driver implementation requires each SPI instance to explicitly use a single DMA interrupt. It is up to the application to ensure no two peripherals are configured to respond to a given DMA interrupt at any moment.</para><para><heading level="2">DMA transfer size limit</heading>
</para><para>The DMA controller only supports data transfers of up to 1024 data frames, so large amounts of data will be split &amp; transfered accordingly. Each SPI driver instance requires 2 DMA channels (Tx and Rx) to operate.</para><para><heading level="2">DMA accessible memory</heading>
</para><para>Ensure that the <ref refid="struct_s_p_i___transaction_1a214f57d7809c875fb9456a62a406e041" kindref="member">SPI_Transaction.rxBuf</ref> and <ref refid="struct_s_p_i___transaction_1a9461a248f1cceb4048668d44b323a0b8" kindref="member">SPI_Transaction.txBuf</ref> point to memory that is accessible by the DMA.</para><para><heading level="2">Scratch Buffers</heading>
</para><para>A uint8_t scratch buffer is used to allow <ref refid="struct_s_p_i___transaction" kindref="compound">SPI_Transaction</ref> where txBuf or rxBuf are NULL. Rather than requiring txBuf or rxBuf to have a dummy buffer of size of the transfer count, a single DMA accessible uint8_t scratch buffer is used. When txBuf is NULL, an internal scratch buffer is initialized to the SPIMSP432DMA_HwAttrsV1.defaultTxBufValue so the DMA will send some known value. <hruler/>
 </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2015-2019,<sp/>Texas<sp/>Instruments<sp/>Incorporated</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*<sp/>modification,<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions</highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="9"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>notice,<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>documentation<sp/>and/or<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>*<sp/><sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>Texas<sp/>Instruments<sp/>Incorporated<sp/>nor<sp/>the<sp/>names<sp/>of</highlight></codeline>
<codeline lineno="17"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>its<sp/>contributors<sp/>may<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived</highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>from<sp/>this<sp/>software<sp/>without<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>AND<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>THE<sp/>IMPLIED<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>PURPOSE<sp/>ARE<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>OWNER<sp/>OR</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/>*<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS<sp/>SOFTWARE,</highlight></codeline>
<codeline lineno="30"><highlight class="comment"><sp/>*<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="31"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="comment">/*!***************************************************************************</highlight></codeline>
<codeline lineno="33"><highlight class="comment"><sp/>*<sp/><sp/>@file<sp/><sp/><sp/><sp/><sp/><sp/><sp/>SPIMSP432DMA.h</highlight></codeline>
<codeline lineno="34"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="35"><highlight class="comment"><sp/>*<sp/><sp/>@brief<sp/><sp/><sp/><sp/><sp/><sp/>SPI<sp/>driver<sp/>implementation<sp/>for<sp/>a<sp/>EUSCI<sp/>peripheral<sp/>on<sp/>MSP432</highlight></codeline>
<codeline lineno="36"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>using<sp/>the<sp/>micro<sp/>DMA<sp/>controller.</highlight></codeline>
<codeline lineno="37"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="38"><highlight class="comment"><sp/>*<sp/><sp/>The<sp/>SPI<sp/>header<sp/>file<sp/>should<sp/>be<sp/>included<sp/>in<sp/>an<sp/>application<sp/>as<sp/>follows:</highlight></codeline>
<codeline lineno="39"><highlight class="comment"><sp/>*<sp/><sp/>@code</highlight></codeline>
<codeline lineno="40"><highlight class="comment"><sp/>*<sp/><sp/>#include<sp/>&lt;ti/drivers/SPI.h&gt;</highlight></codeline>
<codeline lineno="41"><highlight class="comment"><sp/>*<sp/><sp/>#include<sp/>&lt;ti/drivers/spi/SPIMSP432DMA.h&gt;</highlight></codeline>
<codeline lineno="42"><highlight class="comment"><sp/>*<sp/><sp/>@endcode</highlight></codeline>
<codeline lineno="43"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="44"><highlight class="comment"><sp/>*<sp/><sp/>Refer<sp/>to<sp/>@ref<sp/>SPI.h<sp/>for<sp/>a<sp/>complete<sp/>description<sp/>of<sp/>APIs<sp/>&amp;<sp/>example<sp/>of<sp/>use.</highlight></codeline>
<codeline lineno="45"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="46"><highlight class="comment"><sp/>*<sp/><sp/>This<sp/>SPI<sp/>driver<sp/>implementation<sp/>is<sp/>designed<sp/>to<sp/>operate<sp/>on<sp/>a<sp/>EUCSI<sp/>controller</highlight></codeline>
<codeline lineno="47"><highlight class="comment"><sp/>*<sp/><sp/>in<sp/>SPI<sp/>mode<sp/>using<sp/>a<sp/>micro<sp/>DMA<sp/>controller.</highlight></codeline>
<codeline lineno="48"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="49"><highlight class="comment"><sp/>*<sp/><sp/>@warning<sp/>This<sp/>driver<sp/>does<sp/>not<sp/>support<sp/>queueing<sp/>multiple<sp/>SPI<sp/>transactions.</highlight></codeline>
<codeline lineno="50"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="51"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>Frame<sp/>Formats<sp/>#</highlight></codeline>
<codeline lineno="52"><highlight class="comment"><sp/>*<sp/><sp/>This<sp/>SPI<sp/>controller<sp/>supports<sp/>4<sp/>phase<sp/>&amp;<sp/>polarity<sp/>formats.<sp/>Refer<sp/>to<sp/>the<sp/>device</highlight></codeline>
<codeline lineno="53"><highlight class="comment"><sp/>*<sp/><sp/>specific<sp/>data<sp/>sheets<sp/>&amp;<sp/>technical<sp/>reference<sp/>manuals<sp/>for<sp/>specifics<sp/>on<sp/>each</highlight></codeline>
<codeline lineno="54"><highlight class="comment"><sp/>*<sp/><sp/>format.</highlight></codeline>
<codeline lineno="55"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="56"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>SPI<sp/>Chip<sp/>Select<sp/>#</highlight></codeline>
<codeline lineno="57"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="58"><highlight class="comment"><sp/>*<sp/><sp/>The<sp/>SPI<sp/>driver<sp/>can<sp/>be<sp/>used<sp/>in<sp/>3-pin<sp/>or<sp/>4-pin<sp/>mode.<sp/><sp/>When<sp/>in<sp/>4-pin<sp/>mode<sp/>the</highlight></codeline>
<codeline lineno="59"><highlight class="comment"><sp/>*<sp/><sp/>hardware<sp/>manages<sp/>a<sp/>pin<sp/>as<sp/>the<sp/>chip<sp/>select.<sp/><sp/>In<sp/>3-pin<sp/>mode<sp/>it<sp/>is<sp/>the</highlight></codeline>
<codeline lineno="60"><highlight class="comment"><sp/>*<sp/><sp/>application&apos;s<sp/>responsibility<sp/>to<sp/>assert<sp/>and<sp/>de-assert<sp/>a<sp/>GPIO<sp/>pin<sp/>for<sp/>chip</highlight></codeline>
<codeline lineno="61"><highlight class="comment"><sp/>*<sp/><sp/>select<sp/>purposes.</highlight></codeline>
<codeline lineno="62"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="63"><highlight class="comment"><sp/>*<sp/><sp/>&lt;table&gt;</highlight></codeline>
<codeline lineno="64"><highlight class="comment"><sp/>*<sp/><sp/>&lt;tr&gt;</highlight></codeline>
<codeline lineno="65"><highlight class="comment"><sp/>*<sp/><sp/>&lt;th&gt;Chip<sp/>select<sp/>type&lt;/th&gt;</highlight></codeline>
<codeline lineno="66"><highlight class="comment"><sp/>*<sp/><sp/>&lt;th&gt;SPI_MASTER<sp/>mode&lt;/th&gt;</highlight></codeline>
<codeline lineno="67"><highlight class="comment"><sp/>*<sp/><sp/>&lt;th&gt;SPI_SLAVE<sp/>mode&lt;/th&gt;</highlight></codeline>
<codeline lineno="68"><highlight class="comment"><sp/>*<sp/><sp/>&lt;/tr&gt;</highlight></codeline>
<codeline lineno="69"><highlight class="comment"><sp/>*<sp/><sp/>&lt;tr&gt;</highlight></codeline>
<codeline lineno="70"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;Hardware<sp/>chip<sp/>select&lt;/td&gt;</highlight></codeline>
<codeline lineno="71"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;No<sp/>action<sp/>is<sp/>needed<sp/>by<sp/>the<sp/>application<sp/>to<sp/>select<sp/>the<sp/>peripheral.&lt;/td&gt;</highlight></codeline>
<codeline lineno="72"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;See<sp/>the<sp/>device<sp/>documentation<sp/>on<sp/>it&apos;s<sp/>chip<sp/>select<sp/>requirements.&lt;/td&gt;</highlight></codeline>
<codeline lineno="73"><highlight class="comment"><sp/>*<sp/><sp/>&lt;/tr&gt;</highlight></codeline>
<codeline lineno="74"><highlight class="comment"><sp/>*<sp/><sp/>&lt;tr&gt;</highlight></codeline>
<codeline lineno="75"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;Software<sp/>chip<sp/>select&lt;/td&gt;</highlight></codeline>
<codeline lineno="76"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;The<sp/>application<sp/>is<sp/>responsible<sp/>to<sp/>ensure<sp/>that<sp/>correct<sp/>SPI<sp/>slave<sp/>is</highlight></codeline>
<codeline lineno="77"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/>selected<sp/>before<sp/>performing<sp/>a<sp/>SPI_transfer().&lt;/td&gt;</highlight></codeline>
<codeline lineno="78"><highlight class="comment"><sp/>*<sp/><sp/>&lt;td&gt;Up<sp/>to<sp/>the<sp/>application&apos;s<sp/>implementation.&lt;/td&gt;</highlight></codeline>
<codeline lineno="79"><highlight class="comment"><sp/>*<sp/><sp/>&lt;/tr&gt;</highlight></codeline>
<codeline lineno="80"><highlight class="comment"><sp/>*<sp/><sp/>&lt;/table&gt;</highlight></codeline>
<codeline lineno="81"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="82"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>SPI<sp/>data<sp/>frames<sp/>#</highlight></codeline>
<codeline lineno="83"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="84"><highlight class="comment"><sp/>*<sp/><sp/>The<sp/>EUSCI<sp/>controller<sp/>only<sp/>supports<sp/>8-bit<sp/>data<sp/>frames.</highlight></codeline>
<codeline lineno="85"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="86"><highlight class="comment"><sp/>*<sp/><sp/>dataSize<sp/><sp/>|<sp/>buffer<sp/>element<sp/>size<sp/>|</highlight></codeline>
<codeline lineno="87"><highlight class="comment"><sp/>*<sp/><sp/>--------<sp/><sp/>|<sp/>-------------------<sp/>|</highlight></codeline>
<codeline lineno="88"><highlight class="comment"><sp/>*<sp/><sp/>8<sp/>bits<sp/><sp/><sp/><sp/>|<sp/>uint8_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|</highlight></codeline>
<codeline lineno="89"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="90"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>DMA<sp/>operation<sp/>#</highlight></codeline>
<codeline lineno="91"><highlight class="comment"><sp/>*<sp/><sp/>DMA<sp/>use<sp/>in<sp/>this<sp/>driver<sp/>varies<sp/>based<sp/>on<sp/>the<sp/>#SPI_TransferMode<sp/>set<sp/>when<sp/>the</highlight></codeline>
<codeline lineno="92"><highlight class="comment"><sp/>*<sp/><sp/>driver<sp/>instance<sp/>was<sp/>opened.<sp/>If<sp/>the<sp/>driver<sp/>was<sp/>opened<sp/>in<sp/>#SPI_MODE_CALLBACK,</highlight></codeline>
<codeline lineno="93"><highlight class="comment"><sp/>*<sp/><sp/>all<sp/>transfers<sp/>make<sp/>use<sp/>of<sp/>the<sp/>DMA<sp/>regardless<sp/>of<sp/>the<sp/>amount<sp/>of<sp/>data.</highlight></codeline>
<codeline lineno="94"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="95"><highlight class="comment"><sp/>*<sp/><sp/>If<sp/>the<sp/>driver<sp/>was<sp/>opened<sp/>in<sp/>#SPI_MODE_BLOCKING,<sp/>it<sp/>verifies<sp/>the<sp/>amount<sp/>of</highlight></codeline>
<codeline lineno="96"><highlight class="comment"><sp/>*<sp/><sp/>data<sp/>frames<sp/>to<sp/>be<sp/>transfered<sp/>exceeds<sp/>the</highlight></codeline>
<codeline lineno="97"><highlight class="comment"><sp/>*<sp/><sp/>SPIMSP432DMA_HwAttrsV1.minDmaTransferSize<sp/>before<sp/>performing<sp/>a<sp/>transfer<sp/>using</highlight></codeline>
<codeline lineno="98"><highlight class="comment"><sp/>*<sp/><sp/>the<sp/>DMA.<sp/><sp/>SPIMSP432DMA_HwAttrsV1.minDmaTransferSize<sp/>allows<sp/>users<sp/>to<sp/>set<sp/>a</highlight></codeline>
<codeline lineno="99"><highlight class="comment"><sp/>*<sp/><sp/>minimum<sp/>amount<sp/>of<sp/>data<sp/>frames<sp/>a<sp/>transfer<sp/>must<sp/>have<sp/>to<sp/>perform<sp/>a<sp/>transfer</highlight></codeline>
<codeline lineno="100"><highlight class="comment"><sp/>*<sp/><sp/>using<sp/>the<sp/>DMA.<sp/><sp/>If<sp/>the<sp/>amount<sp/>of<sp/>data<sp/>is<sp/>less<sp/>than<sp/>this<sp/>limit,<sp/>the<sp/>driver</highlight></codeline>
<codeline lineno="101"><highlight class="comment"><sp/>*<sp/><sp/>performs<sp/>a<sp/>polling<sp/>transfer<sp/>(unless<sp/>the<sp/>device<sp/>is<sp/>a<sp/>slave<sp/>with<sp/>a<sp/>timeout</highlight></codeline>
<codeline lineno="102"><highlight class="comment"><sp/>*<sp/><sp/>configured).<sp/>This<sp/>feature<sp/>is<sp/>provided<sp/>for<sp/>situations<sp/>where<sp/>there<sp/>is<sp/>little</highlight></codeline>
<codeline lineno="103"><highlight class="comment"><sp/>*<sp/><sp/>data<sp/>to<sp/>be<sp/>transfered<sp/>&amp;<sp/>it<sp/>is<sp/>more<sp/>efficient<sp/>to<sp/>simply<sp/>perform<sp/>a<sp/>polling</highlight></codeline>
<codeline lineno="104"><highlight class="comment"><sp/>*<sp/><sp/>transfer<sp/>instead<sp/>of<sp/>configuring<sp/>the<sp/>DMA<sp/>&amp;<sp/>waiting<sp/>until<sp/>the<sp/>task<sp/>is</highlight></codeline>
<codeline lineno="105"><highlight class="comment"><sp/>*<sp/><sp/>unblocked.</highlight></codeline>
<codeline lineno="106"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="107"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>DMA<sp/>Interrupts<sp/>#</highlight></codeline>
<codeline lineno="108"><highlight class="comment"><sp/>*<sp/><sp/>The<sp/>MSP432<sp/>DMA<sp/>controller<sp/>has<sp/>4<sp/>interrupt<sp/>vectors<sp/>to<sp/>handle<sp/>all<sp/>DMA</highlight></codeline>
<codeline lineno="109"><highlight class="comment"><sp/>*<sp/><sp/>related<sp/>IRQ.<sp/>Due<sp/>to<sp/>the<sp/>&quot;shared&quot;<sp/>nature<sp/>of<sp/>the<sp/>DMA<sp/>interrupts,<sp/>this<sp/>driver</highlight></codeline>
<codeline lineno="110"><highlight class="comment"><sp/>*<sp/><sp/>implementation<sp/>requires<sp/>each<sp/>SPI<sp/>instance<sp/>to<sp/>explicitly<sp/>use<sp/>a<sp/>single<sp/>DMA</highlight></codeline>
<codeline lineno="111"><highlight class="comment"><sp/>*<sp/><sp/>interrupt.<sp/><sp/>It<sp/>is<sp/>up<sp/>to<sp/>the<sp/>application<sp/>to<sp/>ensure<sp/>no<sp/>two<sp/>peripherals<sp/>are</highlight></codeline>
<codeline lineno="112"><highlight class="comment"><sp/>*<sp/><sp/>configured<sp/>to<sp/>respond<sp/>to<sp/>a<sp/>given<sp/>DMA<sp/>interrupt<sp/>at<sp/>any<sp/>moment.</highlight></codeline>
<codeline lineno="113"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="114"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>DMA<sp/>transfer<sp/>size<sp/>limit<sp/>#</highlight></codeline>
<codeline lineno="115"><highlight class="comment"><sp/>*<sp/><sp/>The<sp/>DMA<sp/>controller<sp/>only<sp/>supports<sp/>data<sp/>transfers<sp/>of<sp/>up<sp/>to<sp/>1024</highlight></codeline>
<codeline lineno="116"><highlight class="comment"><sp/>*<sp/><sp/>data<sp/>frames,<sp/>so<sp/>large<sp/>amounts<sp/>of<sp/>data<sp/>will<sp/>be<sp/>split<sp/>&amp;<sp/>transfered</highlight></codeline>
<codeline lineno="117"><highlight class="comment"><sp/>*<sp/><sp/>accordingly.<sp/><sp/>Each<sp/>SPI<sp/>driver<sp/>instance<sp/>requires<sp/>2<sp/>DMA<sp/>channels<sp/>(Tx<sp/>and<sp/>Rx)</highlight></codeline>
<codeline lineno="118"><highlight class="comment"><sp/>*<sp/><sp/>to<sp/>operate.</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="120"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>DMA<sp/>accessible<sp/>memory<sp/>#</highlight></codeline>
<codeline lineno="121"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="122"><highlight class="comment"><sp/>*<sp/><sp/>Ensure<sp/>that<sp/>the<sp/>SPI_Transaction.rxBuf<sp/>and<sp/>SPI_Transaction.txBuf<sp/>point<sp/>to</highlight></codeline>
<codeline lineno="123"><highlight class="comment"><sp/>*<sp/><sp/>memory<sp/>that<sp/>is<sp/>accessible<sp/>by<sp/>the<sp/>DMA.</highlight></codeline>
<codeline lineno="124"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="125"><highlight class="comment"><sp/>*<sp/><sp/>##<sp/>Scratch<sp/>Buffers<sp/>#</highlight></codeline>
<codeline lineno="126"><highlight class="comment"><sp/>*<sp/><sp/>A<sp/>uint8_t<sp/>scratch<sp/>buffer<sp/>is<sp/>used<sp/>to<sp/>allow<sp/>#SPI_Transaction<sp/>where<sp/>txBuf<sp/>or</highlight></codeline>
<codeline lineno="127"><highlight class="comment"><sp/>*<sp/><sp/>rxBuf<sp/>are<sp/>NULL.<sp/>Rather<sp/>than<sp/>requiring<sp/>txBuf<sp/>or<sp/>rxBuf<sp/>to<sp/>have<sp/>a<sp/>dummy<sp/>buffer</highlight></codeline>
<codeline lineno="128"><highlight class="comment"><sp/>*<sp/><sp/>of<sp/>size<sp/>of<sp/>the<sp/>transfer<sp/>count,<sp/>a<sp/>single<sp/>DMA<sp/>accessible<sp/>uint8_t<sp/>scratch</highlight></codeline>
<codeline lineno="129"><highlight class="comment"><sp/>*<sp/><sp/>buffer<sp/>is<sp/>used.<sp/>When<sp/>txBuf<sp/>is<sp/>NULL,<sp/>an<sp/>internal<sp/>scratch<sp/>buffer<sp/>is</highlight></codeline>
<codeline lineno="130"><highlight class="comment"><sp/>*<sp/><sp/>initialized<sp/>to<sp/>the<sp/>SPIMSP432DMA_HwAttrsV1.defaultTxBufValue<sp/>so<sp/>the<sp/>DMA<sp/>will</highlight></codeline>
<codeline lineno="131"><highlight class="comment"><sp/>*<sp/><sp/>send<sp/>some<sp/>known<sp/>value.</highlight></codeline>
<codeline lineno="132"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="133"><highlight class="comment"><sp/>*<sp/><sp/>============================================================================</highlight></codeline>
<codeline lineno="134"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ti_drivers_spi_SPIMSP432DMA__include</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ti_drivers_spi_SPIMSP432DMA__include</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;stdint.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/devices/DeviceFamily.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/drivers/dpl/HwiP.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;ti/drivers/dpl/SemaphoreP.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_power_8h" kindref="compound">ti/drivers/Power.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_s_p_i_8h" kindref="compound">ti/drivers/SPI.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="_u_d_m_a_m_s_p432_8h" kindref="compound">ti/drivers/dma/UDMAMSP432.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="154"><highlight class="comment"><sp/>*<sp/><sp/>SPI<sp/>port/pin<sp/>defines<sp/>for<sp/>pin<sp/>configuration.<sp/><sp/>Ports<sp/>P2,<sp/>P3,<sp/>and<sp/>P7<sp/>are</highlight></codeline>
<codeline lineno="155"><highlight class="comment"><sp/>*<sp/><sp/>configurable<sp/>through<sp/>the<sp/>port<sp/>mapping<sp/>controller.</highlight></codeline>
<codeline lineno="156"><highlight class="comment"><sp/>*<sp/><sp/>Value<sp/>specifies<sp/>the<sp/>pin<sp/>function<sp/>and<sp/>ranges<sp/>from<sp/>0<sp/>to<sp/>31</highlight></codeline>
<codeline lineno="157"><highlight class="comment"><sp/>*<sp/><sp/>pin<sp/>range:<sp/>0<sp/>-<sp/>7,<sp/>port<sp/>range:<sp/>0<sp/>-<sp/>15</highlight></codeline>
<codeline lineno="158"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="159"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="160"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/>15<sp/>-<sp/>10<sp/><sp/><sp/>9<sp/><sp/>8<sp/><sp/>7<sp/>-<sp/>4<sp/><sp/>3<sp/>-<sp/>0</highlight></codeline>
<codeline lineno="161"><highlight class="comment"><sp/>*<sp/><sp/>-------------------------------</highlight></codeline>
<codeline lineno="162"><highlight class="comment"><sp/>*<sp/><sp/>|<sp/><sp/>VALUE<sp/>|<sp/>X<sp/>|<sp/>X<sp/>|<sp/>PORT<sp/>|<sp/>PIN<sp/>|</highlight></codeline>
<codeline lineno="163"><highlight class="comment"><sp/>*<sp/><sp/>-------------------------------</highlight></codeline>
<codeline lineno="164"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="165"><highlight class="comment"><sp/>*<sp/><sp/>value<sp/>=<sp/>pinConfig<sp/>&gt;&gt;<sp/>10</highlight></codeline>
<codeline lineno="166"><highlight class="comment"><sp/>*<sp/><sp/>port<sp/>=<sp/>(pinConfig<sp/>&gt;&gt;<sp/>4)<sp/>&amp;<sp/>0xf</highlight></codeline>
<codeline lineno="167"><highlight class="comment"><sp/>*<sp/><sp/>pin<sp/>=<sp/>pinConfig<sp/>&amp;<sp/>0x7</highlight></codeline>
<codeline lineno="168"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="169"><highlight class="comment"><sp/>*<sp/><sp/>pmap<sp/>=<sp/>port<sp/>*<sp/>0x8;<sp/><sp/>//<sp/>2<sp/>-&gt;<sp/>0x10,<sp/>3<sp/>-&gt;<sp/>0x18,<sp/>7<sp/>-&gt;<sp/>0x38</highlight></codeline>
<codeline lineno="170"><highlight class="comment"><sp/>*<sp/><sp/>portMapReconfigure<sp/>=<sp/>PMAP_ENABLE_RECONFIGURATION;</highlight></codeline>
<codeline lineno="171"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="172"><highlight class="comment"><sp/>*<sp/><sp/>Code<sp/>from<sp/>pmap.c:</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/>*<sp/><sp/><sp/>//Get<sp/>write-access<sp/>to<sp/>port<sp/>mapping<sp/>registers:</highlight></codeline>
<codeline lineno="174"><highlight class="comment"><sp/>*<sp/><sp/><sp/>PMAP-&gt;KEYID<sp/>=<sp/>PMAP_KEYID_VAL;</highlight></codeline>
<codeline lineno="175"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="176"><highlight class="comment"><sp/>*<sp/><sp/><sp/>//Enable/Disable<sp/>reconfiguration<sp/>during<sp/>runtime</highlight></codeline>
<codeline lineno="177"><highlight class="comment"><sp/>*<sp/><sp/><sp/>PMAP-&gt;CTL<sp/>=<sp/>(PMAP-&gt;CTL<sp/>&amp;<sp/>~PMAP_CTL_PRECFG)<sp/>|<sp/>portMapReconfigure;</highlight></codeline>
<codeline lineno="178"><highlight class="comment"><sp/>*<sp/><sp/><sp/>HWREG8(PMAP_BASE<sp/>+<sp/>pin<sp/>+<sp/>pmap)<sp/>=<sp/>value;</highlight></codeline>
<codeline lineno="179"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="180"><highlight class="comment"><sp/>*<sp/><sp/>For<sp/>non-configurable<sp/>ports<sp/>(bits<sp/>20<sp/>-<sp/>12<sp/>will<sp/>be<sp/>0).</highlight></codeline>
<codeline lineno="181"><highlight class="comment"><sp/>*<sp/><sp/>Bits<sp/>8<sp/>and<sp/>9<sp/>hold<sp/>the<sp/>module<sp/>function<sp/>(PRIMARY,<sp/>SECONDARY,<sp/>or</highlight></codeline>
<codeline lineno="182"><highlight class="comment"><sp/>*<sp/><sp/>TERTIALRY).</highlight></codeline>
<codeline lineno="183"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="184"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8<sp/><sp/><sp/><sp/><sp/><sp/>7<sp/>-<sp/>4<sp/><sp/>3<sp/>-<sp/>0</highlight></codeline>
<codeline lineno="185"><highlight class="comment"><sp/>*<sp/><sp/>-----------------------------------</highlight></codeline>
<codeline lineno="186"><highlight class="comment"><sp/>*<sp/><sp/>|<sp/>PnSEL1.x<sp/>|<sp/>PnSEL0.x<sp/>|<sp/>PORT<sp/>|<sp/>PIN<sp/>|</highlight></codeline>
<codeline lineno="187"><highlight class="comment"><sp/>*<sp/><sp/>-----------------------------------</highlight></codeline>
<codeline lineno="188"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="189"><highlight class="comment"><sp/>*<sp/><sp/>moduleFunction<sp/>=<sp/>(pinConfig<sp/>&gt;&gt;<sp/>8)<sp/>&amp;<sp/>0x3</highlight></codeline>
<codeline lineno="190"><highlight class="comment"><sp/>*<sp/><sp/>port<sp/>=<sp/>(pinConfig<sp/>&gt;&gt;<sp/>4)<sp/>&amp;<sp/>0xf</highlight></codeline>
<codeline lineno="191"><highlight class="comment"><sp/>*<sp/><sp/>pin<sp/>=<sp/>1<sp/>&lt;&lt;<sp/>(pinConfig<sp/>&amp;<sp/>0xf)</highlight></codeline>
<codeline lineno="192"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="193"><highlight class="comment"><sp/>*<sp/><sp/>MAP_GPIO_setAsPeripheralModuleFunctionInputPin(port,</highlight></codeline>
<codeline lineno="194"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/>pin,<sp/>moduleFunction);</highlight></codeline>
<codeline lineno="195"><highlight class="comment"><sp/>*<sp/><sp/>or:</highlight></codeline>
<codeline lineno="196"><highlight class="comment"><sp/>*<sp/><sp/>MAP_GPIO_setAsPeripheralModuleFunctionOutputPin(port,</highlight></codeline>
<codeline lineno="197"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/>pin,<sp/>moduleFunction);</highlight></codeline>
<codeline lineno="198"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="199"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="comment">/*<sp/>Port<sp/>1<sp/>EUSCI<sp/>A0<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_0_UCA0STE<sp/><sp/><sp/>0x00000110<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>0<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_1_UCA0CLK<sp/><sp/><sp/>0x00000111<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>1<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_2_UCA0SOMI<sp/><sp/>0x00000112<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_3_UCA0SIMO<sp/><sp/>0x00000113<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight></codeline>
<codeline lineno="212"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>1<sp/>EUSCI<sp/>B0<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_4_UCB0STE<sp/><sp/><sp/>0x00000114<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>4<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_5_UCB0CLK<sp/><sp/><sp/>0x00000115<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>5<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="215"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_6_UCB0SIMO<sp/><sp/>0x00000116<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>6<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="216"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P1_7_UCB0SOMI<sp/><sp/>0x00000117<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>1,<sp/>pin<sp/>7<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="217"><highlight class="normal"></highlight></codeline>
<codeline lineno="218"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>0<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="233"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="235"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_0_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237"><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>1<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="246"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_1_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x21)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>2<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="261"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="265"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="269"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="272"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="273"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="276"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_2_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x22)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"></highlight></codeline>
<codeline lineno="278"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="279"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="280"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="281"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="282"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="283"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="284"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="286"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="287"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="288"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="291"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="292"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="294"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="295"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_3_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="297"><highlight class="normal"></highlight></codeline>
<codeline lineno="298"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>4<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="300"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="301"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="302"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="303"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="306"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="307"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="308"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="312"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="313"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_4_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="317"><highlight class="normal"></highlight></codeline>
<codeline lineno="318"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>5<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="319"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="320"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="322"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="323"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="325"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="330"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="334"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="335"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_5_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="337"><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>6<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="340"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="342"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="343"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="345"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="348"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="349"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="350"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="351"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="352"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="353"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="354"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="355"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_6_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight></codeline>
<codeline lineno="358"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>2,<sp/>pin<sp/>7<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="359"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="360"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="361"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="362"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="363"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="364"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="365"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="367"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="368"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="369"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="370"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="371"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="376"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P2_7_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x27)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>0<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="379"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="380"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="381"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="382"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="383"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="384"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="385"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="386"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="387"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="388"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="391"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="393"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="394"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="396"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_0_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x30)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="397"><highlight class="normal"></highlight></codeline>
<codeline lineno="398"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>1<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="399"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="401"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="404"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="405"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="409"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="411"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="412"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="413"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="414"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="415"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="416"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_1_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="417"><highlight class="normal"></highlight></codeline>
<codeline lineno="418"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>2<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="419"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="420"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="421"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="422"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="423"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="424"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="425"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="426"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="428"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="429"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="430"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="431"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="432"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="433"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="434"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="435"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_2_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="437"><highlight class="normal"></highlight></codeline>
<codeline lineno="438"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="439"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="440"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="441"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="442"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="443"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="444"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="445"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="446"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="447"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="448"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="449"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="450"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="451"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="452"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="453"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="454"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="455"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="456"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_3_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="457"><highlight class="normal"></highlight></codeline>
<codeline lineno="458"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>4<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="459"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="461"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="462"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="463"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="464"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="465"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="466"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="467"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="468"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="469"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="470"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="471"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="472"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="473"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="474"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="475"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="476"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_4_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x34)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="477"><highlight class="normal"></highlight></codeline>
<codeline lineno="478"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>5<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="479"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="480"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="481"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="482"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="484"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="485"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="486"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="487"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="488"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="489"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="490"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="491"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="492"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="494"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="496"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_5_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x35)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight></codeline>
<codeline lineno="498"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>6<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="499"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="500"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="501"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="502"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="503"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="504"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="505"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="506"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="507"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="508"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="509"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="510"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="511"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="513"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="515"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="516"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_6_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="517"><highlight class="normal"></highlight></codeline>
<codeline lineno="518"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>3,<sp/>pin<sp/>7<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="519"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="520"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="521"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="522"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="523"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="524"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="525"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="526"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="527"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="528"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="529"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="530"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="531"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="532"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="533"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="534"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="535"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="536"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P3_7_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x37)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="537"><highlight class="normal"></highlight></codeline>
<codeline lineno="538"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>6<sp/>EUSCI<sp/>B1,<sp/>B3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="539"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_2_UCB1STE<sp/><sp/><sp/>0x00000162<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>6,<sp/>pin<sp/>2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="540"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_3_UCB1CLK<sp/><sp/><sp/>0x00000163<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>6,<sp/>pin<sp/>3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="541"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_4_UCB1SIMO<sp/><sp/>0x00000164<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>6,<sp/>pin<sp/>4<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="542"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_5_UCB1SOMI<sp/><sp/>0x00000165<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>6,<sp/>pin<sp/>5<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="543"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_6_UCB3SIMO<sp/><sp/>0x00000266<sp/><sp/></highlight><highlight class="comment">/*<sp/>Secondary,<sp/>port<sp/>6,<sp/>pin<sp/>6<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="544"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P6_7_UCB3SOMI<sp/><sp/>0x00000267<sp/><sp/></highlight><highlight class="comment">/*<sp/>Secondary,<sp/>port<sp/>6,<sp/>pin<sp/>7<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="545"><highlight class="normal"></highlight></codeline>
<codeline lineno="546"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>0<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="547"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="548"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="549"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="552"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="554"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="555"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="556"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="557"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="558"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="559"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="560"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="561"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="562"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="563"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="564"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_0_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x70)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="565"><highlight class="normal"></highlight></codeline>
<codeline lineno="566"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>1<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="567"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="569"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="570"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="571"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="572"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="574"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="575"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="576"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="577"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="578"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="579"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="580"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="582"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="583"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="584"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_1_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x71)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="585"><highlight class="normal"></highlight></codeline>
<codeline lineno="586"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>2<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="587"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="588"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="589"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="590"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="591"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="594"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="595"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="596"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="597"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="598"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="599"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="600"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="603"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="604"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_2_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="605"><highlight class="normal"></highlight></codeline>
<codeline lineno="606"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="607"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="608"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="609"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="610"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="611"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="612"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="613"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="614"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="615"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="616"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="617"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="618"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="619"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="620"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="623"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="624"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_3_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x73)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="625"><highlight class="normal"></highlight></codeline>
<codeline lineno="626"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>4<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="627"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="628"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="629"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="630"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="631"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="632"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="635"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="636"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="637"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="638"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="639"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="640"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="641"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="642"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="643"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="644"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_4_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x74)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="645"><highlight class="normal"></highlight></codeline>
<codeline lineno="646"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>5<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="647"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="648"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="649"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="650"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="651"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="652"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="653"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="654"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="655"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="656"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="657"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="658"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="659"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="660"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="661"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="662"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="663"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="664"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_5_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x75)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="665"><highlight class="normal"></highlight></codeline>
<codeline lineno="666"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>6<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="667"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="668"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="669"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="670"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="671"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="672"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="673"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="674"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="675"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="676"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="677"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="678"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="679"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="680"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="681"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="682"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="683"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="684"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_6_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x76)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="685"><highlight class="normal"></highlight></codeline>
<codeline lineno="686"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>7,<sp/>pin<sp/>7<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="687"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA0CLK<sp/><sp/><sp/>((PMAP_UCA0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="688"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA0SIMO<sp/><sp/>((PMAP_UCA0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="689"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA0SOMI<sp/><sp/>((PMAP_UCA0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="690"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA1CLK<sp/><sp/><sp/>((PMAP_UCA1CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="691"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA1SIMO<sp/><sp/>((PMAP_UCA1SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="692"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA1SOMI<sp/><sp/>((PMAP_UCA1SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="693"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA2CLK<sp/><sp/><sp/>((PMAP_UCA2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="694"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA2SIMO<sp/><sp/>((PMAP_UCA2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="695"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA2SOMI<sp/><sp/>((PMAP_UCA2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="696"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB0CLK<sp/><sp/><sp/>((PMAP_UCB0CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="697"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB0SIMO<sp/><sp/>((PMAP_UCB0SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="698"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB0SOMI<sp/><sp/>((PMAP_UCB0SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="699"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB2CLK<sp/><sp/><sp/>((PMAP_UCB2CLK<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="700"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB2SIMO<sp/><sp/>((PMAP_UCB2SIMO<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="701"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB2SOMI<sp/><sp/>((PMAP_UCB2SOMI<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="702"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA1STE<sp/><sp/><sp/>((PMAP_UCA1STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="703"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCA2STE<sp/><sp/><sp/>((PMAP_UCA2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="704"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P7_7_UCB2STE<sp/><sp/><sp/>((PMAP_UCB2STE<sp/>&lt;&lt;<sp/>10)<sp/>|<sp/>0x77)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="705"><highlight class="normal"></highlight></codeline>
<codeline lineno="706"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>8<sp/>EUSCI<sp/>B3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="707"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P8_0_UCB3STE<sp/><sp/><sp/>0x00000180<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>8,<sp/>pin<sp/>0<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="708"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P8_1_UCB3CLK<sp/><sp/><sp/>0x00000181<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>8,<sp/>pin<sp/>1<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="709"><highlight class="normal"></highlight></codeline>
<codeline lineno="710"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>9<sp/>EUSCI<sp/>A3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="711"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P9_4_UCA3STE<sp/><sp/><sp/>0x00000194<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>9,<sp/>pin<sp/>4<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="712"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P9_5_UCA3CLK<sp/><sp/><sp/>0x00000195<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>9,<sp/>pin<sp/>5<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="713"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P9_6_UCA3SOMI<sp/><sp/>0x00000196<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>9,<sp/>pin<sp/>6<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="714"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P9_7_UCA3SIMO<sp/><sp/>0x00000197<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>9,<sp/>pin<sp/>7<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="715"><highlight class="normal"></highlight></codeline>
<codeline lineno="716"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Port<sp/>10<sp/>EUSCI<sp/>B3<sp/>defines<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="717"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P10_0_UCB3STE<sp/><sp/><sp/>0x000001A0<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>10,<sp/>pin<sp/>0<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="718"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P10_1_UCB3CLK<sp/><sp/><sp/>0x000001A1<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>10,<sp/>pin<sp/>1<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="719"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P10_2_UCB3SIMO<sp/><sp/>0x000001A2<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>10,<sp/>pin<sp/>2<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="720"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_P10_3_UCB3SOMI<sp/><sp/>0x000001A3<sp/><sp/></highlight><highlight class="comment">/*<sp/>Primary,<sp/>port<sp/>10,<sp/>pin<sp/>3<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="721"><highlight class="normal"></highlight></codeline>
<codeline lineno="750" refid="_s_p_i_m_s_p432_d_m_a_8h_1a7d33a0422c0eda3f15f38e7fa62a64c4" refkind="member"><highlight class="preprocessor">#define<sp/>SPIMSP432DMA_PIN_NO_CONFIG<sp/><sp/><sp/><sp/>(0x0000FFFF)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="751"><highlight class="normal"></highlight></codeline>
<codeline lineno="762"><highlight class="comment">/*<sp/>Add<sp/>SPIMSP432DMA_STATUS_*<sp/>macros<sp/>here<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="763"><highlight class="normal"></highlight></codeline>
<codeline lineno="776"><highlight class="comment">/*<sp/>Add<sp/>SPIMSP432DMA_CMD_*<sp/>macros<sp/>here<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="777"><highlight class="normal"></highlight></codeline>
<codeline lineno="780"><highlight class="comment">/*<sp/>SPI<sp/>function<sp/>table<sp/>pointer<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="781"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="struct_s_p_i___fxn_table" kindref="compound">SPI_FxnTable</ref><sp/><ref refid="_s_p_i_m_s_p432_d_m_a_8h_1aee524b32bcdc37f4035099dff00abbc2" kindref="member">SPIMSP432DMA_fxnTable</ref>;</highlight></codeline>
<codeline lineno="782"><highlight class="normal"></highlight></codeline>
<codeline lineno="844" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="845" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a97c30dfb57206b78c37e3f5368552eea" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a97c30dfb57206b78c37e3f5368552eea" kindref="member">baseAddr</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="846" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aca5933516729786004dfb121ab7ed53d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aca5933516729786004dfb121ab7ed53d" kindref="member">bitOrder</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="847" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1acbd29e5871505e97677d19ce7df4bc66" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1acbd29e5871505e97677d19ce7df4bc66" kindref="member">clockSource</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="849" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a8bc0707956d14c3c2ff472f7c6d0d440" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a8bc0707956d14c3c2ff472f7c6d0d440" kindref="member">defaultTxBufValue</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="851" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a2eb2527aee7bae3a6a6129f2e65ad8e0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a2eb2527aee7bae3a6a6129f2e65ad8e0" kindref="member">dmaIntNum</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="852" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a710f7756658ee736d9cd6c5933064ebf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a710f7756658ee736d9cd6c5933064ebf" kindref="member">intPriority</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="853" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1ab2b1fd9579aa99f80d457f4c30ad5d39" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1ab2b1fd9579aa99f80d457f4c30ad5d39" kindref="member">rxDMAChannelIndex</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="854" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a62499bab06a4b5fe9032b6cba41e4919" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a62499bab06a4b5fe9032b6cba41e4919" kindref="member">txDMAChannelIndex</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="856" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a6028e683ba82abe5f072efd8fd874afa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a6028e683ba82abe5f072efd8fd874afa" kindref="member">simoPin</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="857" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aa4111d6eb8e0c0f72c0c37b960a38a7b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aa4111d6eb8e0c0f72c0c37b960a38a7b" kindref="member">somiPin</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="858" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a635790744d188b614753847b418baa89" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a635790744d188b614753847b418baa89" kindref="member">clkPin</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="859" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a88c941960fc028593e8db022dce91c26" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a88c941960fc028593e8db022dce91c26" kindref="member">stePin</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="860" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aa91eb696e96bb96d9cb199f60b98e0fd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1aa91eb696e96bb96d9cb199f60b98e0fd" kindref="member">pinMode</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="862" refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a9f6a019c0c37e6e11074884fa655d981" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_1a9f6a019c0c37e6e11074884fa655d981" kindref="member">minDmaTransferSize</ref>;<sp/></highlight></codeline>
<codeline lineno="863"><highlight class="normal">}<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1" kindref="compound">SPIMSP432DMA_HWAttrsV1</ref>;</highlight></codeline>
<codeline lineno="864"><highlight class="normal"></highlight></codeline>
<codeline lineno="870" refid="struct_s_p_i_m_s_p432_d_m_a___object" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="871" refid="struct_s_p_i_m_s_p432_d_m_a___object_1ae7a15463b7e1b39158c622e10f8dd188" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>HwiP_Handle<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1ae7a15463b7e1b39158c622e10f8dd188" kindref="member">hwiHandle</ref>;</highlight></codeline>
<codeline lineno="872" refid="struct_s_p_i_m_s_p432_d_m_a___object_1afec2111a389af94c8e34e8233b5f73e2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct_power___notify_obj" kindref="compound">Power_NotifyObj</ref><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1afec2111a389af94c8e34e8233b5f73e2" kindref="member">perfChangeNotify</ref>;</highlight></codeline>
<codeline lineno="873" refid="struct_s_p_i_m_s_p432_d_m_a___object_1aaeab9f08da3f972b118eed52f910ad97" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>SemaphoreP_Handle<sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1aaeab9f08da3f972b118eed52f910ad97" kindref="member">transferComplete</ref>;</highlight></codeline>
<codeline lineno="874" refid="struct_s_p_i_m_s_p432_d_m_a___object_1ad0c5ac127447fb06a8c828ef3fd4ba7a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="_s_p_i_8h_1a207e2d5a7e7ea5606b6995b6485ca015" kindref="member">SPI_CallbackFxn</ref><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1ad0c5ac127447fb06a8c828ef3fd4ba7a" kindref="member">transferCallbackFxn</ref>;</highlight></codeline>
<codeline lineno="875" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a05b6c0fd159850420ff9a570c3ff1d63" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i___transaction" kindref="compound">SPI_Transaction</ref><sp/><sp/><sp/>*<ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a05b6c0fd159850420ff9a570c3ff1d63" kindref="member">transaction</ref>;</highlight></codeline>
<codeline lineno="876" refid="struct_s_p_i_m_s_p432_d_m_a___object_1ab8aff1486652b822a9b54010526e844c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="struct_u_d_m_a_m_s_p432___config" kindref="compound">UDMAMSP432_Handle</ref><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1ab8aff1486652b822a9b54010526e844c" kindref="member">dmaHandle</ref>;</highlight></codeline>
<codeline lineno="877"><highlight class="normal"></highlight></codeline>
<codeline lineno="878" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a9aa360c2ced4cb15652bf12ad356a2f8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a9aa360c2ced4cb15652bf12ad356a2f8" kindref="member">amtDataXferred</ref>;</highlight></codeline>
<codeline lineno="879" refid="struct_s_p_i_m_s_p432_d_m_a___object_1aa8014d8a8ee7f245a51b3a4bc668d989" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">size_t</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1aa8014d8a8ee7f245a51b3a4bc668d989" kindref="member">currentXferAmt</ref>;</highlight></codeline>
<codeline lineno="880" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a5bf783201ee3399790af448309d33468" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a5bf783201ee3399790af448309d33468" kindref="member">bitRate</ref>;</highlight></codeline>
<codeline lineno="881" refid="struct_s_p_i_m_s_p432_d_m_a___object_1ab06a1117c1056a9af4bce3eca2d77d8e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1ab06a1117c1056a9af4bce3eca2d77d8e" kindref="member">perfConstraintMask</ref>;</highlight></codeline>
<codeline lineno="882" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a09eb796fcf9e89948efc9c6c8cf98048" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a09eb796fcf9e89948efc9c6c8cf98048" kindref="member">transferTimeout</ref>;</highlight></codeline>
<codeline lineno="883" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a220f50e882118ee1e7ae2aff7d760fa2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a220f50e882118ee1e7ae2aff7d760fa2" kindref="member">clockPolarity</ref>;</highlight></codeline>
<codeline lineno="884" refid="struct_s_p_i_m_s_p432_d_m_a___object_1ac24d2509614352fc8c402630361e0af4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1ac24d2509614352fc8c402630361e0af4" kindref="member">clockPhase</ref>;</highlight></codeline>
<codeline lineno="885"><highlight class="normal"></highlight></codeline>
<codeline lineno="886" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a98354f5be961668bc9f84f8b72cd1e2c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="_s_p_i_8h_1a60a7e3d74577b38aa79ea6983362f942" kindref="member">SPI_Mode</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a98354f5be961668bc9f84f8b72cd1e2c" kindref="member">spiMode</ref>;</highlight></codeline>
<codeline lineno="887" refid="struct_s_p_i_m_s_p432_d_m_a___object_1af414c465c1098091d71e78dfdee87d32" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="_s_p_i_8h_1ab9ea76c6529d6076eee5e1c4a5a92c6f" kindref="member">SPI_TransferMode</ref><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1af414c465c1098091d71e78dfdee87d32" kindref="member">transferMode</ref>;</highlight></codeline>
<codeline lineno="888"><highlight class="normal"></highlight></codeline>
<codeline lineno="889" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a95df62773e52928e2e719a5c4c151907" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a95df62773e52928e2e719a5c4c151907" kindref="member">cancelInProgress</ref>;</highlight></codeline>
<codeline lineno="890" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a571c98c29615c8dd011411ec82c41238" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a571c98c29615c8dd011411ec82c41238" kindref="member">isOpen</ref>;</highlight></codeline>
<codeline lineno="891" refid="struct_s_p_i_m_s_p432_d_m_a___object_1a3ac4986e89011038ca16b0f6d8b84ab5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object_1a3ac4986e89011038ca16b0f6d8b84ab5" kindref="member">scratchBuffer</ref>;</highlight></codeline>
<codeline lineno="892"><highlight class="normal">}<sp/><ref refid="struct_s_p_i_m_s_p432_d_m_a___object" kindref="compound">SPIMSP432DMA_Object</ref>,<sp/>*<ref refid="_s_p_i_m_s_p432_d_m_a_8h_1a0fe3f3e8b44accb489d129aea007bfc3" kindref="member">SPIMSP432DMA_Handle</ref>;</highlight></codeline>
<codeline lineno="893"><highlight class="normal"></highlight></codeline>
<codeline lineno="894"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="895"><highlight class="normal">}</highlight></codeline>
<codeline lineno="896"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="897"><highlight class="normal"></highlight></codeline>
<codeline lineno="898"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ti_drivers_spi_SPIMSP432DMA__include<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="exports/tidrivers_msp432/source/ti/drivers/spi/SPIMSP432DMA.h"/>
  </compounddef>
</doxygen>
