Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9744
gpu_sim_insn = 6008832
gpu_ipc =     616.6699
gpu_tot_sim_cycle = 9744
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     616.6699
gpu_tot_issued_cta = 256
gpu_occupancy = 73.8045% 
gpu_tot_occupancy = 73.8045% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2594
partiton_level_parallism_total  =       2.2594
partiton_level_parallism_util =      10.0209
partiton_level_parallism_util_total  =      10.0209
L2_BW  =      86.7626 GB/Sec
L2_BW_total  =      86.7626 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 224
	L1D_cache_core[1]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 279
	L1D_cache_core[2]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 262
	L1D_cache_core[3]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 232
	L1D_cache_core[4]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 268
	L1D_cache_core[5]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 209
	L1D_cache_core[6]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 255
	L1D_cache_core[7]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 231
	L1D_cache_core[8]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 208
	L1D_cache_core[9]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[10]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 323
	L1D_cache_core[11]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 312
	L1D_cache_core[12]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 245
	L1D_cache_core[13]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 263
	L1D_cache_core[14]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 222
	L1D_cache_core[15]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 273
	L1D_cache_core[16]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 222
	L1D_cache_core[17]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 255
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 262
	L1D_cache_core[19]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 260
	L1D_cache_core[20]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 281
	L1D_cache_core[21]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 269
	L1D_cache_core[22]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 322
	L1D_cache_core[23]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 269
	L1D_cache_core[24]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 229
	L1D_cache_core[26]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 260
	L1D_cache_core[27]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 219
	L1D_cache_core[28]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 205
	L1D_cache_core[29]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 155
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 147
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 184
	L1D_cache_core[32]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 216
	L1D_cache_core[33]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 228
	L1D_cache_core[34]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 246
	L1D_cache_core[35]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 172
	L1D_cache_core[36]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 274
	L1D_cache_core[37]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 339
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11776
	L1D_total_cache_miss_rate = 0.4694
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 9181
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4548
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4633
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
256, 256, 256, 256, 256, 256, 256, 256, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:175378	W0_Idle:99817	W0_Scoreboard:233693	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1064 
max_icnt2mem_latency = 218 
maxmrqlatency = 130 
max_icnt2sh_latency = 70 
averagemflatency = 499 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 6 
mrq_lat_table:4749 	862 	1083 	1449 	2010 	990 	120 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5615 	4691 	11694 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13215 	8128 	673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11807 	4881 	3049 	1716 	545 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5225      5225      5943      5937      5900      5895      5911      5910      6544      6540         0         0         0         0         0         0 
dram[1]:      5225      5225      5933      5941      5891      5913      5914      5919      6555      6538         0         0         0         0         0         0 
dram[2]:      5225      5225      5960      5949      5886      5885      5895      5893      6331      6333         0         0         0         0         0         0 
dram[3]:      5225      5258      5957      5952      5895      5893      5901      5892      6532      6527         0         0         0         0         0         0 
dram[4]:      5225      5225      5946      5955      5894      5893      5878      5876      6284      6298         0         0         0         0         0         0 
dram[5]:      5225      5225      5954      5955      5924      5923      5886      5909      6309      6279         0         0         0         0         0         0 
dram[6]:      5170      5170      5937      5947      5888      5887      5908      5892      6505      6262         0         0         0         0         0         0 
dram[7]:      5170      5225      5964      5970      5889      5896      5900      5893      6281      6314         0         0         0         0         0         0 
dram[8]:      5170      5170      5990      5991      5898      5912      5914      5913      7377      7421         0         0         0         0         0         0 
dram[9]:      5170      5170      5962      5963      5904      5898      5903      5903      7334      7429         0         0         0         0         0         0 
dram[10]:      5170      5170      5968      5966      5901      5884      5905      5904      6396      6397         0         0         0         0         0         0 
dram[11]:      5170      5170      5979      5968      5883      5916      5889      5908      6405      7147         0         0         0         0         0         0 
dram[12]:      5170      5170      5949      5959      5921      5915      5913      5892      6394      6366         0         0         0         0         0         0 
dram[13]:      5170      5170      5941      5949      5898      5895      5897      5905      6386      6383         0         0         0         0         0         0 
dram[14]:      5170      5170      5974      5982      5892      5887      5898      5904      6533      6552         0         0         0         0         0         0 
dram[15]:      5170      5170      5953      5959      5889      5901      5894      5894      6347      6364         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 100.000000 100.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 84.000000 84.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 11266/160 = 70.412498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:        977       960      1102      1149      1206      1183      1046      1049       738       734    none      none      none      none      none      none  
dram[1]:        993       978      1097      1155      1220      1172      1059      1065       733       733    none      none      none      none      none      none  
dram[2]:        980      1026      1119      1139      1180      1141      1066      1058       759       753    none      none      none      none      none      none  
dram[3]:        986      1008      1114      1144      1192      1158      1070      1061       746       746    none      none      none      none      none      none  
dram[4]:        967      1006      1105      1110      1109      1114      1030      1056       743       740    none      none      none      none      none      none  
dram[5]:        944       996      1142      1119      1116      1121      1025      1052       739       743    none      none      none      none      none      none  
dram[6]:        951      1007      1111      1118      1106      1114      1014      1028       732       766    none      none      none      none      none      none  
dram[7]:        950      1009      1115      1106      1121      1114      1009      1023       743       773    none      none      none      none      none      none  
dram[8]:        981       970      1135      1089      1093      1107      1003      1005       754       733    none      none      none      none      none      none  
dram[9]:        981       983      1115      1077      1090      1113      1043      1041       737       737    none      none      none      none      none      none  
dram[10]:        979       950      1147      1100      1118      1135      1069      1052       722       744    none      none      none      none      none      none  
dram[11]:        960       951      1165      1108      1092      1116      1038      1040       727       729    none      none      none      none      none      none  
dram[12]:       1021       957      1087      1074      1145      1147      1038      1029       760       755    none      none      none      none      none      none  
dram[13]:       1016       956      1085      1088      1119      1162      1034      1033       755       741    none      none      none      none      none      none  
dram[14]:        982       948      1097      1108      1101      1097      1046       998       769       753    none      none      none      none      none      none  
dram[15]:        980       949      1092      1084      1134      1100      1042      1019       775       766    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        742       725      1014      1018      1039      1035       981       940       699       668         0         0         0         0         0         0
dram[1]:        952       722      1002       996      1052      1056       973       980       669       689         0         0         0         0         0         0
dram[2]:        985       990      1010      1008      1064      1039       984       969       965       992         0         0         0         0         0         0
dram[3]:       1010       987      1021      1018      1061      1017       989       949       671       657         0         0         0         0         0         0
dram[4]:        948       942       964       946       881       876       898       925       909       932         0         0         0         0         0         0
dram[5]:        727       734      1014       904       997      1002       875       886       920       890         0         0         0         0         0         0
dram[6]:        760       749       947       934       952       910       884       906       680       870         0         0         0         0         0         0
dram[7]:        744       938       973       953       944       963       889       885       920       932         0         0         0         0         0         0
dram[8]:        713       716       951       962       919       929       852       855       663       665         0         0         0         0         0         0
dram[9]:        912       913       971       964       859       857       850       877       662       670         0         0         0         0         0         0
dram[10]:        763       742       993       964       930       937       881       875       858       851         0         0         0         0         0         0
dram[11]:        755       735       988       983       945       914       896       880       853       667         0         0         0         0         0         0
dram[12]:        902       905       962       897       943       950       936       905       830       827         0         0         0         0         0         0
dram[13]:        922       913       910       896       949       935       897       908       832       807         0         0         0         0         0         0
dram[14]:        727       724       965       989      1006       978       873       873       659       670         0         0         0         0         0         0
dram[15]:        742       738       926       869      1014       965       930       903       779       813         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56130 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=7126 dram_eff=0.09879
bk0: 64a 55908i bk1: 64a 55899i bk2: 64a 55826i bk3: 64a 55819i bk4: 64a 55831i bk5: 64a 55818i bk6: 64a 55337i bk7: 64a 55364i bk8: 32a 55856i bk9: 32a 55661i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.462484
Bank_Level_Parallism_Col = 2.448822
Bank_Level_Parallism_Ready = 1.234375
write_to_read_ratio_blp_rw_average = 0.244424
GrpLevelPara = 1.882635 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4094 
Wasted_Row = 0 
Idle = 52045 

BW Util Bottlenecks: 
RCDc_limit = 878 
RCDWRc_limit = 0 
WTRc_limit = 187 
RTWc_limit = 97 
CCDLc_limit = 8916 
rwq = 0 
CCDLc_limit_alone = 8784 
WTRc_limit_alone = 55 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 56843 
n_nop = 56130 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012543 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001403 
queue_avg = 0.886793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.886793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56129 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=7469 dram_eff=0.09426
bk0: 64a 56008i bk1: 64a 56000i bk2: 64a 55970i bk3: 64a 55853i bk4: 64a 55821i bk5: 64a 56029i bk6: 64a 55403i bk7: 64a 55251i bk8: 32a 55830i bk9: 32a 55565i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.216090
Bank_Level_Parallism_Col = 2.200194
Bank_Level_Parallism_Ready = 1.204545
write_to_read_ratio_blp_rw_average = 0.272303
GrpLevelPara = 1.728863 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4442 
Wasted_Row = 0 
Idle = 51697 

BW Util Bottlenecks: 
RCDc_limit = 869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 280 
CCDLc_limit = 8655 
rwq = 0 
CCDLc_limit_alone = 8614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 56843 
n_nop = 56129 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.105994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56132 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=7049 dram_eff=0.09987
bk0: 64a 55924i bk1: 64a 55958i bk2: 64a 55876i bk3: 64a 55941i bk4: 64a 55571i bk5: 64a 55812i bk6: 64a 55892i bk7: 64a 55609i bk8: 32a 55762i bk9: 32a 55890i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.381774
Bank_Level_Parallism_Col = 2.355410
Bank_Level_Parallism_Ready = 1.160511
write_to_read_ratio_blp_rw_average = 0.222732
GrpLevelPara = 1.910820 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 3872 
Wasted_Row = 0 
Idle = 52267 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8351 
rwq = 0 
CCDLc_limit_alone = 8351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56132 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012508 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.004219 
queue_avg = 0.883996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.883996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56129 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=6962 dram_eff=0.1011
bk0: 64a 55688i bk1: 64a 55804i bk2: 64a 55877i bk3: 64a 55980i bk4: 64a 55706i bk5: 64a 55742i bk6: 64a 55582i bk7: 64a 55972i bk8: 32a 55729i bk9: 32a 55988i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.243715
Bank_Level_Parallism_Col = 2.222718
Bank_Level_Parallism_Ready = 1.143466
write_to_read_ratio_blp_rw_average = 0.226572
GrpLevelPara = 1.850913 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4228 
Wasted_Row = 0 
Idle = 51911 

BW Util Bottlenecks: 
RCDc_limit = 853 
RCDWRc_limit = 0 
WTRc_limit = 347 
RTWc_limit = 0 
CCDLc_limit = 8291 
rwq = 0 
CCDLc_limit_alone = 8105 
WTRc_limit_alone = 161 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56129 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.970093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.970093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56131 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=6665 dram_eff=0.1056
bk0: 64a 55968i bk1: 64a 55981i bk2: 64a 55928i bk3: 64a 55862i bk4: 64a 55726i bk5: 64a 55721i bk6: 64a 55864i bk7: 64a 55614i bk8: 32a 55831i bk9: 32a 55715i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.281061
Bank_Level_Parallism_Col = 2.265455
Bank_Level_Parallism_Ready = 1.142045
write_to_read_ratio_blp_rw_average = 0.242690
GrpLevelPara = 1.900376 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4085 
Wasted_Row = 0 
Idle = 52054 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8373 
rwq = 0 
CCDLc_limit_alone = 8373 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56131 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012526 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002809 
queue_avg = 0.973858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.973858
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56130 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=6744 dram_eff=0.1044
bk0: 64a 56001i bk1: 64a 56027i bk2: 64a 55927i bk3: 64a 55860i bk4: 64a 55943i bk5: 64a 55921i bk6: 64a 55926i bk7: 64a 55924i bk8: 32a 55800i bk9: 32a 55726i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.121448
Bank_Level_Parallism_Col = 2.104211
Bank_Level_Parallism_Ready = 1.072443
write_to_read_ratio_blp_rw_average = 0.270526
GrpLevelPara = 1.904842 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4047 
Wasted_Row = 0 
Idle = 52092 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 7668 
rwq = 0 
CCDLc_limit_alone = 7668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 56843 
n_nop = 56130 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012543 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001403 
queue_avg = 0.848724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.848724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56130 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=7288 dram_eff=0.0966
bk0: 64a 55797i bk1: 64a 55611i bk2: 64a 55893i bk3: 64a 55913i bk4: 64a 55795i bk5: 64a 55769i bk6: 64a 55526i bk7: 64a 55629i bk8: 32a 55793i bk9: 32a 55730i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.330938
Bank_Level_Parallism_Col = 2.314497
Bank_Level_Parallism_Ready = 1.183239
write_to_read_ratio_blp_rw_average = 0.238918
GrpLevelPara = 1.873802 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4306 
Wasted_Row = 0 
Idle = 51833 

BW Util Bottlenecks: 
RCDc_limit = 854 
RCDWRc_limit = 0 
WTRc_limit = 387 
RTWc_limit = 79 
CCDLc_limit = 8712 
rwq = 0 
CCDLc_limit_alone = 8565 
WTRc_limit_alone = 247 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 56843 
n_nop = 56130 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012543 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001403 
queue_avg = 0.765776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.765776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56132 n_act=10 n_pre=0 n_ref_event=0 n_req=704 n_rd=576 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01238
n_activity=6814 dram_eff=0.1033
bk0: 64a 55878i bk1: 64a 55939i bk2: 64a 55937i bk3: 64a 56040i bk4: 64a 55719i bk5: 64a 55849i bk6: 64a 55817i bk7: 64a 55885i bk8: 32a 55743i bk9: 32a 55743i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.184069
Bank_Level_Parallism_Col = 2.172791
Bank_Level_Parallism_Ready = 1.102273
write_to_read_ratio_blp_rw_average = 0.237407
GrpLevelPara = 1.922172 

BW Util details:
bwutil = 0.012385 
total_CMD = 56843 
util_bw = 704 
Wasted_Col = 4142 
Wasted_Row = 0 
Idle = 51997 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 0 
WTRc_limit = 129 
RTWc_limit = 94 
CCDLc_limit = 7903 
rwq = 0 
CCDLc_limit_alone = 7869 
WTRc_limit_alone = 95 
RTWc_limit_alone = 94 

Commands details: 
total_CMD = 56843 
n_nop = 56132 
Read = 576 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 704 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012385 
Either_Row_CoL_Bus_Util = 0.012508 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.004219 
queue_avg = 0.698450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.69845
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56135 n_act=10 n_pre=0 n_ref_event=0 n_req=699 n_rd=571 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0123
n_activity=7259 dram_eff=0.09629
bk0: 60a 56023i bk1: 60a 55989i bk2: 64a 55951i bk3: 64a 55920i bk4: 64a 55779i bk5: 64a 55898i bk6: 64a 55755i bk7: 64a 55649i bk8: 35a 55794i bk9: 32a 55829i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985694
Row_Buffer_Locality_read = 0.985990
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 2.037495
Bank_Level_Parallism_Col = 2.013150
Bank_Level_Parallism_Ready = 1.135908
write_to_read_ratio_blp_rw_average = 0.263585
GrpLevelPara = 1.741829 

BW Util details:
bwutil = 0.012297 
total_CMD = 56843 
util_bw = 699 
Wasted_Col = 4475 
Wasted_Row = 0 
Idle = 51669 

BW Util Bottlenecks: 
RCDc_limit = 726 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8078 
rwq = 0 
CCDLc_limit_alone = 8078 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56135 
Read = 571 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 699 
total_req = 699 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 699 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012297 
Either_Row_CoL_Bus_Util = 0.012455 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001412 
queue_avg = 0.642120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.64212
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56139 n_act=10 n_pre=0 n_ref_event=0 n_req=696 n_rd=568 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01224
n_activity=7524 dram_eff=0.0925
bk0: 60a 56108i bk1: 60a 56017i bk2: 64a 56036i bk3: 64a 55935i bk4: 64a 55829i bk5: 64a 55849i bk6: 64a 55872i bk7: 64a 55617i bk8: 32a 55729i bk9: 32a 55766i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985632
Row_Buffer_Locality_read = 0.985915
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.954014
Bank_Level_Parallism_Col = 1.928342
Bank_Level_Parallism_Ready = 1.127874
write_to_read_ratio_blp_rw_average = 0.308882
GrpLevelPara = 1.663964 

BW Util details:
bwutil = 0.012244 
total_CMD = 56843 
util_bw = 696 
Wasted_Col = 4610 
Wasted_Row = 0 
Idle = 51537 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8073 
rwq = 0 
CCDLc_limit_alone = 8073 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56139 
Read = 568 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 696 
total_req = 696 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 696 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012244 
Either_Row_CoL_Bus_Util = 0.012385 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002841 
queue_avg = 0.617103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.617103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56106 n_act=10 n_pre=0 n_ref_event=0 n_req=728 n_rd=568 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01281
n_activity=7400 dram_eff=0.09838
bk0: 60a 56103i bk1: 60a 55961i bk2: 64a 55977i bk3: 64a 55940i bk4: 64a 55910i bk5: 64a 55726i bk6: 64a 55842i bk7: 64a 55973i bk8: 32a 55483i bk9: 32a 55355i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986264
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.107627
Bank_Level_Parallism_Col = 2.084027
Bank_Level_Parallism_Ready = 1.119506
write_to_read_ratio_blp_rw_average = 0.313069
GrpLevelPara = 1.797870 

BW Util details:
bwutil = 0.012807 
total_CMD = 56843 
util_bw = 728 
Wasted_Col = 4438 
Wasted_Row = 0 
Idle = 51677 

BW Util Bottlenecks: 
RCDc_limit = 870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8580 
rwq = 0 
CCDLc_limit_alone = 8580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56106 
Read = 568 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 728 
total_req = 728 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 728 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012807 
Either_Row_CoL_Bus_Util = 0.012966 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001357 
queue_avg = 0.593424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.593424
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56105 n_act=10 n_pre=0 n_ref_event=0 n_req=729 n_rd=569 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01282
n_activity=7729 dram_eff=0.09432
bk0: 61a 55924i bk1: 60a 56075i bk2: 64a 55921i bk3: 64a 55857i bk4: 64a 55811i bk5: 64a 56057i bk6: 64a 55953i bk7: 64a 55817i bk8: 32a 55584i bk9: 32a 55597i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986283
Row_Buffer_Locality_read = 0.984183
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.933553
Bank_Level_Parallism_Col = 1.927303
Bank_Level_Parallism_Ready = 1.105624
write_to_read_ratio_blp_rw_average = 0.328053
GrpLevelPara = 1.681194 

BW Util details:
bwutil = 0.012825 
total_CMD = 56843 
util_bw = 729 
Wasted_Col = 4734 
Wasted_Row = 0 
Idle = 51380 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 83 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 8258 
rwq = 0 
CCDLc_limit_alone = 8146 
WTRc_limit_alone = 51 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56105 
Read = 569 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 729 
total_req = 729 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 729 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012825 
Either_Row_CoL_Bus_Util = 0.012983 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001355 
queue_avg = 0.523829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.523829
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56124 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01253
n_activity=7210 dram_eff=0.09875
bk0: 64a 56027i bk1: 64a 55990i bk2: 64a 55782i bk3: 64a 55959i bk4: 64a 56031i bk5: 64a 55919i bk6: 64a 55355i bk7: 64a 55978i bk8: 36a 55770i bk9: 36a 55648i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.209514
Bank_Level_Parallism_Col = 2.196525
Bank_Level_Parallism_Ready = 1.140449
write_to_read_ratio_blp_rw_average = 0.225693
GrpLevelPara = 1.810095 

BW Util details:
bwutil = 0.012526 
total_CMD = 56843 
util_bw = 712 
Wasted_Col = 4123 
Wasted_Row = 0 
Idle = 52008 

BW Util Bottlenecks: 
RCDc_limit = 844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8488 
rwq = 0 
CCDLc_limit_alone = 8488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56124 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012526 
Either_Row_CoL_Bus_Util = 0.012649 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.004172 
queue_avg = 0.816002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.816002
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56121 n_act=10 n_pre=0 n_ref_event=0 n_req=712 n_rd=584 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01253
n_activity=7200 dram_eff=0.09889
bk0: 64a 56010i bk1: 64a 56009i bk2: 64a 55844i bk3: 64a 55760i bk4: 64a 55813i bk5: 64a 55851i bk6: 64a 55670i bk7: 64a 55411i bk8: 36a 55632i bk9: 36a 55738i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985955
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.276702
Bank_Level_Parallism_Col = 2.250399
Bank_Level_Parallism_Ready = 1.212079
write_to_read_ratio_blp_rw_average = 0.240815
GrpLevelPara = 1.736621 

BW Util details:
bwutil = 0.012526 
total_CMD = 56843 
util_bw = 712 
Wasted_Col = 4297 
Wasted_Row = 0 
Idle = 51834 

BW Util Bottlenecks: 
RCDc_limit = 858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9053 
rwq = 0 
CCDLc_limit_alone = 9053 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56121 
Read = 584 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 712 
total_req = 712 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 712 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.012526 
Either_Row_CoL_Bus_Util = 0.012702 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.082156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.08216
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56154 n_act=10 n_pre=0 n_ref_event=0 n_req=680 n_rd=584 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.01196
n_activity=7024 dram_eff=0.09681
bk0: 64a 55868i bk1: 64a 55926i bk2: 64a 55904i bk3: 64a 55998i bk4: 64a 55787i bk5: 64a 55908i bk6: 64a 55785i bk7: 64a 55817i bk8: 36a 55934i bk9: 36a 56026i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.050262
Bank_Level_Parallism_Col = 2.043004
Bank_Level_Parallism_Ready = 1.116176
write_to_read_ratio_blp_rw_average = 0.172421
GrpLevelPara = 1.830608 

BW Util details:
bwutil = 0.011963 
total_CMD = 56843 
util_bw = 680 
Wasted_Col = 4274 
Wasted_Row = 0 
Idle = 51889 

BW Util Bottlenecks: 
RCDc_limit = 897 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7791 
rwq = 0 
CCDLc_limit_alone = 7791 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56154 
Read = 584 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 680 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.011963 
Either_Row_CoL_Bus_Util = 0.012121 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001451 
queue_avg = 0.620287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.620287
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56843 n_nop=56156 n_act=10 n_pre=0 n_ref_event=0 n_req=678 n_rd=582 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.01193
n_activity=6830 dram_eff=0.09927
bk0: 62a 55994i bk1: 64a 55885i bk2: 64a 55891i bk3: 64a 55867i bk4: 64a 55711i bk5: 64a 55794i bk6: 64a 55573i bk7: 64a 55786i bk8: 36a 55740i bk9: 36a 55808i bk10: 0a 56843i bk11: 0a 56843i bk12: 0a 56843i bk13: 0a 56843i bk14: 0a 56843i bk15: 0a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985251
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.273643
Bank_Level_Parallism_Col = 2.257043
Bank_Level_Parallism_Ready = 1.188791
write_to_read_ratio_blp_rw_average = 0.203372
GrpLevelPara = 1.836315 

BW Util details:
bwutil = 0.011928 
total_CMD = 56843 
util_bw = 678 
Wasted_Col = 4186 
Wasted_Row = 0 
Idle = 51979 

BW Util Bottlenecks: 
RCDc_limit = 863 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8700 
rwq = 0 
CCDLc_limit_alone = 8700 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56843 
n_nop = 56156 
Read = 582 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 678 
total_req = 678 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 678 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.011928 
Either_Row_CoL_Bus_Util = 0.012086 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001456 
queue_avg = 0.552944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.552944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 352, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 127
L2_cache_bank[1]: Access = 695, Miss = 352, Miss_rate = 0.506, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 111
L2_cache_bank[3]: Access = 697, Miss = 352, Miss_rate = 0.505, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 352, Miss_rate = 0.513, Pending_hits = 14, Reservation_fails = 174
L2_cache_bank[5]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 13, Reservation_fails = 163
L2_cache_bank[7]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 352, Miss_rate = 0.509, Pending_hits = 16, Reservation_fails = 45
L2_cache_bank[9]: Access = 682, Miss = 352, Miss_rate = 0.516, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 352, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 15, Reservation_fails = 45
L2_cache_bank[12]: Access = 693, Miss = 352, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 352, Miss_rate = 0.514, Pending_hits = 16, Reservation_fails = 90
L2_cache_bank[14]: Access = 691, Miss = 352, Miss_rate = 0.509, Pending_hits = 17, Reservation_fails = 72
L2_cache_bank[15]: Access = 683, Miss = 352, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 9
L2_cache_bank[16]: Access = 681, Miss = 348, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 351, Miss_rate = 0.517, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 348, Miss_rate = 0.510, Pending_hits = 18, Reservation_fails = 38
L2_cache_bank[19]: Access = 673, Miss = 348, Miss_rate = 0.517, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 364, Miss_rate = 0.519, Pending_hits = 20, Reservation_fails = 87
L2_cache_bank[21]: Access = 695, Miss = 364, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 365, Miss_rate = 0.521, Pending_hits = 17, Reservation_fails = 88
L2_cache_bank[23]: Access = 692, Miss = 364, Miss_rate = 0.526, Pending_hits = 13, Reservation_fails = 21
L2_cache_bank[24]: Access = 692, Miss = 356, Miss_rate = 0.514, Pending_hits = 14, Reservation_fails = 22
L2_cache_bank[25]: Access = 702, Miss = 356, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 5
L2_cache_bank[26]: Access = 691, Miss = 356, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 22
L2_cache_bank[27]: Access = 701, Miss = 356, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 340, Miss_rate = 0.503, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 338, Miss_rate = 0.505, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 340, Miss_rate = 0.499, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 22016
L2_total_cache_misses = 11266
L2_total_cache_miss_rate = 0.5117
L2_total_cache_pending_hits = 507
L2_total_cache_reservation_fails = 1119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 507
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1119
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 9744
Req_Network_injected_packets_per_cycle =       2.2594 
Req_Network_conflicts_per_cycle =       1.0802
Req_Network_conflicts_per_cycle_util =       4.7906
Req_Bank_Level_Parallism =      10.0209
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7751
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0706

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 9744
Reply_Network_injected_packets_per_cycle =        2.2594
Reply_Network_conflicts_per_cycle =        1.5976
Reply_Network_conflicts_per_cycle_util =       6.0127
Reply_Bank_Level_Parallism =       8.5037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3305
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0595
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 2436 (cycle/sec)
gpgpu_silicon_slowdown = 492610x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 13643
gpu_sim_insn = 2818400
gpu_ipc =     206.5821
gpu_tot_sim_cycle = 23387
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     377.4418
gpu_tot_issued_cta = 512
gpu_occupancy = 78.6626% 
gpu_tot_occupancy = 76.7977% 
max_total_param_size = 0
gpu_stall_dramfull = 479
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8800
partiton_level_parallism_total  =       2.6215
partiton_level_parallism_util =       5.3220
partiton_level_parallism_util_total  =       6.3996
L2_BW  =     110.5925 GB/Sec
L2_BW_total  =     100.6639 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 341, Reservation_fails = 893
	L1D_cache_core[1]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 1072
	L1D_cache_core[2]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 343, Reservation_fails = 974
	L1D_cache_core[3]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 820
	L1D_cache_core[4]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 810
	L1D_cache_core[5]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 845
	L1D_cache_core[6]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 341, Reservation_fails = 883
	L1D_cache_core[7]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 753
	L1D_cache_core[8]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 773
	L1D_cache_core[9]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 921
	L1D_cache_core[10]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 341, Reservation_fails = 898
	L1D_cache_core[11]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 340, Reservation_fails = 894
	L1D_cache_core[12]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 867
	L1D_cache_core[13]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 342, Reservation_fails = 967
	L1D_cache_core[14]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 326, Reservation_fails = 838
	L1D_cache_core[15]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 342, Reservation_fails = 877
	L1D_cache_core[16]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 361, Reservation_fails = 1000
	L1D_cache_core[17]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 323, Reservation_fails = 837
	L1D_cache_core[18]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 902
	L1D_cache_core[19]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 916
	L1D_cache_core[20]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 911
	L1D_cache_core[21]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 339, Reservation_fails = 926
	L1D_cache_core[22]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 944
	L1D_cache_core[23]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 961
	L1D_cache_core[24]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 333, Reservation_fails = 802
	L1D_cache_core[25]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 328, Reservation_fails = 875
	L1D_cache_core[26]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 340, Reservation_fails = 873
	L1D_cache_core[27]: Access = 2315, Miss = 767, Miss_rate = 0.331, Pending_hits = 327, Reservation_fails = 888
	L1D_cache_core[28]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 841
	L1D_cache_core[29]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 692
	L1D_cache_core[30]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 672
	L1D_cache_core[31]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 311, Reservation_fails = 929
	L1D_cache_core[32]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 890
	L1D_cache_core[33]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 907
	L1D_cache_core[34]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 1060
	L1D_cache_core[35]: Access = 2732, Miss = 863, Miss_rate = 0.316, Pending_hits = 345, Reservation_fails = 883
	L1D_cache_core[36]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 899
	L1D_cache_core[37]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 954
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30582
	L1D_total_cache_miss_rate = 0.3263
	L1D_total_cache_pending_hits = 12722
	L1D_total_cache_reservation_fails = 33647
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12722
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26579
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2287
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4781
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
299, 299, 299, 299, 299, 299, 299, 299, 214, 214, 214, 214, 214, 214, 214, 214, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 18436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28534
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4524
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13912
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:931102	W0_Idle:147599	W0_Scoreboard:508860	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228272 {8:28534,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1141360 {40:28534,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1487 
max_icnt2mem_latency = 900 
maxmrqlatency = 130 
max_icnt2sh_latency = 70 
averagemflatency = 458 
avg_icnt2mem_latency = 118 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 4 
mrq_lat_table:12392 	1213 	1344 	1666 	2197 	1043 	120 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26698 	10142 	23483 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35368 	10597 	6026 	8750 	567 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	42365 	9293 	5524 	3322 	786 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	6 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5225      5225      5943      5937      5900      5895      5911      5910      6544      6540      5223      5239      5317      5413      5562      5584 
dram[1]:      5225      5225      5933      5941      5891      5913      5914      5919      6555      6538      5204      5203      5312      5311      5507      5543 
dram[2]:      5225      5225      5960      5949      5886      5885      5895      5893      6331      6333      5238      5236      5299      5370      5519      5493 
dram[3]:      5225      5258      5957      5952      5895      5893      5901      5892      6532      6527      5249      5224      5350      5302      5539      5430 
dram[4]:      5225      5225      5946      5955      5894      5893      5878      5876      6284      6298      5184      5181      5380      5354      5501      5293 
dram[5]:      5225      5225      5954      5955      5924      5923      5886      5909      6309      6279      5190      5232      5332      5349      5286      5510 
dram[6]:      5170      5170      5937      5947      5888      5887      5908      5892      6505      6262      5240      5236      5323      5368      5419      5538 
dram[7]:      5170      5225      5964      5970      5889      5896      5900      5893      6281      6314      5242      5206      5413      5383      5451      5394 
dram[8]:      5170      5170      5990      5991      5898      5912      5914      5913      7377      7421      5237      5233      5423      5340      5597      5614 
dram[9]:      5170      5170      5962      5963      5904      5898      5903      5903      7334      7429      5232      5241      5354      5362      5615      5449 
dram[10]:      5170      5170      5968      5966      5901      5884      5905      5904      6396      6397      5230      5226      5337      5331      5421      5428 
dram[11]:      5170      5170      5979      5968      5883      5916      5889      5908      6405      7147      5238      5250      5348      5356      5470      5422 
dram[12]:      5170      5170      5949      5959      5921      5915      5913      5892      6394      6366      5257      5256      5315      5348      5520      5429 
dram[13]:      5170      5170      5941      5949      5898      5895      5897      5905      6386      6383      5277      5279      5436      5393      5423      5488 
dram[14]:      5170      5170      5974      5982      5892      5887      5898      5904      6533      6552      5250      5278      5438      5379      5430      5482 
dram[15]:      5170      5170      5953      5959      5889      5901      5894      5894      6347      6364      5313      5269      5465      5368      5544      5499 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 111.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 108.000000 108.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 124.000000 124.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 112.000000 112.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 96.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 99.000000 96.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 19978/307 = 65.074921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        80        80         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        48        48         0         0         0         0         0         0 
total dram writes = 2048
min_bank_accesses = 0!
chip skew: 160/96 = 1.67
average mf latency per bank:
dram[0]:       1340      1348      1814      1907      2047      2008      1881      1895       955       940      1041      1111      1168      1137      1231      1222
dram[1]:       1376      1354      1796      1902      2058      1993      1887      1908       950       939      1045      1083      1152      1108      1234      1211
dram[2]:       1362      1396      1824      1872      2014      1950      1895      1887       969       964      1035      1098      1229      1128      1256      1246
dram[3]:       1367      1383      1767      1878      2026      1982      1929      1913       963       962      1033      1094      1219      1136      1282      1220
dram[4]:       1376      1385      1816      1828      1913      1913      1946      1949       942       955      1034      1067      1195      1198      1255      1197
dram[5]:       1354      1370      1885      1854      1907      1920      1922      1932       940       956      1048      1046      1192      1180      1238      1201
dram[6]:       1357      1362      1834      1843      1905      1925      1884      1913       933       977      1030      1079      1173      1191      1283      1195
dram[7]:       1382      1380      1835      1817      1930      1919      1876      1902       943       980      1056      1030      1212      1168      1281      1201
dram[8]:       1374      1364      1840      1754      1922      1969      1841      1848       952       922      1126      1046      1139      1194      1254      1244
dram[9]:       1348      1366      1814      1729      1925      1974      1907      1903       924       943      1143      1049      1129      1203      1229      1257
dram[10]:       1387      1361      1841      1777      1943      1975      1948      1939       897       929      1079      1040      1131      1193      1250      1220
dram[11]:       1373      1368      1856      1781      1926      1962      1898      1917       903       904      1072      1031      1104      1207      1212      1246
dram[12]:       1393      1392      1763      1754      1956      1945      1899      1892       998       974      1089      1072      1184      1205      1200      1273
dram[13]:       1400      1387      1759      1769      1891      1992      1892      1890       978       948      1088      1102      1194      1196      1192      1285
dram[14]:       1367      1376      1785      1788      1904      1893      1908      1840      1014       996      1079      1067      1194      1193      1195      1272
dram[15]:       1526      1524      1985      1959      2157      2094      2112      2020      1786      1034      1247      1257      1377      1410      1370      1464
maximum mf latency per bank:
dram[0]:       1109      1104      1014      1018      1039      1035       981       940       769       924      1016      1094      1067      1099      1115      1087
dram[1]:       1111      1106      1002       996      1052      1056       973       980       922       833      1010       924      1035      1033      1113      1116
dram[2]:       1055      1100      1010      1008      1064      1039       984       969       965       992       980       998      1054      1086      1141      1101
dram[3]:       1095      1057      1021      1018      1061      1017       989       949       892      1017       969      1007      1058      1078      1090      1091
dram[4]:       1076      1069       964       946       881       876       898       925       909       932      1011      1013      1118      1117      1149      1141
dram[5]:       1082      1093      1014       904       997      1002       875       886       920       890      1002      1009      1146      1159      1143      1143
dram[6]:       1115      1112       947       934       952       910       884       906       825       870       956      1029      1118      1149      1137      1139
dram[7]:       1108      1112       973       953       944       963       889       885       920       932      1004       994      1135      1117      1150      1154
dram[8]:       1096      1099       951       962       919       929       852       855       877       830      1020      1023      1056      1082      1156      1158
dram[9]:       1116      1132       971       964       859       857       850       877       780       797      1021      1020      1089      1110      1114      1129
dram[10]:       1122      1121       993       964       930       937       881       875       858       851      1003       981      1078      1034      1122      1122
dram[11]:       1130      1128       988       983       945       914       896       880       899       911       984       976      1079      1104      1137      1146
dram[12]:       1132      1112       962       897       943       950       936       905      1021       896       922       997      1142      1131      1094      1061
dram[13]:       1103      1116       910       896       949       935       897       908       914       807       996      1001      1109      1104      1088      1072
dram[14]:       1141      1124       965       989      1006       978       873       873       739       754       987       974      1082      1159      1129      1088
dram[15]:       1405      1339      1032       990      1020       995       981      1010      1264      1144      1303      1370      1487      1409      1378      1419
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135173 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13698 dram_eff=0.09111
bk0: 128a 135011i bk1: 128a 135059i bk2: 64a 135421i bk3: 64a 135414i bk4: 64a 135426i bk5: 64a 135413i bk6: 64a 134932i bk7: 64a 134959i bk8: 48a 135364i bk9: 48a 135148i bk10: 64a 135907i bk11: 64a 135916i bk12: 64a 136066i bk13: 64a 136101i bk14: 64a 135927i bk15: 64a 136008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.078870
Bank_Level_Parallism_Col = 2.084677
Bank_Level_Parallism_Ready = 1.149038
write_to_read_ratio_blp_rw_average = 0.153690
GrpLevelPara = 1.702320 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6385 
Wasted_Row = 152 
Idle = 128653 

BW Util Bottlenecks: 
RCDc_limit = 1587 
RCDWRc_limit = 0 
WTRc_limit = 187 
RTWc_limit = 97 
CCDLc_limit = 11635 
rwq = 0 
CCDLc_limit_alone = 11503 
WTRc_limit_alone = 55 
RTWc_limit_alone = 97 

Commands details: 
total_CMD = 136438 
n_nop = 135173 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009272 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002372 
queue_avg = 0.395066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.395066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135171 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13751 dram_eff=0.09076
bk0: 128a 135178i bk1: 128a 135231i bk2: 64a 135565i bk3: 64a 135448i bk4: 64a 135416i bk5: 64a 135624i bk6: 64a 134998i bk7: 64a 134846i bk8: 48a 135343i bk9: 48a 135004i bk10: 64a 136007i bk11: 64a 135997i bk12: 64a 135898i bk13: 64a 136080i bk14: 64a 136049i bk15: 64a 136038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.910701
Bank_Level_Parallism_Col = 1.894415
Bank_Level_Parallism_Ready = 1.122596
write_to_read_ratio_blp_rw_average = 0.174645
GrpLevelPara = 1.585764 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6779 
Wasted_Row = 103 
Idle = 128308 

BW Util Bottlenecks: 
RCDc_limit = 1597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 280 
CCDLc_limit = 11092 
rwq = 0 
CCDLc_limit_alone = 11051 
WTRc_limit_alone = 0 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 136438 
n_nop = 135171 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009286 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000789 
queue_avg = 0.479038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.479038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135174 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13531 dram_eff=0.09223
bk0: 128a 135023i bk1: 128a 135015i bk2: 64a 135471i bk3: 64a 135536i bk4: 64a 135166i bk5: 64a 135407i bk6: 64a 135487i bk7: 64a 135204i bk8: 48a 135308i bk9: 48a 135411i bk10: 64a 135932i bk11: 64a 135858i bk12: 64a 136014i bk13: 64a 136017i bk14: 64a 136208i bk15: 64a 136136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.011350
Bank_Level_Parallism_Col = 1.977294
Bank_Level_Parallism_Ready = 1.101763
write_to_read_ratio_blp_rw_average = 0.136907
GrpLevelPara = 1.697165 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6198 
Wasted_Row = 43 
Idle = 128949 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10846 
rwq = 0 
CCDLc_limit_alone = 10846 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135174 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009264 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003165 
queue_avg = 0.378795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.378795
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135167 n_act=19 n_pre=3 n_ref_event=0 n_req=1251 n_rd=1123 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009169
n_activity=13728 dram_eff=0.09113
bk0: 128a 134803i bk1: 128a 134843i bk2: 67a 135246i bk3: 64a 135575i bk4: 64a 135301i bk5: 64a 135337i bk6: 64a 135177i bk7: 64a 135567i bk8: 48a 135203i bk9: 48a 135527i bk10: 64a 135812i bk11: 64a 135996i bk12: 64a 136038i bk13: 64a 135954i bk14: 64a 136070i bk15: 64a 135947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984812
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.915127
Bank_Level_Parallism_Col = 1.885396
Bank_Level_Parallism_Ready = 1.099920
write_to_read_ratio_blp_rw_average = 0.136619
GrpLevelPara = 1.616194 

BW Util details:
bwutil = 0.009169 
total_CMD = 136438 
util_bw = 1251 
Wasted_Col = 6932 
Wasted_Row = 100 
Idle = 128155 

BW Util Bottlenecks: 
RCDc_limit = 1654 
RCDWRc_limit = 0 
WTRc_limit = 347 
RTWc_limit = 0 
CCDLc_limit = 11331 
rwq = 0 
CCDLc_limit_alone = 11145 
WTRc_limit_alone = 161 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135167 
Read = 1123 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1251 
total_req = 1251 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1251 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.009169 
Either_Row_CoL_Bus_Util = 0.009316 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001574 
queue_avg = 0.428715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.428715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135172 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13114 dram_eff=0.09517
bk0: 128a 135028i bk1: 128a 135095i bk2: 64a 135523i bk3: 64a 135457i bk4: 64a 135321i bk5: 64a 135316i bk6: 64a 135459i bk7: 64a 135209i bk8: 48a 135294i bk9: 48a 135270i bk10: 64a 135905i bk11: 64a 135766i bk12: 64a 135890i bk13: 64a 136034i bk14: 64a 136010i bk15: 64a 136049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.921091
Bank_Level_Parallism_Col = 1.899975
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.144026
GrpLevelPara = 1.661750 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6824 
Wasted_Row = 64 
Idle = 128302 

BW Util Bottlenecks: 
RCDc_limit = 1579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11359 
rwq = 0 
CCDLc_limit_alone = 11359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135172 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009279 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001580 
queue_avg = 0.425365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.425365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135175 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13551 dram_eff=0.0921
bk0: 128a 135089i bk1: 128a 135006i bk2: 64a 135522i bk3: 64a 135455i bk4: 64a 135538i bk5: 64a 135516i bk6: 64a 135521i bk7: 64a 135519i bk8: 48a 135333i bk9: 48a 135238i bk10: 64a 135985i bk11: 64a 135891i bk12: 64a 135999i bk13: 64a 136018i bk14: 64a 136125i bk15: 64a 136158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.819485
Bank_Level_Parallism_Col = 1.804063
Bank_Level_Parallism_Ready = 1.058494
write_to_read_ratio_blp_rw_average = 0.165210
GrpLevelPara = 1.649139 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6533 
Wasted_Row = 102 
Idle = 128555 

BW Util Bottlenecks: 
RCDc_limit = 1551 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 10372 
rwq = 0 
CCDLc_limit_alone = 10372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 136438 
n_nop = 135175 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009257 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.003959 
queue_avg = 0.373672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.373672
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135172 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13672 dram_eff=0.09128
bk0: 128a 134971i bk1: 128a 134567i bk2: 64a 135488i bk3: 64a 135508i bk4: 64a 135390i bk5: 64a 135364i bk6: 64a 135121i bk7: 64a 135224i bk8: 48a 135307i bk9: 48a 135216i bk10: 64a 135870i bk11: 64a 135800i bk12: 64a 136099i bk13: 64a 136036i bk14: 64a 136190i bk15: 64a 136005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.005980
Bank_Level_Parallism_Col = 1.980643
Bank_Level_Parallism_Ready = 1.115385
write_to_read_ratio_blp_rw_average = 0.151379
GrpLevelPara = 1.693699 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6661 
Wasted_Row = 117 
Idle = 128412 

BW Util Bottlenecks: 
RCDc_limit = 1595 
RCDWRc_limit = 0 
WTRc_limit = 387 
RTWc_limit = 79 
CCDLc_limit = 11296 
rwq = 0 
CCDLc_limit_alone = 11149 
WTRc_limit_alone = 247 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 136438 
n_nop = 135172 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009279 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001580 
queue_avg = 0.349793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.349793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135174 n_act=18 n_pre=2 n_ref_event=0 n_req=1248 n_rd=1120 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009147
n_activity=13052 dram_eff=0.09562
bk0: 128a 134843i bk1: 128a 134937i bk2: 64a 135532i bk3: 64a 135635i bk4: 64a 135314i bk5: 64a 135444i bk6: 64a 135412i bk7: 64a 135480i bk8: 48a 135274i bk9: 48a 135247i bk10: 64a 135887i bk11: 64a 135868i bk12: 64a 135850i bk13: 64a 136032i bk14: 64a 136068i bk15: 64a 136076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.900384
Bank_Level_Parallism_Col = 1.867854
Bank_Level_Parallism_Ready = 1.074519
write_to_read_ratio_blp_rw_average = 0.144183
GrpLevelPara = 1.693455 

BW Util details:
bwutil = 0.009147 
total_CMD = 136438 
util_bw = 1248 
Wasted_Col = 6734 
Wasted_Row = 99 
Idle = 128357 

BW Util Bottlenecks: 
RCDc_limit = 1564 
RCDWRc_limit = 0 
WTRc_limit = 129 
RTWc_limit = 94 
CCDLc_limit = 10851 
rwq = 0 
CCDLc_limit_alone = 10817 
WTRc_limit_alone = 95 
RTWc_limit_alone = 94 

Commands details: 
total_CMD = 136438 
n_nop = 135174 
Read = 1120 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1248 
total_req = 1248 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1248 
Row_Bus_Util =  0.000147 
CoL_Bus_Util = 0.009147 
Either_Row_CoL_Bus_Util = 0.009264 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003165 
queue_avg = 0.324286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.324286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135173 n_act=20 n_pre=4 n_ref_event=0 n_req=1243 n_rd=1115 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.00911
n_activity=14151 dram_eff=0.08784
bk0: 124a 135071i bk1: 124a 135052i bk2: 68a 135320i bk3: 68a 135290i bk4: 64a 135374i bk5: 64a 135493i bk6: 64a 135350i bk7: 64a 135244i bk8: 47a 135329i bk9: 44a 135392i bk10: 64a 135864i bk11: 64a 136011i bk12: 64a 136003i bk13: 64a 135952i bk14: 64a 135995i bk15: 64a 136006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983910
Row_Buffer_Locality_read = 0.983856
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.802278
Bank_Level_Parallism_Col = 1.770032
Bank_Level_Parallism_Ready = 1.091714
write_to_read_ratio_blp_rw_average = 0.161321
GrpLevelPara = 1.571429 

BW Util details:
bwutil = 0.009110 
total_CMD = 136438 
util_bw = 1243 
Wasted_Col = 7214 
Wasted_Row = 146 
Idle = 127835 

BW Util Bottlenecks: 
RCDc_limit = 1665 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10983 
rwq = 0 
CCDLc_limit_alone = 10983 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135173 
Read = 1115 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1243 
total_req = 1243 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1243 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009110 
Either_Row_CoL_Bus_Util = 0.009272 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001581 
queue_avg = 0.313893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.313893
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135176 n_act=20 n_pre=4 n_ref_event=0 n_req=1240 n_rd=1112 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009088
n_activity=14574 dram_eff=0.08508
bk0: 124a 135147i bk1: 124a 135238i bk2: 68a 135405i bk3: 68a 135290i bk4: 64a 135424i bk5: 64a 135444i bk6: 64a 135467i bk7: 64a 135212i bk8: 44a 135296i bk9: 44a 135259i bk10: 64a 136063i bk11: 64a 135900i bk12: 64a 136169i bk13: 64a 136122i bk14: 64a 135990i bk15: 64a 136076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983813
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.712859
Bank_Level_Parallism_Col = 1.686979
Bank_Level_Parallism_Ready = 1.080645
write_to_read_ratio_blp_rw_average = 0.194954
GrpLevelPara = 1.506427 

BW Util details:
bwutil = 0.009088 
total_CMD = 136438 
util_bw = 1240 
Wasted_Col = 7169 
Wasted_Row = 200 
Idle = 127829 

BW Util Bottlenecks: 
RCDc_limit = 1626 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10505 
rwq = 0 
CCDLc_limit_alone = 10505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135176 
Read = 1112 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1240 
total_req = 1240 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1240 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009088 
Either_Row_CoL_Bus_Util = 0.009250 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001585 
queue_avg = 0.281637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.281637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135143 n_act=20 n_pre=4 n_ref_event=0 n_req=1272 n_rd=1112 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.009323
n_activity=14201 dram_eff=0.08957
bk0: 124a 135028i bk1: 124a 135046i bk2: 68a 135346i bk3: 68a 135309i bk4: 64a 135505i bk5: 64a 135321i bk6: 64a 135437i bk7: 64a 135568i bk8: 44a 135029i bk9: 44a 134904i bk10: 64a 135959i bk11: 64a 135924i bk12: 64a 136118i bk13: 64a 136053i bk14: 64a 136106i bk15: 64a 136118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984277
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.848510
Bank_Level_Parallism_Col = 1.809993
Bank_Level_Parallism_Ready = 1.077044
write_to_read_ratio_blp_rw_average = 0.196572
GrpLevelPara = 1.614272 

BW Util details:
bwutil = 0.009323 
total_CMD = 136438 
util_bw = 1272 
Wasted_Col = 6959 
Wasted_Row = 159 
Idle = 128048 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11179 
rwq = 0 
CCDLc_limit_alone = 11179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135143 
Read = 1112 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1272 
total_req = 1272 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1272 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009323 
Either_Row_CoL_Bus_Util = 0.009491 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000772 
queue_avg = 0.265637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.265637
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135144 n_act=20 n_pre=4 n_ref_event=0 n_req=1273 n_rd=1113 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.00933
n_activity=14321 dram_eff=0.08889
bk0: 125a 134903i bk1: 124a 135134i bk2: 68a 135284i bk3: 68a 135226i bk4: 64a 135406i bk5: 64a 135652i bk6: 64a 135548i bk7: 64a 135412i bk8: 44a 135147i bk9: 44a 135178i bk10: 64a 135906i bk11: 64a 135896i bk12: 64a 136056i bk13: 64a 136035i bk14: 64a 136028i bk15: 64a 136120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984289
Row_Buffer_Locality_read = 0.982929
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.723364
Bank_Level_Parallism_Col = 1.712250
Bank_Level_Parallism_Ready = 1.064415
write_to_read_ratio_blp_rw_average = 0.205872
GrpLevelPara = 1.549529 

BW Util details:
bwutil = 0.009330 
total_CMD = 136438 
util_bw = 1273 
Wasted_Col = 7434 
Wasted_Row = 200 
Idle = 127531 

BW Util Bottlenecks: 
RCDc_limit = 1685 
RCDWRc_limit = 83 
WTRc_limit = 163 
RTWc_limit = 0 
CCDLc_limit = 11090 
rwq = 0 
CCDLc_limit_alone = 10978 
WTRc_limit_alone = 51 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135144 
Read = 1113 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1273 
total_req = 1273 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1273 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009330 
Either_Row_CoL_Bus_Util = 0.009484 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002318 
queue_avg = 0.258191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.258191
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135163 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009206
n_activity=14171 dram_eff=0.08863
bk0: 128a 135083i bk1: 128a 135050i bk2: 68a 135134i bk3: 68a 135314i bk4: 64a 135626i bk5: 64a 135514i bk6: 64a 134950i bk7: 64a 135573i bk8: 48a 135320i bk9: 48a 135196i bk10: 64a 135859i bk11: 64a 135883i bk12: 64a 136114i bk13: 64a 136083i bk14: 64a 136191i bk15: 64a 136044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.884913
Bank_Level_Parallism_Col = 1.855402
Bank_Level_Parallism_Ready = 1.090764
write_to_read_ratio_blp_rw_average = 0.137060
GrpLevelPara = 1.614196 

BW Util details:
bwutil = 0.009206 
total_CMD = 136438 
util_bw = 1256 
Wasted_Col = 6711 
Wasted_Row = 166 
Idle = 128305 

BW Util Bottlenecks: 
RCDc_limit = 1777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11034 
rwq = 0 
CCDLc_limit_alone = 11034 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135163 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009206 
Either_Row_CoL_Bus_Util = 0.009345 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.003922 
queue_avg = 0.364700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.3647
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135159 n_act=20 n_pre=4 n_ref_event=0 n_req=1256 n_rd=1128 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.009206
n_activity=13662 dram_eff=0.09193
bk0: 128a 134933i bk1: 128a 134961i bk2: 68a 135199i bk3: 68a 135140i bk4: 64a 135408i bk5: 64a 135446i bk6: 64a 135265i bk7: 64a 135006i bk8: 48a 135194i bk9: 48a 135263i bk10: 64a 135837i bk11: 64a 135697i bk12: 64a 135914i bk13: 64a 135998i bk14: 64a 136052i bk15: 64a 135950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984076
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.012429
Bank_Level_Parallism_Col = 1.963697
Bank_Level_Parallism_Ready = 1.147293
write_to_read_ratio_blp_rw_average = 0.144017
GrpLevelPara = 1.612013 

BW Util details:
bwutil = 0.009206 
total_CMD = 136438 
util_bw = 1256 
Wasted_Col = 7120 
Wasted_Row = 72 
Idle = 127990 

BW Util Bottlenecks: 
RCDc_limit = 1768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12475 
rwq = 0 
CCDLc_limit_alone = 12475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135159 
Read = 1128 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1256 
total_req = 1256 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1256 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.009206 
Either_Row_CoL_Bus_Util = 0.009374 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000782 
queue_avg = 0.522611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.522611
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135191 n_act=20 n_pre=4 n_ref_event=0 n_req=1224 n_rd=1128 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.008971
n_activity=14020 dram_eff=0.0873
bk0: 128a 135017i bk1: 128a 134892i bk2: 68a 135259i bk3: 68a 135352i bk4: 64a 135382i bk5: 64a 135503i bk6: 64a 135380i bk7: 64a 135412i bk8: 48a 135462i bk9: 48a 135517i bk10: 64a 135909i bk11: 64a 135874i bk12: 64a 136006i bk13: 64a 136096i bk14: 64a 136076i bk15: 64a 136015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983660
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.806854
Bank_Level_Parallism_Col = 1.782270
Bank_Level_Parallism_Ready = 1.082516
write_to_read_ratio_blp_rw_average = 0.103994
GrpLevelPara = 1.628592 

BW Util details:
bwutil = 0.008971 
total_CMD = 136438 
util_bw = 1224 
Wasted_Col = 6994 
Wasted_Row = 128 
Idle = 128092 

BW Util Bottlenecks: 
RCDc_limit = 1821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10674 
rwq = 0 
CCDLc_limit_alone = 10674 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135191 
Read = 1128 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1224 
total_req = 1224 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1224 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.008971 
Either_Row_CoL_Bus_Util = 0.009140 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000802 
queue_avg = 0.288556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.288556
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=136438 n_nop=135184 n_act=22 n_pre=6 n_ref_event=0 n_req=1227 n_rd=1131 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.008993
n_activity=16281 dram_eff=0.07536
bk0: 128a 134758i bk1: 128a 134932i bk2: 68a 135246i bk3: 68a 135222i bk4: 64a 135306i bk5: 64a 135389i bk6: 64a 135168i bk7: 64a 135381i bk8: 51a 135233i bk9: 48a 135374i bk10: 64a 135811i bk11: 64a 136034i bk12: 64a 136188i bk13: 64a 136033i bk14: 64a 135866i bk15: 64a 136158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982070
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.844747
Bank_Level_Parallism_Col = 1.846145
Bank_Level_Parallism_Ready = 1.130399
write_to_read_ratio_blp_rw_average = 0.118415
GrpLevelPara = 1.562500 

BW Util details:
bwutil = 0.008993 
total_CMD = 136438 
util_bw = 1227 
Wasted_Col = 7133 
Wasted_Row = 387 
Idle = 127691 

BW Util Bottlenecks: 
RCDc_limit = 2001 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11257 
rwq = 0 
CCDLc_limit_alone = 11257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 136438 
n_nop = 135184 
Read = 1131 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1227 
total_req = 1227 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1227 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.008993 
Either_Row_CoL_Bus_Util = 0.009191 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000797 
queue_avg = 0.260367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.260367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 624, Miss_rate = 0.330, Pending_hits = 18, Reservation_fails = 127
L2_cache_bank[1]: Access = 1925, Miss = 624, Miss_rate = 0.324, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 624, Miss_rate = 0.329, Pending_hits = 18, Reservation_fails = 111
L2_cache_bank[3]: Access = 1929, Miss = 624, Miss_rate = 0.323, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 1906, Miss = 624, Miss_rate = 0.327, Pending_hits = 23, Reservation_fails = 174
L2_cache_bank[5]: Access = 1928, Miss = 624, Miss_rate = 0.324, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[6]: Access = 1909, Miss = 627, Miss_rate = 0.328, Pending_hits = 24, Reservation_fails = 163
L2_cache_bank[7]: Access = 1925, Miss = 624, Miss_rate = 0.324, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 1919, Miss = 624, Miss_rate = 0.325, Pending_hits = 22, Reservation_fails = 45
L2_cache_bank[9]: Access = 1901, Miss = 624, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 1921, Miss = 624, Miss_rate = 0.325, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 1904, Miss = 624, Miss_rate = 0.328, Pending_hits = 21, Reservation_fails = 45
L2_cache_bank[12]: Access = 1926, Miss = 624, Miss_rate = 0.324, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 1909, Miss = 624, Miss_rate = 0.327, Pending_hits = 25, Reservation_fails = 90
L2_cache_bank[14]: Access = 1924, Miss = 624, Miss_rate = 0.324, Pending_hits = 28, Reservation_fails = 72
L2_cache_bank[15]: Access = 1903, Miss = 624, Miss_rate = 0.328, Pending_hits = 23, Reservation_fails = 9
L2_cache_bank[16]: Access = 1896, Miss = 620, Miss_rate = 0.327, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[17]: Access = 1891, Miss = 623, Miss_rate = 0.329, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[18]: Access = 1903, Miss = 620, Miss_rate = 0.326, Pending_hits = 27, Reservation_fails = 38
L2_cache_bank[19]: Access = 1880, Miss = 620, Miss_rate = 0.330, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 636, Miss_rate = 0.331, Pending_hits = 26, Reservation_fails = 87
L2_cache_bank[21]: Access = 1908, Miss = 636, Miss_rate = 0.333, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 637, Miss_rate = 0.332, Pending_hits = 23, Reservation_fails = 88
L2_cache_bank[23]: Access = 1900, Miss = 636, Miss_rate = 0.335, Pending_hits = 18, Reservation_fails = 21
L2_cache_bank[24]: Access = 1925, Miss = 628, Miss_rate = 0.326, Pending_hits = 24, Reservation_fails = 22
L2_cache_bank[25]: Access = 1940, Miss = 628, Miss_rate = 0.324, Pending_hits = 25, Reservation_fails = 5
L2_cache_bank[26]: Access = 1921, Miss = 628, Miss_rate = 0.327, Pending_hits = 24, Reservation_fails = 22
L2_cache_bank[27]: Access = 1939, Miss = 628, Miss_rate = 0.324, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1906, Miss = 612, Miss_rate = 0.321, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[29]: Access = 1915, Miss = 612, Miss_rate = 0.320, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[30]: Access = 1896, Miss = 612, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[31]: Access = 2028, Miss = 615, Miss_rate = 0.303, Pending_hits = 29, Reservation_fails = 382
L2_total_cache_accesses = 61308
L2_total_cache_misses = 19978
L2_total_cache_miss_rate = 0.3259
L2_total_cache_pending_hits = 756
L2_total_cache_reservation_fails = 1501
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1119
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 382
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=61308
icnt_total_pkts_simt_to_mem=61308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61308
Req_Network_cycles = 23387
Req_Network_injected_packets_per_cycle =       2.6215 
Req_Network_conflicts_per_cycle =       1.2212
Req_Network_conflicts_per_cycle_util =       3.0673
Req_Bank_Level_Parallism =       6.5845
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.0273
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2986

Reply_Network_injected_packets_num = 61308
Reply_Network_cycles = 23387
Reply_Network_injected_packets_per_cycle =        2.6215
Reply_Network_conflicts_per_cycle =        1.1131
Reply_Network_conflicts_per_cycle_util =       2.5460
Reply_Bank_Level_Parallism =       5.9959
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2430
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0690
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 2338 (cycle/sec)
gpgpu_silicon_slowdown = 513259x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
