{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486305595933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486305595936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 14:39:55 2017 " "Processing started: Sun Feb  5 14:39:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486305595936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486305595936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen -c tty_input_state_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen -c tty_input_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486305595937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486305596224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bit-rtl " "Found design unit 1: counter_4_bit-rtl" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596794 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486305596794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486305596796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 22 11 " "Found 22 design units, including 11 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_4_gate-rtl " "Found design unit 8: NOR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_3_gate-rtl " "Found design unit 9: OR_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_gate-rtl " "Found design unit 10: OR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_gate-rtl " "Found design unit 11: XOR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_4_gate " "Found entity 8: NOR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3_gate " "Found entity 9: OR_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_gate " "Found entity 10: OR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR_gate " "Found entity 11: XOR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486305596799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tty_input_state_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tty_input_state_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_input_state_gen-rtl " "Found design unit 1: tty_input_state_gen-rtl" {  } { { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596805 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_input_state_gen " "Found entity 1: tty_input_state_gen" {  } { { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486305596805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486305596805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tty_input_state_gen " "Elaborating entity \"tty_input_state_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486305596929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_0_output tty_input_state_gen.vhd(72) " "Verilog HDL or VHDL warning at tty_input_state_gen.vhd(72): object \"not_0_output\" assigned a value but never read" {  } { { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596932 "|tty_input_state_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms_jk_ff_1_not_q tty_input_state_gen.vhd(87) " "Verilog HDL or VHDL warning at tty_input_state_gen.vhd(87): object \"ms_jk_ff_1_not_q\" assigned a value but never read" {  } { { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596933 "|tty_input_state_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate NOT_gate:not_0 " "Elaborating entity \"NOT_gate\" for hierarchy \"NOT_gate:not_0\"" {  } { { "tty_input_state_gen.vhd" "not_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate AND_3_gate:and_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"AND_3_gate:and_0\"" {  } { { "tty_input_state_gen.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:and_1 " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:and_1\"" {  } { { "tty_input_state_gen.vhd" "and_1" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:or_0\"" {  } { { "tty_input_state_gen.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"ms_jk_ff:ms_jk_ff_0\"" {  } { { "tty_input_state_gen.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bit counter_4_bit:tty_output_counter " "Elaborating entity \"counter_4_bit\" for hierarchy \"counter_4_bit:tty_output_counter\"" {  } { { "tty_input_state_gen.vhd" "tty_output_counter" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305596984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_4_bit.vhd(43) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(43): object \"not_q\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596986 "|tty_input_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_4_bit.vhd(47) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(47): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596986 "|tty_input_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_4_bit.vhd(48) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(48): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596987 "|tty_input_state_gen|counter_4_bit:tty_output_counter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_2 counter_4_bit.vhd(49) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(49): object \"not_ff_output_2\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486305596987 "|tty_input_state_gen|counter_4_bit:tty_output_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_4_gate NOR_4_gate:nor_0 " "Elaborating entity \"NOR_4_gate\" for hierarchy \"NOR_4_gate:nor_0\"" {  } { { "tty_input_state_gen.vhd" "nor_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486305597032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486305597678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305597678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486305597755 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486305597755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486305597755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486305597755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486305597769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 14:39:57 2017 " "Processing ended: Sun Feb  5 14:39:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486305597769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486305597769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486305597769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486305597769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486305600107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486305600108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 14:39:59 2017 " "Processing started: Sun Feb  5 14:39:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486305600108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1486305600108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1486305600109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1486305600148 ""}
{ "Info" "0" "" "Project  = tty_input_state_gen" {  } {  } 0 0 "Project  = tty_input_state_gen" 0 0 "Fitter" 0 0 1486305600150 ""}
{ "Info" "0" "" "Revision = tty_input_state_gen" {  } {  } 0 0 "Revision = tty_input_state_gen" 0 0 "Fitter" 0 0 1486305600150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1486305600263 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tty_input_state_gen EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"tty_input_state_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1486305600269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486305600293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486305600293 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1486305600552 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1486305600571 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1486305600783 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486305600793 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486305600793 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486305600793 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1486305600793 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_clk_RUN " "Pin SLOW_clk_RUN not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_clk_RUN } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_clk_RUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_clk " "Pin ser_clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ser_clk } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ser_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX_FLAG " "Pin RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX_FLAG } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_clk " "Pin SLOW_clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_clk } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX " "Pin RX not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR_RX_FLAG " "Pin CLR_RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLR_RX_FLAG } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLR_RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486305600826 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1486305600826 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1486305600936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_input_state_gen.sdc " "Synopsys Design Constraints File file not found: 'tty_input_state_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1486305600938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1486305600939 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "and_3\|output\|datab " "Node \"and_3\|output\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "and_3\|output\|combout " "Node \"and_3\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|datab " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|dataa " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|dataa " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_6\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_6\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|datac " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|dataa " "Node \"ms_jk_ff_0\|nand_6\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~1\|datab " "Node \"ms_jk_ff_0\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|datad " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|datad " "Node \"or_0\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|combout " "Node \"or_0\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|datac " "Node \"ms_jk_ff_0\|nand_6\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|datad " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|dataa " "Node \"or_0\|output\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600942 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 61 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1486305600942 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1486305600943 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|datad " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1486305600943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600943 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1486305600943 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600944 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|datad " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600944 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600944 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305600944 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1486305600944 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1486305600946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLOW_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SLOW_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AND_3_gate:and_0\|output~0 " "Destination node AND_3_gate:and_0\|output~0" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 79 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AND_3_gate:and_0|output~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AND_gate:and_3\|output " "Destination node AND_gate:and_3\|output" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 61 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AND_gate:and_3|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_3\|output~0 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_3\|output~0" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3|output~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_1\|output~0 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_3_gate:nand_3_1\|output~0" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1|output~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1 " "Destination node counter_4_bit:tty_output_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_4_bit:tty_output_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486305600958 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1486305600958 ""}  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_clk } } } { "tty_input_state_gen.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/tty_input_state_gen.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486305600958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1486305601018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486305601018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486305601019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486305601020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486305601021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1486305601021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1486305601021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1486305601021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1486305601022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1486305601022 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1486305601022 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 4 3 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 4 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1486305601024 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1486305601024 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1486305601024 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486305601026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486305601026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486305601026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486305601026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1486305601026 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1486305601026 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486305601034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1486305601409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486305601455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1486305601469 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1486305601671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486305601671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1486305601721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1486305602450 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1486305602450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486305602584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1486305602586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1486305602586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1486305602595 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486305602600 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOW_clk_RUN 0 " "Pin \"SLOW_clk_RUN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486305602602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ser_clk 0 " "Pin \"ser_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486305602602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RX_FLAG 0 " "Pin \"RX_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486305602602 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1486305602602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486305602668 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486305602687 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486305602749 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486305602886 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1486305602901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/output_files/tty_input_state_gen.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/output_files/tty_input_state_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1486305602970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486305603068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 14:40:03 2017 " "Processing ended: Sun Feb  5 14:40:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486305603068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486305603068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486305603068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1486305603068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1486305605315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486305605317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 14:40:05 2017 " "Processing started: Sun Feb  5 14:40:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486305605317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1486305605317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1486305605318 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1486305605781 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1486305605796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486305606005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 14:40:06 2017 " "Processing ended: Sun Feb  5 14:40:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486305606005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486305606005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486305606005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1486305606005 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1486305606648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1486305608454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 14:40:08 2017 " "Processing started: Sun Feb  5 14:40:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486305608455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486305608455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tty_input_state_gen -c tty_input_state_gen " "Command: quartus_sta tty_input_state_gen -c tty_input_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486305608456 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1486305608501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486305608675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486305608701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1486305608701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1486305608759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_input_state_gen.sdc " "Synopsys Design Constraints File file not found: 'tty_input_state_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1486305608771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1486305608771 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLOW_clk SLOW_clk " "create_clock -period 1.000 -name SLOW_clk SLOW_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608773 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "and_3\|output\|dataa " "Node \"and_3\|output\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "and_3\|output\|combout " "Node \"and_3\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datac " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|dataa " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|dataa " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|datac " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|datac " "Node \"ms_jk_ff_0\|nand_6\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_6\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_3_3\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~1\|combout " "Node \"ms_jk_ff_0\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|datab " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|datad " "Node \"or_0\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|combout " "Node \"or_0\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|datab " "Node \"ms_jk_ff_0\|nand_6\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~3\|datad " "Node \"ms_jk_ff_0\|nand_3_3\|output~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_5\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_6\|output~1\|datad " "Node \"ms_jk_ff_0\|nand_6\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "ms_jk_ff_0\|nand_3_3\|output~2\|datac " "Node \"ms_jk_ff_0\|nand_3_3\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""} { "Warning" "WSTA_SCC_NODE" "or_0\|output\|dataa " "Node \"or_0\|output\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608775 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 61 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1486305608775 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608776 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"tty_output_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608776 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1486305608776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|datab " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"tty_output_counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1486305608777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"tty_output_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1486305608777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|combout " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|dataa " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|combout " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""} { "Warning" "WSTA_SCC_NODE" "tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|dataa " "Node \"tty_output_counter\|ms_jk_ff_3\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486305608777 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1486305608777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1486305608780 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1486305608789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1486305608793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.342 " "Worst-case setup slack is -3.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.342       -12.475 SLOW_clk  " "   -3.342       -12.475 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.014 " "Worst-case hold slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014        -0.014 SLOW_clk  " "   -0.014        -0.014 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486305608798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486305608799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 SLOW_clk  " "   -1.631        -1.631 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 clk  " "   -1.631        -1.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608800 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1486305608815 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1486305608817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1486305608827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.431 " "Worst-case setup slack is -0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431        -1.395 SLOW_clk  " "   -0.431        -1.395 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216        -0.660 SLOW_clk  " "   -0.216        -0.660 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486305608831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1486305608832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 SLOW_clk  " "   -1.380        -1.380 SLOW_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 clk  " "   -1.380        -1.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1486305608833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1486305608833 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1486305608844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486305608856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1486305608856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486305608883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 14:40:08 2017 " "Processing ended: Sun Feb  5 14:40:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486305608883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486305608883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486305608883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486305608883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486305611668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486305611671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  5 14:40:11 2017 " "Processing started: Sun Feb  5 14:40:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486305611671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486305611671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tty_input_state_gen -c tty_input_state_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486305611672 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "tty_input_state_gen.vho\", \"tty_input_state_gen_fast.vho tty_input_state_gen_vhd.sdo tty_input_state_gen_vhd_fast.sdo /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/simulation/modelsim/ simulation " "Generated files \"tty_input_state_gen.vho\", \"tty_input_state_gen_fast.vho\", \"tty_input_state_gen_vhd.sdo\" and \"tty_input_state_gen_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1486305611981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486305612024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  5 14:40:12 2017 " "Processing ended: Sun Feb  5 14:40:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486305612024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486305612024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486305612024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486305612024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus II Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486305612115 ""}
