xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 22, 2025 at 19:40:23 PDT
xrun
	-define INITIALIZE_MEMORY
	-xminitialize 0
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v ./netlist/sram_w16_64.pnr.v
	-v ./netlist/sram_w16_160.pnr.v
	-v ./netlist/core.pnr.v
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	./netlist/fullchip_tb.v
	-v ./netlist/fullchip.v

   User defined plus("+") options:
	+xmoveride_timescale

file: ./netlist/sram_w16_64.pnr.v
file: ./netlist/sram_w16_160.pnr.v
file: ./netlist/core.pnr.v
file: ./netlist/fullchip.v
	module fullchip.fullchip:v
		errors: 0, warnings: 0
file: ./netlist/core.pnr.v
	module core.core:v
		errors: 0, warnings: 0
file: ./netlist/core.pnr.v
	module core.mac_array_col8_bw8_bw_psum20_pr8:v
		errors: 0, warnings: 0
	module core.ofifo_col8_bw20:v
		errors: 0, warnings: 0
file: ./netlist/core.pnr.v
	module core.mac_col_bw8_bw_psum20_pr8_col_id1:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id2:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id3:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id4:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id5:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id6:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id7:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id8:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_depth8_bw20_simd1_5:v
		errors: 0, warnings: 0
file: ./netlist/core.pnr.v
	module core.mac_16in_bw8_bw_psum20_pr8_7:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_6:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_5:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_4:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_3:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_2:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_1:v
		errors: 0, warnings: 0
	module core.mac_16in_bw8_bw_psum20_pr8_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_5:v
		errors: 0, warnings: 0
file: ./netlist/core.pnr.v
	module core.fifo_mux_2_1_bw20_simd1_55:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_49:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_50:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_51:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_52:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_53:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_54:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_42:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_43:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_44:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_45:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_46:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_47:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_48:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_11:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_16:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_17:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_18:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_19:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_20:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_21:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_22:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_23:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_24:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_25:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_26:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_27:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_28:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_29:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_30:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_31:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_32:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_33:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_34:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_35:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_36:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_37:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_38:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_39:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_40:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_41:v
		errors: 0, warnings: 0
file: ./netlist/sram_w16_64.pnr.v
	module sram_w16_64.sram_w16_64:v
		errors: 0, warnings: 0
file: ./netlist/sram_w16_160.pnr.v
	module sram_w16_160.sram_w16_160:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 21.8M, Current virtual: 93.9M
xmvlog: CPU Usage - 0.1s system + 1.4s user = 1.5s total (1.8s, 80.8% cpu)
		Caching library 'sram_w16_64' ....... Done
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'sram_w16_160' ....... Done
		Caching library 'core' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
   DFCND1 cnt_q_reg_1_ (.CDN(n1),
                     |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,13302|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   DFCND1 cnt_q_reg_1_ (.CDN(n1),
                     |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,20262|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   ofifo_col8_bw20 ofifo_inst (.in({ array_out[159],
                            |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,71628|28): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,70720): o_valid
xmelab: (./netlist/core.pnr.v,70722): o_full

   fifo_depth8_bw20_simd1_7 col_idx_0__fifo_instance (.in({ in[19],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70767|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,56768): o_full
xmelab: (./netlist/core.pnr.v,56769): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n2),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,57532|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_6 col_idx_1__fifo_instance (.in({ in[39],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70812|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,58596): o_full
xmelab: (./netlist/core.pnr.v,58597): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n2),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,59364|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_5 col_idx_2__fifo_instance (.in({ in[59],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70859|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,69611): o_full
xmelab: (./netlist/core.pnr.v,69612): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70380|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_4 col_idx_3__fifo_instance (.in({ in[79],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70905|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,67784): o_full
xmelab: (./netlist/core.pnr.v,67785): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,68550|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_3 col_idx_4__fifo_instance (.in({ in[99],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70951|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,65960): o_full
xmelab: (./netlist/core.pnr.v,65961): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,66726|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_2 col_idx_5__fifo_instance (.in({ in[119],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,70997|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,64114): o_full
xmelab: (./netlist/core.pnr.v,64115): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,64896|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_1 col_idx_6__fifo_instance (.in({ in[139],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,71044|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,62257): o_full
xmelab: (./netlist/core.pnr.v,62258): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,63046|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

   fifo_depth8_bw20_simd1_0 col_idx_7__fifo_instance (.in({ in[159],
                                                   |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,71092|51): 2 output ports were not connected:
xmelab: (./netlist/core.pnr.v,60428): o_full
xmelab: (./netlist/core.pnr.v,60429): o_empty

   DFCND1 rd_ptr_reg_0_ (.CDN(n129),
                      |
xmelab: *W,CUVWSP (./netlist/core.pnr.v,61194|22): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): QN

	Top level design units:
		fullchip_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		fullchip.fullchip:v <0x4b07e94e>
			streams:   2, words:  2324
		core.fifo_depth8_bw20_simd1_0:v <0x387b7e52>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_1:v <0x33c624ce>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_2:v <0x5cdf634e>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_3:v <0x08cf508f>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_4:v <0x6b951300>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_5:v <0x0a95a19f>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_6:v <0x4bc469a9>
			streams:   0, words:     0
		core.fifo_depth8_bw20_simd1_7:v <0x542e9676>
			streams:   0, words:     0
		core.ofifo_col8_bw20:v <0x3e47fc93>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_0:v <0x65d8ede6>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_1:v <0x51c3896f>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_2:v <0x6a66a2f2>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_3:v <0x6c582bf7>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_4:v <0x7ee194ec>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_5:v <0x1d010f41>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_6:v <0x2a74b0d9>
			streams:   0, words:     0
		core.mac_16in_bw8_bw_psum20_pr8_7:v <0x776152fd>
			streams:   0, words:     0
		core.mac_array_col8_bw8_bw_psum20_pr8:v <0x3fda1039>
			streams:   0, words:     0
		core.core:v <0x3ca5612a>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               17228     184
		UDPs:                  15440       3
		Primitives:            51790       8
		Timing outputs:        19574      83
		Registers:              5051      41
		Scalar wires:          24816       -
		Expanded wires:           72       3
		Vectored wires:            1       -
		Always blocks:             1       1
		Initial blocks:           14      14
		Cont. assignments:        12      20
		Pseudo assignments:        3       3
		Timing checks:         48344       -
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 52.1M, Peak: 57.5M, Peak virtual: 183.0M
xmelab: CPU Usage - 0.2s system + 2.3s user = 2.5s total (2.7s, 93.6% cpu)
