// Seed: 4177252867
module automatic module_0 (
    input wand id_0
);
  supply0 id_2, id_3;
  wor id_4, id_5, id_6, id_7;
  always $display((id_0));
  wire id_8;
  assign module_1.type_1 = 0;
  assign id_2 = -1'b0 < id_5;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input logic id_2,
    input supply1 id_3,
    input uwire id_4,
    output logic id_5
);
  logic [7:0][1 'h0] id_7;
  wand id_8 = id_3;
  parameter id_9 = ~1;
  module_0 modCall_1 (id_3);
  assign id_1 = id_3;
  assign id_1 = 1;
  always @(*) begin : LABEL_0
    id_5 <= id_2;
  end
endmodule
