// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"


class Vtop__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtop___024root final {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ riscv_tb__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__led;
        CData/*0:0*/ riscv_tb__DOT__pc_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__pc_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__led;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_jump_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_pc_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_pc_predictTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_update;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_pred_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_pred_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__invalid_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__load_stall;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__m_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__stall_axi;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_if_jump_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__m_unit_invalid_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__m_unit_ready;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__m_unit_wr;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__m_unit_busy;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__m_unit_dest;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__ex_rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_rs2;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__ex_rs2;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_wb_rd;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__ex_wb_rd;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_opcode;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__ex_opcode;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_alu_src;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_alu_src;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_func7;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__ex_func7;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_func3;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__ex_func3;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_mem_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_mem_load_type;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__ex_mem_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__id_mem_store_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__ex_mem_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_wb_reg_file;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_wb_reg_file;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_forward_pipeline_flush;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__operand_a_cntl;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__operand_b_cntl;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__alu_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__alu_wb;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__mem_wb_rd;
    };
    struct {
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_memory_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_memory_read;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__mem_memory_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__mem_memory_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_reg_file;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__valid_addr;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__wb_reg_file;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__jump_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__btb_pc_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__btb_pc_predictTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__pc_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__btb_pc_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__btb_pc_predictTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__jump_en;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__selection;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__read_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__write_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__mispredicted;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__predictedTaken;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__read_index;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update_index;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__LRU;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__next_LRU;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__next_LRU_read;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__next_LRU_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__reg_file_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__reg_write_index;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__rst;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__LRU_updated;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__LRU;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__clk;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__read_index;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__update_index;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__write_index;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__write_en;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__LRU;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__read_index;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__next_LRU_read;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__predictedTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__current_LRU_read;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__valid1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__valid2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__state1;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__state2;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__check_branch1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__check_branch2;
    };
    struct {
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__current_state;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__LRU;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__update_index;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__mispredicted;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__next_LRU_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__current_LRU_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__valid1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__valid2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__state1;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__state2;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_valid1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_valid2;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__check_branch1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__check_branch2;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__entry_exists;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__insert_branch1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__insert_branch2;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__take_branch1;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__take_branch2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__current_state_branch1;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__current_state_branch2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__next_state_branch1;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__next_state_branch2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_state1;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_state2;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch1__DOT__current_state;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch1__DOT__mispredicted;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch1__DOT__next_state;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch2__DOT__current_state;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch2__DOT__mispredicted;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__fsm_branch2__DOT__next_state;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__index;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update_index;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update_lru_read;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update_lru_write;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__LRU;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__next_LRU;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__read_mask;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__write_mask;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update_mask;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_next_inst__DOT__update_bits;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_pred_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_pred_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__id_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__reg_file_wr_en;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__reg_file_wr_addr;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__rs2;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__rd;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__opcode;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__alu_src;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__invalid_inst;
    };
    struct {
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__m_type_inst;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__func7;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__func3;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__mem_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__mem_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__mem_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__wb_reg_file;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__opcode;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__func3;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__func7;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__ex_alu_src;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__mem_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__mem_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__mem_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__wb_reg_file;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__invalid_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__m_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__r_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__i_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__wb_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__u_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__b_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__j_type_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__aupic_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__decode_controller_inst__DOT__jalr_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__wr_en;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__wr_addr;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__rs1_addr;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__rs2_addr;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_invalid_inst;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_opcode;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_alu_src;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_func7;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_func3;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_mem_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_mem_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_mem_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_rs2;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_pred_valid;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_forward_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_invalid_inst;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_opcode;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_alu_src;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_func7;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_func3;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_mem_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_mem_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_mem_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_rs2;
    };
    struct {
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_pred_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_pred_valid;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__rs2;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__rd_mem;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__rd_wb;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__reg_file_wr_mem;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__reg_file_wr_wb;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__operand_a_cntl;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__operand_b_cntl;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rd_mem;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rd_wb;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rs1_mem;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rs1_wb;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rs2_mem;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__forwarding_unit_inst__DOT__valid_rs2_wb;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pipeline_flush;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__func7;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__func3;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__opcode;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__ex_alu_src;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__predictedTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__invalid_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__ex_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pred_valid;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__operand_a_forward_cntl;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__operand_b_forward_cntl;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__jump_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__update_btb;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__wb_reg_file;
        CData/*3:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__ALUControl;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__lt_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__ltu_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__zero_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__pred_valid;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__opcode;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__func3;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__lt_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__ltu_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__zero_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__predictedTaken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__modify_pc;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__update_btb;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__jump_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__branch_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__jalr_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__branch_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__jump_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__beq;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__bne;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__blt;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__bge;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__bltu;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__bgeu;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__branch_mispredicted;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__jump_mispredicted;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__func3;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__func7;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__opcode;
        CData/*3:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__ALUControl;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__is_sub;
    };
    struct {
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_control_inst__DOT__is_sra;
        CData/*3:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__ALUControl;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__lt_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__ltu_flag;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__zero_flag;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_rs1;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_rs2;
        CData/*6:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__opcode;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__ex_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__ex_load_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__jump_branch_taken;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__invalid_inst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__stall;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__if_id_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__if_id_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_ex_pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_ex_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__pc_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__load_stall;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__ex_mem_pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_rs1_used;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__id_rs2_used;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__rs1_hazard;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__rs2_hazard;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__hazard_unit_inst__DOT__load_hazard;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__pipeline_flush;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__pipeline_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_memory_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_memory_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_memory_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_memory_write;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_memory_load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_memory_store_type;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__mem_write;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__store_type;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__load_type;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__byte_offset;
        CData/*3:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__write_byte_strobe;
        CData/*2:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__load_delay;
        CData/*1:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__byte_offset_delay;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartWen;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmemWenFinal;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartData;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__read_timer;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__mem_write;
        CData/*3:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__byte_en;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartsim__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartsim__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartsim__DOT__wEn;
        CData/*7:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartsim__DOT__data;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__Simtime__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__Simtime__DOT__rst;
    };
    struct {
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__clk;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__rst;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__mem_wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__mem_wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__mem_wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__wb_load;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__wb_reg_file;
        CData/*4:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__wb_rd;
        CData/*0:0*/ riscv_tb__DOT__uut__DOT__writeback_stage_inst__DOT__wb_load;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__btb_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__btb_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__btb_inst__DOT__lru_reg_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__rst__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__uartsim__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__Simtime__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__rst__0;
        SData/*15:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__write_addr;
        SData/*15:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__word_write_addr;
        SData/*15:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__word_read_addr;
        IData/*31:0*/ riscv_tb__DOT__wb_result;
        IData/*31:0*/ riscv_tb__DOT__ex_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__wb_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_if_pc_jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_target_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_update_target;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__m_unit_op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__m_unit_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__m_unit_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_op2_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_op2_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__wb_read_data;
    };
    struct {
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_calculated_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__wb_calculated_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__btb_target_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__next_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__next_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__pc_jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__btb_target_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__next_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__pc_update_inst__DOT__pc_plus_4;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__write_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update_target;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__target_pc;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__read_tag;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__read_set;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update_tag;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__update_set;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__write_set;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__reg_write_set;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__write_set;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__read_set;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__update_set;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__i;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__read_set;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__read_tag;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__target;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__tag1;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__tag2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__target1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__target2;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__update_set;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__update_tag;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__update_target;
        VlWide<4>/*127:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_set;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__tag1;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__tag2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__target1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__target2;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_tag1;
        IData/*26:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_tag2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_target1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__write_target2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__if_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__if_id_pipeline_inst__DOT__id_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__instruction_in;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__reg_file_wr_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__wr_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__op1;
    };
    struct {
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__op1_forwarded;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__op2_forwarded;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__id_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_instruction;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__id_ex_pipeline_inst__DOT__ex_predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__data_forward_mem;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__data_forward_wb;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op1_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op2_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__calc_jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op1_forwarded;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op2_forwarded;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op1_alu;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op2_alu;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op1_valid;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__op2_valid;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__predicted_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__immediate;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__update_pc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__jump_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__input_a;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__adder_out;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__pc_jump_inst__DOT__pc_inc;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__op1;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__op2;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__execute_stage_inst__DOT__alu_inst__DOT__result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__ex_op2_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__ex_mem_pipeline_inst__DOT__mem_op2_selected;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__op2_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__calculated_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__store_data_shifted;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__result_delay;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__timer_val;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__mem_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__final_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__addr;
        IData/*17:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__write_addr;
        IData/*17:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__read_addr;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__write_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__read_data;
    };
    struct {
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__Simtime__DOT__cycle_count;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__mem_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__mem_calculated_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__wb_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__mem_wb_pipeline_inst__DOT__wb_calculated_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__writeback_stage_inst__DOT__mem_read_data;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__writeback_stage_inst__DOT__alu_result;
        IData/*31:0*/ riscv_tb__DOT__uut__DOT__writeback_stage_inst__DOT__wb_result;
        IData/*31:0*/ __VactIterCount;
        QData/*63:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__branch1;
        QData/*63:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_read_inst__DOT__branch2;
        QData/*63:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__branch1;
        QData/*63:0*/ riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_write_inst__DOT__branch2;
        VlUnpacked<IData/*31:0*/, 65536> riscv_tb__DOT__uut__DOT__fetch_stage_inst__DOT__instruction_mem_inst__DOT__mem;
        VlUnpacked<VlWide<4>/*127:0*/, 8> riscv_tb__DOT__uut__DOT__btb_inst__DOT__btb_file_inst__DOT__file;
        VlUnpacked<IData/*31:0*/, 32> riscv_tb__DOT__uut__DOT__decode_stage_inst__DOT__register_file_inst__DOT__reg_file;
        VlUnpacked<IData/*31:0*/, 65536> riscv_tb__DOT__uut__DOT__mem_stage_inst__DOT__dmem__DOT__mem;
        VlUnpacked<QData/*63:0*/, 1> __VstlTriggered;
        VlUnpacked<QData/*63:0*/, 1> __VicoTriggered;
        VlUnpacked<QData/*63:0*/, 1> __VactTriggered;
        VlUnpacked<QData/*63:0*/, 1> __VnbaTriggered;
    };

    // INTERNAL VARIABLES
    Vtop__Syms* vlSymsp;
    const char* vlNamep;

    // CONSTRUCTORS
    Vtop___024root(Vtop__Syms* symsp, const char* namep);
    ~Vtop___024root();
    VL_UNCOPYABLE(Vtop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
