---
layout: default
title: Main Program
---

<style>
table.blueTable {
  border: 1px solid #1C6EA4;
  background-color: #EEEEEE;
  width: 100%;
  text-align: left;
  border-collapse: collapse;
}
table.blueTable td {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable th {
  border: 1px solid #AAAAAA;
  padding: 3px 2px;
  text-align: center;
}


table.blueTable .tdb, table.blueTable thd {
  text-align: center;
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}

table.blueTable .tdk, table.blueTable thk {
  border: 2px solid #AAAAAA;
  padding: 3px 2px;
}


table.blueTable tbody td {
  font-size: 13px;
}
table.blueTable tr:nth-child(even) {
  background: #D0E4F5;
}
table.blueTable thead {
  background: #1C6EA4;
  background: -moz-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: -webkit-linear-gradient(top, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  background: linear-gradient(to bottom, #5592bb 0%, #327cad 66%, #1C6EA4 100%);
  border-bottom: 2px solid #444444;
}
table.blueTable thead th {
  font-size: 15px;
  font-weight: bold;
  color: #FFFFFF;
  border-left: 2px solid #D0E4F5;
}
table.blueTable thead th:first-child {
  border-left: none;
}

table.blueTable tfoot {
  font-size: 14px;
  font-weight: bold;
  color: #FFFFFF;
  background: #D0E4F5;
  background: -moz-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: -webkit-linear-gradient(top, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  background: linear-gradient(to bottom, #dcebf7 0%, #d4e6f6 66%, #D0E4F5 100%);
  border-top: 2px solid #444444;
}
table.blueTable tfoot td {
  font-size: 14px;
}
table.blueTable tfoot .links {
  text-align: right;
}
table.blueTable tfoot .links a{
  display: inline-block;
  background: #1C6EA4;
  color: #FFFFFF;
  padding: 2px 8px;
  border-radius: 5px;
}
</style>



<table class="blueTable" border="2"><colgroup> <col style="width:5%;"> <col style="width:40%;"> <col style="width:40%;"> </colgroup>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Sunday Oct 21, 2018 </th>
</tr>
</thead>
<tr>
<td>6:00pm</td>
<td colspan="2" align="center" class = "tdb"><strong>Welcome Reception </strong><br /><strong>Room: The Grand Ball Room (3rd floor of Grand Hyatt Fukuoka)
 </strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Monday Oct 22, 2018 </th>
</tr>
</thead>
<tbody>
<tr>
<td>7:40</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose (2nd floor of Grand Hyatt Fukuoka)
</strong></td>
</tr>
<tr>
<td>8:40</td>
<td style="text-align: center;" colspan="2" class="tdb" ><strong>Opening Remarks&nbsp;&nbsp;</strong><br /><strong>Room: The Grand Ball Room</strong></td>
</tr>
<tr>
<td>9:00</td>
<td colspan="2" class="tdk" ><p align="center"><strong>Keynote 1<br> Title TBA</strong> <br></p> 
  <p> abst. TBA </p>
  <p> <strong>Bio: </strong>
    TBA
  </p>
   </td>
</tr>
<!-- <tr>
<td>9:20</td>
<td colspan="2" class="tdb" >
<p><strong>Lightning Session I (1.5 min/paper)</strong></p>
</td>
</tr>
<tr> -->
<td>10:00</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area (3rd floor of Grand Hyatt Fukuoka)</strong></td>
</tr>
<tr>
<td>10:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-A Accelerators</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>1-B Microarchitecture</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Improving the Locality of Graph Processing through Hardware-Accelerated Traversal Scheduling
</strong><br>
Anurag Mukkara:MIT CSAIL ;Nathan Beckmann:CMU SCS ;Maleen Abeydeera:MIT CSAIL ;Xiaosong Ma:QCRI, HBKU ;Daniel Sanchez:MIT CSAIL
</td>
<td>
<strong>
Composable Building Blocks to Open up Processor Design
</strong><br>
Sizhuo Zhang:MIT ;Andrew Wright:MIT ;Thomas Bourgeat:MIT ;Arvind:MIT
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Addressing Irregularity in Sparse Neural Networks:A Cooperative Software/Hardware Approach
</strong><br>
Xuda Zhou:USTC ;Zidong Du:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;QI Guo:Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Chengsi Liu:MSU ;Chao Wang:USTC ;Xuehai Zhou:USTC ;Ling Li:Institute of Computing Technology, Chinese Academy of Sciences ;Tianshi Chen :Institute of Computing Technology, Chinese Academy of Sciences/Cambricon ;Yunji Chen:Institute of Computing Technology, Chinese Academy of Sciences
</td>
<td>
<strong>
Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices
</strong><br>
Hideki Ando:Nagoya University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CSE: Convergence Set Based Enumerative FSM
</strong><br>
Youwei Zhuo:University of Southern California ;Jinglei Cheng:Tsinghua University ;Qinyi Luo:University of Southern California ;Jidong Zhai:Tsinghua University ;Yanzhi Wang:Syracuse University ;Zhongzhi Luan:Beihang University ;Xuehai Qian:University of Southern California   
</td>
<td>
<strong>
The Superfluous Load Queue
</strong><br>
Alberto Ros:University of Murcia ;Stefanos Kaxiras:Uppsala University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Inter-thread Communication in Multithreaded, Reconfigurable Coarse-grain Arrays
</strong><br>
Dani Voitsechov:Technion ;Oron Port:Technion ;Yoav Etsion:Technion
</td>
<td>
<strong>
Architectural Support for Probabilistic Branches
</strong><br>
Almutaz Adileh:Ghent University ;David Lilja:University of Minnesota ;Lieven Eeckhout:Ghent University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware
</strong><br>
Tao Chen:Cornell University ;Shreesha Srinath:Cornell University ;Christopher Batten:Cornell University ;G. Edward Suh:Cornell University
</td>
<td>
<strong>
STRAIGHT: Hazardless Processor Architecture Without Register Renaming
</strong><br>
Hidetsugu Irie:the University of Tokyo ;Toru Koizumi:the University of Tokyo ;Akifumi Fukuda:the University of Tokyo ;Seiya Akaki:the University of Tokyo ;Satoshi Nakae:the University of Tokyo ;Yutaro Bessho:the University of Tokyo ;Ryota Shioya:Nagoya University ;Takahiro Notsu:FUJITSU LABORATORIES LTD. ;Katsuhiro Yoda:FUJITSU LABORATORIES LTD. ;Teruo Ishihara:FUJITSU LABORATORIES LTD. ;Shuichi Sakai:the University of Tokyo  
</td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Lunch &nbsp;&nbsp; Room: Savoy & Red Rose </strong><br>
  <strong>&nbsp;Poster-SRC &nbsp;&nbsp; Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>13:00</td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-A ML accelerators</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>2-B Compilers and Programming Languages</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Diffy: a Deja vu-Free Differential Deep Neural Network Accelerator
</strong><br>
Mostafa Mahmoud:University of Toronto ;Kevin Siu:University of Toronto ;Andreas Moshovos:University of Toronto
</td>
<td>
<strong>
Rethinking the Memory Hierarchy for Modern Languages
</strong><br>
Po-An Tsai:MIT ;Yee Ling Gan:MIT ;Daniel Sanchez:MIT
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Beyond the Memory Wall: A Case for Memory-centric HPC System for Deep Learning
</strong><br>
Youngeun Kwon:POSTECH/KAIST ;Minsoo Rhu:POSTECH/KAIST
</td>
<td>
<strong>
Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism
</strong><br>
Mark C. Jeffrey:Massachusetts Institute of Technology ;Victor A. Ying:Massachusetts Institute of Technology ;Suvinay Subramanian:Massachusetts Institute of Technology ;Hyun Ryong Lee:Massachusetts Institute of Technology ;Joel Emer:NVIDIA, MIT ;Daniel Sanchez:Massachusetts Institute
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs
</strong><br>
Xingyao Zhang:University of Houston ;Chenhao Xie:University of Houston ;Jing Wang:Capital Normal University ;Weigong Zhang:Capital Normal University ;Xin Fu:University of Houston 
</td>
<td>
<strong>
Sampler: PMU-based Sampling to Detect Memory Errors Latent in Production Software
</strong><br>
Sam Silvestro:University of Texas at San Antonio ;Hongyu Liu:University of Texas at San Antonio ;Tong Zhang:Virginia Tech ;Changhee Jung:Virginia Tech ;Dongyoon Lee :Virginia Tech ;Tongping Liu:University of Texas at San Antonio
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks
</strong><br>
Youjie Li:University of Illinois, Urbana-Champaign ;Jongse Park:Georgia Institute of Technology ;Mohammad Alian:University of Illinois, Urbana-Champaign ;Yifan Yuan:University of Illinois, Urbana-Champaign ;Qu Zheng:Tsinghua University ;Petian Pan:Shanghai Jiao Tong University ;Ren Wang:Intel Corporation ;Alexander Gerhard Schwing:University of Illinois, Urbana-Champaign ;Hadi Esmaeilzadeh:University of California, San Diego ;Nam Sung Kim:University of Illinois, Urbana-Champaign   
</td>
<td>
<strong>
TAPAS: Generating Parallel Accelerators from Parallel Programs
</strong><br>
Steven Margerm:Simon Fraser University ;Amirali Sharifian:Simon Fraser University ;Apala Guha:Simon Fraser University ;Gilles Pokam:Intel Corporation ;Arrvindh Shriraman:Simon Fraser University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PermDNN: Efficient Compressed Deep Neural Network Architecture with Permuted Diagonal Matrices
</strong><br>
Chunhua Deng:City University of New York ;Siyu Liao:City University of New York ;Yi Xie:City University of New York ;Keshab K. Parhi:University of Minnesota ;Xuehai Qian University of Southern California ;Bo Yuan:City University of New York ;Bo Yuan:Rutgers University 
</td>
<td>
<strong>
iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory
</strong><br>
Qingrui Liu:Virginia Tech ;Joseph Izraelevitz:University of Rochester ;Sekwon Lee:UNIST ;Michael L. Scott:University of Rochester ;Sam H. Noh:UNIST ;Changhee Jung :Virginia Tech 
</td>
</tr>
<td>14:30</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>14:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-A Memory Systems - I</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>3-B GPGPU/GPU</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects
</strong><br>
Srikant Bharadwaj:Georgia Tech ;Guilherme Cox:Rutgers University ;Tushar Krishna:Georgia Tech ;Abhishek Bhattacharjee:Rutgers University
</td>
<td>
<strong>
Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems
</strong><br>
Vinson Young:Georgia Institute of Technology ;Aamer Jaleel:NVIDIA ;Evgeny Bolotin:NVIDIA ;Eiman Ebrahimi:NVIDIA ;David Nellans:NVIDIA ;Oreste Villa:NVIDIA  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts via Data Duplication
</strong><br>
Ben:Ching-Pei ;Lin:University of Texas at Austin ;Michael B Healy:IBM Research ;Rustam Miftakhutdinov:Intel Corporation ;Phil Emma ;Yale Patt:University of Texas at Austin  
</td>
<td>
<strong>
Neighborhood-aware address translation for irregular GPU applications
</strong><br>
Seunghee Shin:AMD Research/NC State University ;Michael LeBeane:AMD Research/UT Austin ;Yan Solihin:NC State University ;Arkaprava Basu:Indian Institute of Science  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CAL: Charge-Level Aware Look-ahead Partial Restoration for Fast DRAM Access
</strong><br>
Yaohua Wang:ETH Zurich, National University of Defense Technology ;Arash Tavakkol:ETH Zurich ;Lois Orosa:ETH Zurich, Univ. of Campinas ;Saugata Ghose:CMU ;Nika Mansouri Ghiasi:ETH Zurich ;Minesh Patel:ETH Zurich ;Jeremie Kim:ETH Zurich ;Hasan Hassan:ETH Zurich ;Onur Mutlu:ETH Zurich, CMU
</td>
<td>
<strong>
FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput
</strong><br>
Yunho Oh:Yonsei University ;Myung Kuk Yoon:Yonsei University ;William J. Song:Yonsei University ;Won Woo Ro:Yonsei University         
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CABLE: a CAche-Based Link Encoder for Bandwidth-starved Manycores
</strong><br>
Tri M. Nguyen:Princeton University ;Adi Fuchs:Princeton University ;David Wentzlaff:Princeton University  
</td>
<td>
<strong>
In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization
</strong><br>
Farzad Khorasani:Georgia Institute of Technology ;Hodjat Asghari Esfeden:University Of California Riverside ;Nael Abu-Ghazaleh:University of California Riverside ;Vivek Sarkar:Georgia Institute of Technology 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Attache: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads
</strong><br>
Seokin Hong:IBM Research ;Prashant Nair:IBM Research ;Bulent Abali:IBM Research ;Alper Buyuktosunoglu:IBM Research ;Kyu Hyoun Kim:IBM Research ;Michael Healy:IBM Research 
</td>
<td>
<strong>
Voltage-stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs
</strong><br>
An Zou:Washington University in St. Louis ;Jingwen Leng:Shanghai Jiao Tong University ;Xin He:Washington University in St. Louis ;Yazhou Zu:The University of Texas at Austin ;Christopher D. Gill:Washington University in St. Louis ;Vijay Janapa Reddi:The University of Texas at Austin ;Xuan Zhang:Washington University in St. Louis 
</td>
</tr>
<tr>
<td>16:20</td>
<td colspan="2" class="tdb"><strong>Break</strong>&nbsp;&nbsp;<br /><strong>Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>16:40</td> 
<td style="background-color: light blue;" class="tdb"><strong><em>4-A Security - I</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>4-B Storage Systems & Technologies</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories
</strong><br>
Mao Ye:University of Central Florida ;Clay Hughes:Sandia National Labs ;Amro Awad:University of Central Florida  
</td>
<td>
<strong>
SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs
</strong><br>
Joonsung Kim:Seoul National University ;Pyeongsu Park:Seoul National University ;Jaehyung Ahn:POSTECH ;Jihun Kim:POSTECH ;Jong Kim:POSTECH ;Jangwoo Kim:Seoul National University  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Morphable Counters: Enabling Compact Integrity Trees for Low-Overhead Secure Memories
</strong><br>
Gururaj Saileshwar:Georgia Institute of Technology ;Prashant Nair:IBM Research ;Prakash Ramrakhyani:ARM Research ;Wendy Elssaser:ARM Research ;Jose Joao:ARM Research ;Moinuddin Qureshi:Georgia Institute of Technology 
</td>
<td>
<strong>
Amber: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources
</strong><br>
Donghyun Gouk:Yonsei University ;Miryeong Kwon:Yonsei University ;Jie Zhang:Yonsei University ;Sungjoon Koh:Yonsei University ;Wonil Choi:PennState ;Nam Sung Kim:UIUC ;Mahmut Kandemir:PennState ;Myoungsoo Jung:Yonsei University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
InvisiSpec: Invisible Speculative Execution
</strong><br>
Mengjia Yan:University of Illinois at Urbana-Champaign ;Jiho Choi:University of Illinois at Urbana-Champaign ;Dimitrios Skarlatos:University of Illinois at Urbana-Champaign ;Adam Morrison:Tel Aviv University ;Christopher W. Fletcher:University of Illinois at Urbana-Champaign ;Josep Torrellas:University of Illinois at Urbana-Champaign 
</td>
<td>
<strong>
Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories
</strong><br>
Wonil Choi:The Pennsylvania State University ;Myoungsoo Jung:Yonsei University ;Mahmut Kandemir:The Pennsylvania State University 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Improving the Performance and Endurance of Encrypted Non-volatile Main Memory through Deduplicating Writes
</strong><br>
Pengfei Zuo:Huazhong University of Science and Technology ;Yu Hua:Huazhong University of Science and Technology ;Ming Zhao:Arizona State University ;Wen Zhou:Huazhong University of Science and Technology ;Yuncheng Guo:Huazhong University of Science and Technology   
</td>
<td>
<strong>
Persistence Parallelism Optimization: A holistic approach from memory bus to RDMA network
</strong><br>
Xing Hu:University of California, Santa Barbara ;Matheus Ogleari:University of California, Santa Crus ;Jishen Zhao:University of California, San Diego ;Shuangchen Li:University of California, Santa Barbara ;Abanti Basak:University of California, Santa Barbara ;Yuan Xie:University of California, Santa Barbara    
</td>
</tr>
<tr>
<td>18:00</td>
<td class="tdb" colspan="2"><strong>&nbsp;Business Meeting&nbsp;&nbsp; Room: The Grand Ballroom-CD
</strong></td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Tuesday Oct 23, 2018 </th>
</tr>
</thead>
<tr>
<td>7:30</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose</strong></td>
</tr>
<tr>
<td>8:00</td>
<td colspan="2" class="tdk" ><p align="center"><strong>Keynote 2: TBA
 </strong> <br></p> 
  <p> abst. TBA</p>
  <p> <strong>Bio: </strong>
    TBA
  </p>
   </td>
</tr>
<tr>
<td>9:00</td>
<td style="text-align: center;" colspan="2"><strong>&nbsp;Break &nbsp;&nbsp; Room: Pre-Function Area</strong><br>
  <strong>&nbsp;PSRC &nbsp;&nbsp; Room: Uzuki</strong></td>
</tr>
<tr>
<td>9:30</td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-A Memory Systems - II</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>5-B Measurement, Modeling, and Simulation</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
PiCL: a Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory
</strong><br>
Tri M. Nguyen:Princeton University ;David Wentzlaff:Princeton University
</td>
<td>
<strong>
Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization
</strong><br>
Zacharias Hadjilambrou:University of Cyprus ;Shidhartha Das:ARM ;Marco A. Antoniades:University of Cyprus ;Yiannakis Sazeides:University of Cyprus
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Efficient Hardware-assisted Logging with Asynchronous and Direct Update for Persistent MEmory
</strong><br>
Jungi Jeong:KAIST ;Changhyun Park:KAIST ;Jaehyuk Huh:KAIST ;Seungryoul Maeng:KAIST
</td>
<td>
<strong>
ArchSweeper: A High-throughput Multi-core Processor Design Evaluation Methodology
</strong><br>
Hanhwi Jang:POSTECH ;Jae-Eon Jo:POSTECH ;Jaewon Lee:Seoul National University ;Jangwoo Kim:Seoul National University  
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System
</strong><br>
Jagadish B. Kotra :AMD Research ;Haibo Zhang:The Pennsylvania State University ;Alaa R. Alameldeen:Intel Corporation Ltd ;Chris Wilkerson:NVIDIA Corporation Ltd ;Mahmut T. Kandemir:The Pennsylvania State University ;Jagadish Kotra:AMD Research 
</td>
<td>
<strong>
An Analytical Model for Early Design Space Exploration of Intermittent Processor Architectures
</strong><br>
Joshua San Miguel:University of Wisconsin-Madison ;Karthik Ganesan:University of Toronto ;Mario Badr:University of Toronto ;Chunqiu Xia:University of Toronto ;Rose Li:University of Toronto ;Hsuan:Julie ;Hsiao:University of Toronto ;Natalie Enright Jerger:University of Toronto 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Compresso: Pragmatic Main Memory Compression
</strong><br>
Esha Choukse:The University of Texas at Austin ;Mattan Erez:The University of Texas at Austin ;Alaa R. Alameldeen:Intel Labs  
</td>
<td>
<strong>
CounterMiner: Mining Big Performance Data from Hardware Counters
</strong><br>
Yirong Lv:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Bin Sun:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Qinyi Luo:University of Southern California ;Jing Wang:Capital Normal University, Beijing, China ;Zhibin Yu:Shenzhen Institute of Advanced Technology, Chinese Academy of Science ;Xuehai Qian:University of Southern California 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Farewell My Shared LLC! A case for private die-stacked DRAM caches for servers
</strong><br>
Amna Shahab:The University of Edinburgh ;Mingcan Zhu:The University of Edinburgh ;Artemiy Margaritov:The University of Edinburgh ;Boris Grot:The University of Edinburgh
</td>
<td>
<strong>
Taming the Killer Microsecond
</strong><br>
Shenghsun Cho:Stony Brook University ;Amoghavarsha Suresh:Stony Brook University ;Tapti Palit:Stony Brook University ;Michael Ferdman:Stony Brook University 
</td>
</tr>
<tr>
<td>11:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Poster <br> Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>12:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Award Lunch<br> Room: the Grand Ballroom</strong></td>
</tr>
<tr>
<td>13:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Poster <br> Room: Pre-Function Area</strong></td>
</tr>
<tr>
<td>14:20</td><tr>
<td style="background-color: light blue;" class="tdb"><strong><em>6-A Near Memory Computing</em></strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>6-B Reliability and Fault-Tolerance</em></strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies
</strong><br>
Po-An Tsai:MIT ;Changping Chen:MIT ;Daniel Sanchez:MIT 
</td>
<td>
<strong>
Exploring and Optimizing Chipkill-correct for Persistent Memory Based on High-density NVRAMs
</strong><br>
Zhang Da:Virginia Tech ;Vilas Sridharan:AMD ;Xun Jian ;Virginia Tech
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Processing-in-Memory for Energy-efficient Neural Network Training: A Heterogeneous Approach
</strong><br>
Jiawen Liu:University of California, Merced ;Hengyu Zhao:University of California, San Diego ;Matheus A. Ogleari:University of California, Santa Cruz ;Dong Li:University of California, Merced ;Jishen Zhao:University of California, San Diego ;Hengyu Zhao:University of California, San Diego
</td>
<td>
<strong>
Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-chip Memories
</strong><br>
Behzad Salami:Barcelona Supercomputing Center (BSC) ;Osman Unsal:Barcelona Supercomputing Center (BSC) ;Adrian Cristal:Barcelona Supercomputing Center (BSC)
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
LerGAN: A Zero-free, Low Data Movement and PIM-based GAN Architecture
</strong><br>
Haiyu Mao:University of Florida ;Mingcong Song:University of Florida ;Tao Li:University of Florida ;Yuting Dai:University of Florida ;Jiwu Shu 
</td>
<td>
<strong>
Error Correlation Prediction in Lockstep Processors for Safety-critical Systems
</strong><br>
Emre Ozer:Arm ;Balaji Venu:Arm ;Xabier Iturbe:Arm ;Shidhartha Das:Arm ;Spyros Lyberis:Arm ;John Biggs:Arm ;Pete Harrod:Arm ;John Penton:Arm 
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
Multi-dimensional Parallel Training of Winograd Layer through Distributed Near-Data Processing
</strong><br>
Byungchul Hong:KAIST ;Yeonju Ro:KAIST ;John Kim:KAIST
</td>
<td>
<strong>
Error Site Pruning for Practical Reliability Analysis of GPGPU Applications
</strong><br>
Bin Nie:College of William and Mary ;Lishan Yang:College of William and Mary ;Adwait Jog:College of William and Mary ;Evgenia Smirni:College of William and Mary
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
SCOPE: A Stochastic Computing Engine for DRAM-based In-situ Accelerator
</strong><br>
Shuangchen Li:UCSB ;Alvin Oliver Glova:UCSB ;Xing Hu:UCSB ;Peng Gu:UCSB ;Dimin Niu:Samsung ;Krishna T. Malladi:Samsung ;Hongzhong Zheng:Samsung ;Bob Brennan:Samsung ;Yuan Xie:UCSB 
</td>
<td>
<strong>
SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection
</strong><br>
Michael B. Sullivan:NVIDIA ;Siva Kumar Sastry Hari:NVIDIA ;Brian Zimmer:NVIDIA ;Timothy Tsai:NVIDIA ;Stephen W. Keckler:NVIDIA
</td>
</tr>
<tr>
  <td>15:50</td>
<td class="tdb" colspan="2"><strong>&nbsp;Move to Koro-kan&nbsp;</strong>
</td>
</tr>
<thead>
<tr>
<th>Start time</th>
<th colspan="2" align="center" >Wednesday Oct 24, 2018 </th>
</tr>
</thead>
<tr>
<td>7:30</td>
<td colspan="2" align="center" class = "tdb"><strong>Breakfast </strong><br /><strong>Room: Savoy & Red Rose</strong></td>
</tr>
<tr>
<td>8:00</td>
<td colspan="2" class="tdk" ><p align="center"><strong>Keynote 3: TBA
 </strong> <br></p> 
  <p> abst. TBA</p>
  <p> <strong>Bio: </strong>
    TBA
  </p>
   </td>
</tr>
<tr>
<td>9:00</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Sesson<br> The Grand Ballroom</strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
CEASER: Mitigating Eviction-Based Cache Attacks via Dynamically Encrypted Address
</strong> <br>Moinuddin Qureshi:Georgia Institute of Technology ;Moinuddin Qureshi:Georgia Tech</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
PipeProof: Automated Memory Consistency Proofs of Microarchitectural Specifications
</strong> <br>Yatin A. Manerkar:Princeton University ;Daniel Lustig:NVIDIA ;Margaret Martonosi:Princeton University ;Aarti Gupta:Princeton University</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
Application-Transparent Near-Memory Processing Architecture with Memory Channel Network
</strong> <br>Mohammad Alian:UIUC ;Seung Won Min:UIUC ;Hadi Asgharimoghaddam:UIUC ;Ashutosh Dhar:UIUC ;Dong Kai Wang:UIUC ;Thomas Roewer:IBM ;Adam McPadden:IBM ;Oliver OHalloran:IBM ;Deming Chen:UIUC ;Jinjun Xiong:IBM ;Daehoon Kim:DGIST ;Wen-mei Hwu:UIUC ;Nam Sung Kim:UIUC</td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
End-to-End Automated Exploit Generation for Diagnosing Processor Designs
</strong> <br>Rui Zhang:UNC Chapel Hill ;Calvin Deutschbein:UNC Chapel Hill ;Peng Huang:Johns Hopkins University ;Cynthia Sturton:UNC Chapel Hill</td>
</tr>
<tr>
<td>10:20</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Break  </strong></td>
</tr>
<tr>
<td>10:50</td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-A Unconventional Architectures. Hadi Esmailzadeh,  Georgia Tech</em> <br> Ballroom ABC </strong></td>
<td style="background-color: light blue;" class="tdb"><strong><em>7-B Compilers and Microarchitecture. Milos Prvulovic,  Georgia Tech</em> <br> Ballroom D </strong></td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124550">
Hybrid Analog-Digital Solution of Nonlinear Partial Differential Equations 
</a>
</strong><br>
Yipeng Huang:Columbia University; Ning Guo:Columbia University; Mingoo Seok:Columbia University; Yannis Tsividis:Columbia University; Kyle Mandli:Columbia University; Simha Sethumadhavan:Columbia University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3124554">
Improving the Effectiveness of Searching for Isomorphic Chains in Superword Level Parallelism 
</a>
</strong><br>
Joonmoo Huh:North Carolina State University; James Tuck:North Carolina State University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123940">
Taming the Instruction Bandwidth of Quantum Computers via Hardware-Managed Error Correction 
</a>
</strong><br>
Swamit S. Tannu:Georgia Tech; Zachary A. Myers:Stanford; Prashant J. Nair:Georgia Tech; Douglas M. Carmean:Microsoft; Moinuddin K. Qureshi:Georgia Tech
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123954">
Data Movement Aware Computation Partitioning 
</a>
</strong><br>
Xulong Tang:Penn State; Orhan Kislal:Penn State; Mahmut Kandemir:Penn State; Mustafa Karakoy:TOBB University
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123949">
Optimized Surface Code Communication in Superconducting Quantum Computers 
</a>
</strong><br>
Ali Javadi-Abhari:Princeton University; Pranav Gokhale:University of Chicago; Adam Holmes:University of Chicago; Diana Franklin:University of Chicago; Kenneth R. Brown:Georgia Institute of Technology; Margaret Martonosi:Princeton University; Frederic T. Chong:University of Chicago
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123969">
Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware 
</a>
</strong><br>
Shruti Padmanabha:University of Michigan; Andrew Lukefahr:University of Michigan; Reetuparna Das:University of Michigan; Scott Mahlke:University of Michigan
</td>
</tr>
<tr>
<td>&nbsp;</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3123980">
Architectural Tradeoffs for Biodegradable Computing 
</a>
</strong><br>
Ting-Jung Chang:Princeton University; Zhuozhi Yao:Princeton University; Paul J. Jackson:Princeton University; Barry P. Rand:Princeton University; David Wentzlaff:Princeton University
</td>
<td>
<strong>
<a href="http://dl.acm.org/citation.cfm?id=3136952">
Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs
</a>
</strong><br>
Ji Kim:Cornell University; Shunning Jiang:Cornell University; Christopher Torng:Cornell University; Moyang Wang:Cornell University; Shreesha Srinath:Cornell University; Berkin Ilbeyi:Cornell University; Khalid Al-Hawaj:Cornell University; Christopher Batten:Cornell University
</td>
</tr>
<tr>
<td>10:50</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp; Break/Room reconfiguration </strong></td>
</tr>
<tr>
<td>11:10</td>
<td style="text-align: center;" colspan="2" class="tdb"><strong>&nbsp;Best Paper Nominees. Margaret Martonosi, Princeton <br> Ballroom </strong></td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123973">
Architectural Opportunities for Novel Dynamic EMI Shifting (DEMIS)
</a>
</strong> Daphne I. Gorman:UC Santa Cruz; Jose Renau:UC Santa Cruz; Matthew Guthaus:UC Santa Cruz.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123970">
DeftNN: Addressing Bottlenecks for DNN Execution on GPUs via Synapse Vector Elimination and Near-compute Data Fission
</a>
</strong> Parker Hill:University of Michigan; Animesh Jain:University of Michigan; Mason Hill:University of Nevada, Las Vegas; Babak Zamirai:University of Michigan; Chang-Hong Hsu:University of Michigan; Michael Laurenzano:University of Michigan; Scott Mahlke:University of Michigan; Lingjia Tang:University of Michigan; Jason Mars:University of Michigan. </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123981">
Hardware Supported Persistent Object Address Translation
</a>
</strong> Tiancong Wang:NC State University; Sakthikumaran Sambasivam:NC State University; Yan Solihin:NC State University; James Tuck:NC State University.  </td>
</tr>
<tr>
<td></td>
<td colspan="2"> <strong>
<a href="http://dl.acm.org/citation.cfm?id=3123952">
An Experimental Microarchitecture for a Superconducting Quantum Processor
</a>
</strong> X. Fu: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; M. A. Rol: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. C. Bultink: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; H. van Someren: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; N. Khammassi: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; I. Ashraf: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; R. F. L. Vermeulen: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; J. C. de Sterke: Topic Embedded Systems / QuTech, Delft University of Technology; W. J. Vlothuizen: Netherlands Organisation for Applied Scienti c Research (TNO) / QuTech, Delft University of Technology; R. N. Schouten: QuTech, Delft University of Technology / Kavli Institute of Nanoscience, Delft University of Technology; C. G. Almudever: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology; L. DiCarlo: QuTech, Delft University of Technology; Kavli Institute of Nanoscience, Delft University of Technology; K. Bertels: QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology.  </td>
</tr>
<tr>
<td>12:30</td>
<td colspan="2" class="tbd"> Best Paper Announcement 
</td>
</tr>
<tr>
<td>12:45</td>
<td colspan="2" class="tbd"> Adjourn 
</td>
</tr>
</tbody>
</table>

