Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: PingPongTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PingPongTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PingPongTest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PingPongTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v" into library work
Parsing module <DISP7SEG>.
Parsing module <bcd7seg>.
Parsing module <slowclock>.
Parsing module <my_counter>.
Parsing module <mux4to1>.
Parsing module <decoder2to4>.
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\TwoHZ.v" into library work
Parsing module <TwoHZ>.
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\ThreeHZ.v" into library work
Parsing module <ThreeHZ>.
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" into library work
Parsing module <PingPong>.
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\OneHZ.v" into library work
Parsing module <OneHZ>.
Analyzing Verilog file "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPongTest.v" into library work
Parsing module <PingPongTest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PingPongTest>.

Elaborating module <PingPong>.

Elaborating module <DISP7SEG>.

Elaborating module <bcd7seg>.

Elaborating module <slowclock>.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v" Line 90: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <my_counter>.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v" Line 107: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <mux4to1>.

Elaborating module <decoder2to4>.
WARNING:HDLCompiler:189 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 38: Size mismatch in connection of port <D1>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 62: Signal <addToMin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 64: Signal <sc0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 67: Signal <addToMax> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 69: Signal <sc1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 73: Signal <reset> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 81: Signal <sc0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 109: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 123: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 131: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 139: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 147: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 156: Signal <pl> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:634 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v" Line 38: Net <D1> does not have a driver.

Elaborating module <OneHZ>.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\OneHZ.v" Line 28: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <TwoHZ>.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\TwoHZ.v" Line 28: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <ThreeHZ>.
WARNING:HDLCompiler:413 - "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\ThreeHZ.v" Line 28: Result of 28-bit expression is truncated to fit in 27-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PingPongTest>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPongTest.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <PingPongTest> synthesized.

Synthesizing Unit <PingPong>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\PingPong.v".
        STATE0 = 4'b0000
        STATE1 = 4'b0001
        STATE2 = 4'b0010
        STATE3 = 4'b0011
        STATE4 = 4'b0100
        STATE5 = 4'b0101
        STATE6 = 4'b0110
        STATE7 = 4'b0111
        STATE8 = 4'b1000
WARNING:Xst:653 - Signal <D1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <D2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <text_mode> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <medum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wrong> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state>.
    Found 4-bit adder for signal <sc0[3]_GND_2_o_add_12_OUT> created at line 64.
    Found 4-bit adder for signal <sc1[3]_GND_2_o_add_15_OUT> created at line 69.
    Found 16x4-bit Read Only RAM for signal <_n0199>
WARNING:Xst:737 - Found 1-bit latch for signal <pl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addToMin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addToMax>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sc1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  15 Latch(s).
	inferred  51 Multiplexer(s).
Unit <PingPong> synthesized.

Synthesizing Unit <DISP7SEG>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Summary:
	no macro.
Unit <DISP7SEG> synthesized.

Synthesizing Unit <bcd7seg>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Found 8-bit 16-to-1 multiplexer for signal <disp> created at line 61.
    Summary:
	inferred   1 Multiplexer(s).
Unit <bcd7seg> synthesized.

Synthesizing Unit <slowclock>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit register for signal <period_count>.
    Found 26-bit adder for signal <period_count[25]_GND_5_o_add_2_OUT> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <slowclock> synthesized.

Synthesizing Unit <my_counter>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Found 2-bit register for signal <temp>.
    Found 2-bit adder for signal <temp[1]_GND_6_o_add_1_OUT> created at line 107.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <my_counter> synthesized.

Synthesizing Unit <mux4to1>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Found 5-bit 4-to-1 multiplexer for signal <Y> created at line 114.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4to1> synthesized.

Synthesizing Unit <decoder2to4>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\DISP7SEG.v".
    Found 4x4-bit Read Only RAM for signal <an>
    Summary:
	inferred   1 RAM(s).
Unit <decoder2to4> synthesized.

Synthesizing Unit <OneHZ>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\OneHZ.v".
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_24_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <OneHZ> synthesized.

Synthesizing Unit <TwoHZ>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\TwoHZ.v".
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_25_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <TwoHZ> synthesized.

Synthesizing Unit <ThreeHZ>.
    Related source file is "F:\Users\inf\Desktop\uni\term 211\COE 203\Project\Proj1\ThreeHZ.v".
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_26_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <ThreeHZ> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 3
 4-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
 27-bit register                                       : 3
 4-bit register                                        : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 51
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <OneHZ>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <OneHZ> synthesized (advanced).

Synthesizing (advanced) Unit <PingPong>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0199> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PingPong> synthesized (advanced).

Synthesizing (advanced) Unit <ThreeHZ>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ThreeHZ> synthesized (advanced).

Synthesizing (advanced) Unit <TwoHZ>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <TwoHZ> synthesized (advanced).

Synthesizing (advanced) Unit <decoder2to4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <en>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <decoder2to4> synthesized (advanced).

Synthesizing (advanced) Unit <my_counter>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <my_counter> synthesized (advanced).

Synthesizing (advanced) Unit <slowclock>.
The following registers are absorbed into counter <period_count>: 1 register on signal <period_count>.
Unit <slowclock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 27-bit up counter                                     : 3
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 51
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <PingPongTest>, Counter <h3/counter> <h1/counter> <h2/counter> are equivalent, XST will keep only <h3/counter>.

Optimizing unit <PingPongTest> ...

Optimizing unit <PingPong> ...
WARNING:Xst:1710 - FF/Latch <p/disp/slowclock/period_count_25> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_24> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_23> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_22> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_21> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_20> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_19> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_18> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_17> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_16> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_15> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_14> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_13> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p/disp/slowclock/period_count_12> (without init value) has a constant value of 0 in block <PingPongTest>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PingPongTest, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PingPongTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 206
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 37
#      LUT2                        : 10
#      LUT3                        : 22
#      LUT4                        : 27
#      LUT5                        : 9
#      LUT6                        : 19
#      MUXCY                       : 37
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 61
#      FD                          : 15
#      FDCE                        : 4
#      FDR                         : 27
#      LD                          : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 5
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  18224     0%  
 Number of Slice LUTs:                  127  out of   9112     1%  
    Number used as Logic:               127  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    127
   Number with an unused Flip Flop:      66  out of    127    51%  
   Number with an unused LUT:             0  out of    127     0%  
   Number of fully used LUT-FF pairs:    61  out of    127    48%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------+-------------------------------+-------+
clk                                                                | BUFGP                         | 44    |
p/disp/slowclock/clk_out                                           | NONE(p/disp/my_counter/temp_1)| 2     |
p/state[3]_GND_15_o_Mux_50_o(p/Mmux_state[3]_GND_15_o_Mux_50_o12:O)| NONE(*)(p/addToMax)           | 1     |
p/state[3]_GND_14_o_Mux_49_o(p/Mmux_state[3]_GND_14_o_Mux_49_o1:O) | NONE(*)(p/addToMin)           | 1     |
p/Mram__n0199(p/Mram__n019911:O)                                   | NONE(*)(p/next_state_0)       | 4     |
p/state[3]_GND_9_o_Mux_40_o(p/Mmux_state[3]_GND_9_o_Mux_40_o1:O)   | NONE(*)(p/pl)                 | 1     |
p/state[3]_GND_20_o_Mux_55_o(p/Mmux_state[3]_GND_20_o_Mux_55_o11:O)| NONE(*)(p/sc1_3)              | 4     |
p/state[3]_GND_16_o_Mux_51_o(p/Mmux_state[3]_GND_16_o_Mux_51_o11:O)| NONE(*)(p/sc0_3)              | 4     |
-------------------------------------------------------------------+-------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.671ns (Maximum Frequency: 272.431MHz)
   Minimum input arrival time before clock: 4.395ns
   Maximum output required time after clock: 6.110ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.671ns (frequency: 272.431MHz)
  Total number of paths / destination ports: 816 / 48
-------------------------------------------------------------------------
Delay:               3.671ns (Levels of Logic = 3)
  Source:            h3/counter_7 (FF)
  Destination:       p/state_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: h3/counter_7 to p/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.898  h3/counter_7 (h3/counter_7)
     LUT4:I0->O            1   0.203   0.827  Mmux_D18 (Mmux_D17)
     LUT4:I0->O            4   0.203   0.788  Mmux_D19 (Mmux_D18)
     LUT6:I4->O            1   0.203   0.000  p/state_0_dpot (p/state_0_dpot)
     FDCE:D                    0.102          p/state_0
    ----------------------------------------
    Total                      3.671ns (1.158ns logic, 2.513ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p/disp/slowclock/clk_out'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            p/disp/my_counter/temp_0 (FF)
  Destination:       p/disp/my_counter/temp_0 (FF)
  Source Clock:      p/disp/slowclock/clk_out rising
  Destination Clock: p/disp/slowclock/clk_out rising

  Data Path: p/disp/my_counter/temp_0 to p/disp/my_counter/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  p/disp/my_counter/temp_0 (p/disp/my_counter/temp_0)
     INV:I->O              1   0.206   0.579  p/disp/my_counter/Mcount_temp_xor<0>11_INV_0 (p/Result<0>1)
     FD:D                      0.102          p/disp/my_counter/temp_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p/state[3]_GND_20_o_Mux_55_o'
  Clock period: 1.713ns (frequency: 583.856MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            p/sc1_0 (LATCH)
  Destination:       p/sc1_3 (LATCH)
  Source Clock:      p/state[3]_GND_20_o_Mux_55_o falling
  Destination Clock: p/state[3]_GND_20_o_Mux_55_o falling

  Data Path: p/sc1_0 to p/sc1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.973  p/sc1_0 (p/sc1_0)
     LUT5:I2->O            1   0.205   0.000  p/Mmux_sc1[3]_GND_2_o_mux_18_OUT41 (p/sc1[3]_GND_2_o_mux_18_OUT<3>)
     LD:D                      0.037          p/sc1_3
    ----------------------------------------
    Total                      1.713ns (0.740ns logic, 0.973ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p/state[3]_GND_16_o_Mux_51_o'
  Clock period: 1.713ns (frequency: 583.856MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            p/sc0_0 (LATCH)
  Destination:       p/sc0_3 (LATCH)
  Source Clock:      p/state[3]_GND_16_o_Mux_51_o falling
  Destination Clock: p/state[3]_GND_16_o_Mux_51_o falling

  Data Path: p/sc0_0 to p/sc0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.973  p/sc0_0 (p/sc0_0)
     LUT5:I2->O            1   0.205   0.000  p/Mmux_sc0[3]_GND_2_o_mux_17_OUT41 (p/sc0[3]_GND_2_o_mux_17_OUT<3>)
     LD:D                      0.037          p/sc0_3
    ----------------------------------------
    Total                      1.713ns (0.740ns logic, 0.973ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47 / 35
-------------------------------------------------------------------------
Offset:              4.395ns (Levels of Logic = 4)
  Source:            D2 (PAD)
  Destination:       p/state_3 (FF)
  Destination Clock: clk rising

  Data Path: D2 to p/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  D2_IBUF (D2_IBUF)
     LUT4:I1->O            1   0.205   0.827  Mmux_D18 (Mmux_D17)
     LUT4:I0->O            4   0.203   0.788  Mmux_D19 (Mmux_D18)
     LUT6:I4->O            1   0.203   0.000  p/state_0_dpot (p/state_0_dpot)
     FDCE:D                    0.102          p/state_0
    ----------------------------------------
    Total                      4.395ns (1.935ns logic, 2.460ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p/Mram__n0199'
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Offset:              4.091ns (Levels of Logic = 4)
  Source:            P2 (PAD)
  Destination:       p/next_state_1 (LATCH)
  Destination Clock: p/Mram__n0199 falling

  Data Path: P2 to p/next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.058  P2_IBUF (P2_IBUF)
     LUT3:I0->O            1   0.205   0.580  p/Mmux_state[3]_next_state[0]_Mux_47_o221 (p/Mmux_state[3]_next_state[0]_Mux_47_o22)
     LUT6:I5->O            1   0.205   0.580  p/Mmux_state[3]_next_state[0]_Mux_47_o222 (p/Mmux_state[3]_next_state[0]_Mux_47_o221)
     LUT6:I5->O            1   0.205   0.000  p/Mmux_state[3]_next_state[0]_Mux_47_o223 (p/state[3]_next_state[1]_Mux_45_o)
     LD:D                      0.037          p/next_state_1
    ----------------------------------------
    Total                      4.091ns (1.874ns logic, 2.217ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p/state[3]_GND_20_o_Mux_55_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.255ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       p/sc1_3 (LATCH)
  Destination Clock: p/state[3]_GND_20_o_Mux_55_o falling

  Data Path: reset to p/sc1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.793  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.203   0.000  p/Mmux_sc1[3]_GND_2_o_mux_18_OUT41 (p/sc1[3]_GND_2_o_mux_18_OUT<3>)
     LD:D                      0.037          p/sc1_3
    ----------------------------------------
    Total                      3.255ns (1.462ns logic, 1.793ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p/state[3]_GND_16_o_Mux_51_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.255ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       p/sc0_3 (LATCH)
  Destination Clock: p/state[3]_GND_16_o_Mux_51_o falling

  Data Path: reset to p/sc0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.222   1.793  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.203   0.000  p/Mmux_sc0[3]_GND_2_o_mux_17_OUT41 (p/sc0[3]_GND_2_o_mux_17_OUT<3>)
     LD:D                      0.037          p/sc0_3
    ----------------------------------------
    Total                      3.255ns (1.462ns logic, 1.793ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p/disp/slowclock/clk_out'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.110ns (Levels of Logic = 3)
  Source:            p/disp/my_counter/temp_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      p/disp/slowclock/clk_out rising

  Data Path: p/disp/my_counter/temp_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  p/disp/my_counter/temp_0 (p/disp/my_counter/temp_0)
     LUT4:I1->O            7   0.205   1.021  p/disp/mux4to1/Mmux_Y11 (p/disp/Y<0>)
     LUT4:I0->O            1   0.203   0.579  p/disp/bcd7seg/Mmux_disp31 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.110ns (3.426ns logic, 2.684ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p/state[3]_GND_16_o_Mux_51_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.923ns (Levels of Logic = 3)
  Source:            p/sc0_0 (LATCH)
  Destination:       seg<4> (PAD)
  Source Clock:      p/state[3]_GND_16_o_Mux_51_o falling

  Data Path: p/sc0_0 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.849  p/sc0_0 (p/sc0_0)
     LUT4:I2->O            7   0.203   1.021  p/disp/mux4to1/Mmux_Y11 (p/disp/Y<0>)
     LUT4:I0->O            1   0.203   0.579  p/disp/bcd7seg/Mmux_disp31 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      5.923ns (3.475ns logic, 2.448ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p/state[3]_GND_20_o_Mux_55_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.821ns (Levels of Logic = 3)
  Source:            p/sc1_0 (LATCH)
  Destination:       seg<4> (PAD)
  Source Clock:      p/state[3]_GND_20_o_Mux_55_o falling

  Data Path: p/sc1_0 to seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.498   0.745  p/sc1_0 (p/sc1_0)
     LUT4:I3->O            7   0.205   1.021  p/disp/mux4to1/Mmux_Y11 (p/disp/Y<0>)
     LUT4:I0->O            1   0.203   0.579  p/disp/bcd7seg/Mmux_disp31 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      5.821ns (3.477ns logic, 2.344ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 8
-------------------------------------------------------------------------
Offset:              5.274ns (Levels of Logic = 2)
  Source:            p/state_0 (FF)
  Destination:       L8 (PAD)
  Source Clock:      clk rising

  Data Path: p/state_0 to L8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            24   0.447   1.401  p/state_0 (p/state_0)
     LUT3:I0->O            3   0.205   0.650  p/Mmux_state[3]_GND_14_o_Mux_49_o111 (L8_OBUF)
     OBUF:I->O                 2.571          L8_OBUF (L8)
    ----------------------------------------
    Total                      5.274ns (3.223ns logic, 2.051ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.671|         |         |         |
p/Mram__n0199  |         |    2.626|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/Mram__n0199
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |         |         |    3.432|         |
p/state[3]_GND_16_o_Mux_51_o|         |         |    4.212|         |
p/state[3]_GND_20_o_Mux_55_o|         |         |    5.339|         |
p/state[3]_GND_9_o_Mux_40_o |         |         |    2.657|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/disp/slowclock/clk_out
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
p/disp/slowclock/clk_out|    2.190|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/state[3]_GND_14_o_Mux_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.107|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/state[3]_GND_15_o_Mux_50_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.090|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/state[3]_GND_16_o_Mux_51_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
p/state[3]_GND_16_o_Mux_51_o|         |         |    1.713|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/state[3]_GND_20_o_Mux_55_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
p/state[3]_GND_20_o_Mux_55_o|         |         |    1.713|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p/state[3]_GND_9_o_Mux_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.090|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.63 secs
 
--> 

Total memory usage is 4486896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :    4 (   0 filtered)

