

================================================================
== Vivado HLS Report for 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s'
================================================================
* Date:           Fri Mar  1 15:18:44 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 2.50 ns | 10.046 ns |   3.12 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14409|    14409| 0.145 ms | 0.145 ms |  14403|  14403| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_0_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 6 'alloca' 'depthwise_res_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_1_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 7 'alloca' 'depthwise_res_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_2_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 8 'alloca' 'depthwise_res_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (-0.6ns)   --->   "call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:136]   --->   Operation 9 'call' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:136]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (-0.6ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:138]   --->   Operation 11 'call' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1378, i32 0, i32 0, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380, [1 x i8]* @p_str1381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1382, [1 x i8]* @p_str1383)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1371, i32 0, i32 0, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, [1 x i8]* @p_str1374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1375, [1 x i8]* @p_str1376)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1364, i32 0, i32 0, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, [1 x i8]* @p_str1367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1357, i32 0, i32 0, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359, [1 x i8]* @p_str1360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1361, [1 x i8]* @p_str1362)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1350, i32 0, i32 0, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352, [1 x i8]* @p_str1353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1354, [1 x i8]* @p_str1355)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1343, i32 0, i32 0, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345, [1 x i8]* @p_str1346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1347, [1 x i8]* @p_str1348)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1336, i32 0, i32 0, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338, [1 x i8]* @p_str1339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1340, [1 x i8]* @p_str1341)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1329, i32 0, i32 0, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331, [1 x i8]* @p_str1332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1333, [1 x i8]* @p_str1334)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1322, i32 0, i32 0, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324, [1 x i8]* @p_str1325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1326, [1 x i8]* @p_str1327)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1315, i32 0, i32 0, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317, [1 x i8]* @p_str1318, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1319, [1 x i8]* @p_str1320)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1308, i32 0, i32 0, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310, [1 x i8]* @p_str1311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1312, [1 x i8]* @p_str1313)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1301, i32 0, i32 0, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303, [1 x i8]* @p_str1304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1305, [1 x i8]* @p_str1306)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1294, i32 0, i32 0, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296, [1 x i8]* @p_str1297, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1298, [1 x i8]* @p_str1299)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1287, i32 0, i32 0, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289, [1 x i8]* @p_str1290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1291, [1 x i8]* @p_str1292)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1280, i32 0, i32 0, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282, [1 x i8]* @p_str1283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1284, [1 x i8]* @p_str1285)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1273, i32 0, i32 0, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275, [1 x i8]* @p_str1276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1277, [1 x i8]* @p_str1278)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1266, i32 0, i32 0, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, [1 x i8]* @p_str1269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1270, [1 x i8]* @p_str1271)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1259, i32 0, i32 0, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261, [1 x i8]* @p_str1262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1263, [1 x i8]* @p_str1264)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1252, i32 0, i32 0, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254, [1 x i8]* @p_str1255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1256, [1 x i8]* @p_str1257)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1245, i32 0, i32 0, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247, [1 x i8]* @p_str1248, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1249, [1 x i8]* @p_str1250)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1238, i32 0, i32 0, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, [1 x i8]* @p_str1241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1242, [1 x i8]* @p_str1243)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1231, i32 0, i32 0, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, [1 x i8]* @p_str1234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1224, i32 0, i32 0, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, [1 x i8]* @p_str1227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1217, i32 0, i32 0, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219, [1 x i8]* @p_str1220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1210, i32 0, i32 0, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, [1 x i8]* @p_str1213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1214, [1 x i8]* @p_str1215)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1196, i32 0, i32 0, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1189, i32 0, i32 0, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191, [1 x i8]* @p_str1192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1182, i32 0, i32 0, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, [1 x i8]* @p_str1185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1175, i32 0, i32 0, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, [1 x i8]* @p_str1178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1168, i32 0, i32 0, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170, [1 x i8]* @p_str1171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:130]   --->   Operation 44 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str915, [1 x i8]* @p_str915, i32 900, i32 900, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_0_V)"   --->   Operation 48 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str916, i32 0, i32 0, [1 x i8]* @p_str917, [1 x i8]* @p_str918, [1 x i8]* @p_str919, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str920, [1 x i8]* @p_str921)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str922, [1 x i8]* @p_str922, i32 900, i32 900, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_1_V)"   --->   Operation 50 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str923, i32 0, i32 0, [1 x i8]* @p_str924, [1 x i8]* @p_str925, [1 x i8]* @p_str926, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str927, [1 x i8]* @p_str928)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str929, [1 x i8]* @p_str929, i32 900, i32 900, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_2_V)"   --->   Operation 52 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str930, i32 0, i32 0, [1 x i8]* @p_str931, [1 x i8]* @p_str932, [1 x i8]* @p_str933, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str934, [1 x i8]* @p_str935)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:138]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (-0.6ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:140]   --->   Operation 55 'ret' <Predicate = true> <Delay = -0.6>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 3.12ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
