<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1064" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1064{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1064{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_1064{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1064{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1064{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_1064{left:145px;bottom:874px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_1064{left:145px;bottom:770px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t8_1064{left:347px;bottom:771px;letter-spacing:-0.24px;}
#t9_1064{left:377px;bottom:770px;}
#ta_1064{left:383px;bottom:771px;letter-spacing:-0.22px;}
#tb_1064{left:413px;bottom:770px;}
#tc_1064{left:420px;bottom:771px;letter-spacing:-0.24px;}
#td_1064{left:450px;bottom:770px;letter-spacing:-0.14px;word-spacing:0.05px;}
#te_1064{left:579px;bottom:778px;}
#tf_1064{left:588px;bottom:771px;letter-spacing:-0.22px;}
#tg_1064{left:609px;bottom:770px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#th_1064{left:145px;bottom:754px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_1064{left:337px;bottom:754px;letter-spacing:-0.16px;word-spacing:0.07px;}
#tj_1064{left:615px;bottom:754px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_1064{left:145px;bottom:737px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tl_1064{left:402px;bottom:738px;letter-spacing:-0.24px;}
#tm_1064{left:432px;bottom:737px;}
#tn_1064{left:439px;bottom:738px;letter-spacing:-0.24px;}
#to_1064{left:468px;bottom:737px;}
#tp_1064{left:475px;bottom:738px;letter-spacing:-0.24px;}
#tq_1064{left:505px;bottom:737px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tr_1064{left:638px;bottom:738px;letter-spacing:-0.27px;}
#ts_1064{left:659px;bottom:737px;letter-spacing:-0.09px;}
#tt_1064{left:145px;bottom:720px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tu_1064{left:505px;bottom:721px;letter-spacing:-0.22px;}
#tv_1064{left:523px;bottom:720px;}
#tw_1064{left:527px;bottom:721px;letter-spacing:-0.22px;}
#tx_1064{left:547px;bottom:720px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#ty_1064{left:145px;bottom:703px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#tz_1064{left:595px;bottom:704px;letter-spacing:-0.25px;}
#t10_1064{left:619px;bottom:703px;}
#t11_1064{left:625px;bottom:704px;letter-spacing:-0.25px;}
#t12_1064{left:648px;bottom:703px;}
#t13_1064{left:655px;bottom:704px;letter-spacing:-0.22px;}
#t14_1064{left:681px;bottom:703px;letter-spacing:-0.13px;}
#t15_1064{left:703px;bottom:704px;letter-spacing:-0.25px;}
#t16_1064{left:145px;bottom:686px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t17_1064{left:475px;bottom:687px;letter-spacing:-0.23px;}
#t18_1064{left:550px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t19_1064{left:612px;bottom:687px;letter-spacing:-0.27px;}
#t1a_1064{left:630px;bottom:686px;}
#t1b_1064{left:634px;bottom:687px;letter-spacing:-0.27px;}
#t1c_1064{left:655px;bottom:686px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t1d_1064{left:145px;bottom:670px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_1064{left:145px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1f_1064{left:321px;bottom:643px;letter-spacing:-0.22px;}
#t1g_1064{left:339px;bottom:642px;}
#t1h_1064{left:343px;bottom:643px;letter-spacing:-0.22px;}
#t1i_1064{left:364px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_1064{left:145px;bottom:625px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1k_1064{left:149px;bottom:847px;letter-spacing:0.05px;}
#t1l_1064{left:203px;bottom:847px;letter-spacing:0.1px;word-spacing:2.99px;}
#t1m_1064{left:422px;bottom:847px;letter-spacing:0.1px;word-spacing:2.96px;}
#t1n_1064{left:495px;bottom:847px;letter-spacing:0.14px;word-spacing:2.86px;}
#t1o_1064{left:571px;bottom:847px;}
#t1p_1064{left:590px;bottom:847px;}
#t1q_1064{left:718px;bottom:847px;}
#t1r_1064{left:169px;bottom:818px;letter-spacing:-0.12px;}
#t1s_1064{left:224px;bottom:818px;}
#t1t_1064{left:242px;bottom:818px;}
#t1u_1064{left:261px;bottom:818px;}
#t1v_1064{left:279px;bottom:818px;}
#t1w_1064{left:296px;bottom:818px;letter-spacing:7.28px;}
#t1x_1064{left:393px;bottom:818px;letter-spacing:-0.15px;}
#t1y_1064{left:467px;bottom:818px;letter-spacing:-0.17px;}
#t1z_1064{left:525px;bottom:818px;letter-spacing:-0.12px;}
#t20_1064{left:641px;bottom:818px;letter-spacing:-0.16px;}

.s1_1064{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1064{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1064{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1064{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1064{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_1064{font-size:7px;font-family:Times-Roman_4fq;color:#000;}
.s7_1064{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_1064{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_1064{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1064" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1064Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1064" style="-webkit-user-select: none;"><object width="825" height="990" data="1064/1064.svg" type="image/svg+xml" id="pdf1064" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1064" class="t s1_1064">VFP Addressing Modes </span>
<span id="t2_1064" class="t s2_1064">C5-22 </span><span id="t3_1064" class="t s1_1064">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1064" class="t s2_1064">ARM DDI 0100I </span>
<span id="t5_1064" class="t s3_1064">C5.5 </span><span id="t6_1064" class="t s3_1064">Addressing Mode 5 - VFP load/store multiple </span>
<span id="t7_1064" class="t s4_1064">The VFP load multiple instructions (</span><span id="t8_1064" class="t v0_1064 s5_1064">FLDMD</span><span id="t9_1064" class="t s4_1064">, </span><span id="ta_1064" class="t v0_1064 s5_1064">FLDMS</span><span id="tb_1064" class="t s4_1064">, </span><span id="tc_1064" class="t v0_1064 s5_1064">FLDMX</span><span id="td_1064" class="t s4_1064">) are examples of ARM </span>
<span id="te_1064" class="t s6_1064">® </span>
<span id="tf_1064" class="t v0_1064 s5_1064">LDC </span><span id="tg_1064" class="t s4_1064">instructions, whose </span>
<span id="th_1064" class="t s4_1064">addressing modes are described in </span><span id="ti_1064" class="t s7_1064">Addressing Mode 5 - Load and Store Coprocessor </span><span id="tj_1064" class="t s4_1064">on page A5-49. </span>
<span id="tk_1064" class="t s4_1064">Similarly, the VFP store multiple instructions (</span><span id="tl_1064" class="t v0_1064 s5_1064">FSTMD</span><span id="tm_1064" class="t s4_1064">, </span><span id="tn_1064" class="t v0_1064 s5_1064">FSTMS</span><span id="to_1064" class="t s4_1064">, </span><span id="tp_1064" class="t v0_1064 s5_1064">FSTMX</span><span id="tq_1064" class="t s4_1064">) are examples of ARM </span><span id="tr_1064" class="t v0_1064 s5_1064">STC </span><span id="ts_1064" class="t s4_1064">instructions, </span>
<span id="tt_1064" class="t s4_1064">which have the same addressing modes. However, the full range of </span><span id="tu_1064" class="t v0_1064 s5_1064">LDC</span><span id="tv_1064" class="t s4_1064">/</span><span id="tw_1064" class="t v0_1064 s5_1064">STC </span><span id="tx_1064" class="t s4_1064">addressing modes is not available </span>
<span id="ty_1064" class="t s4_1064">for the VFP load multiple and store multiple instructions. This is partly because the </span><span id="tz_1064" class="t v0_1064 s5_1064">FLDD</span><span id="t10_1064" class="t s4_1064">, </span><span id="t11_1064" class="t v0_1064 s5_1064">FLDS</span><span id="t12_1064" class="t s4_1064">, </span><span id="t13_1064" class="t v0_1064 s5_1064">FSTD </span><span id="t14_1064" class="t s4_1064">and </span><span id="t15_1064" class="t v0_1064 s5_1064">FSTS </span>
<span id="t16_1064" class="t s4_1064">instructions use some of the options, and partly because the </span><span id="t17_1064" class="t v0_1064 s5_1064">8_bit_offset </span><span id="t18_1064" class="t s4_1064">field in the </span><span id="t19_1064" class="t v0_1064 s5_1064">LDC</span><span id="t1a_1064" class="t s4_1064">/</span><span id="t1b_1064" class="t v0_1064 s5_1064">STC </span><span id="t1c_1064" class="t s4_1064">instruction is </span>
<span id="t1d_1064" class="t s4_1064">used for additional purposes in the VFP instructions. </span>
<span id="t1e_1064" class="t s4_1064">This section gives details of the </span><span id="t1f_1064" class="t v0_1064 s5_1064">LDC</span><span id="t1g_1064" class="t s4_1064">/</span><span id="t1h_1064" class="t v0_1064 s5_1064">STC </span><span id="t1i_1064" class="t s4_1064">addressing modes that are allowed for the VFP load multiple and </span>
<span id="t1j_1064" class="t s4_1064">store multiple instructions, and the assembler syntax for each option. </span>
<span id="t1k_1064" class="t s8_1064">31 </span><span id="t1l_1064" class="t s8_1064">28 27 26 25 24 23 22 21 20 19 </span><span id="t1m_1064" class="t s8_1064">16 15 </span><span id="t1n_1064" class="t s8_1064">12 11 </span><span id="t1o_1064" class="t s8_1064">8 </span><span id="t1p_1064" class="t s8_1064">7 </span><span id="t1q_1064" class="t s8_1064">0 </span>
<span id="t1r_1064" class="t s4_1064">cond </span><span id="t1s_1064" class="t s4_1064">1 </span><span id="t1t_1064" class="t s4_1064">1 </span><span id="t1u_1064" class="t s4_1064">0 </span><span id="t1v_1064" class="t s4_1064">P </span><span id="t1w_1064" class="t s4_1064">UDWL </span><span id="t1x_1064" class="t s4_1064">Rn </span><span id="t1y_1064" class="t s4_1064">Fd </span><span id="t1z_1064" class="t s4_1064">cp_num </span><span id="t20_1064" class="t s4_1064">offset </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
