# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
NV_LIBCUBLAS_VERSION=11.4.1.1043-1
NVIDIA_VISIBLE_DEVICES=none
KUBERNETES_SERVICE_PORT_HTTPS=443
TURN_TLS=false
EGL_SERVICE_PORT=8080
KUBERNETES_SERVICE_PORT=443
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
RDI_JAVA_PLATFORM=
HOSTNAME=egl
LANGUAGE=en_US:en
TURN_HOST=turn.nrp-nautilus.io
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
NVIDIA_REQUIRE_CUDA=cuda>=11.2 brand=tesla,driver>=418,driver<419 brand=tesla,driver>=440,driver<441 driver>=450
NOVNC_ENABLE=true
DPI=96
NV_NVTX_VERSION=11.2.152-1
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/tools/Xilinx
NV_LIBCUSPARSE_VERSION=11.4.1.1152-1
ENABLE_BASIC_AUTH=true
EGL_PORT_8080_TCP_PROTO=tcp
NV_LIBNPP_VERSION=11.3.2.152-1
RDI_PATCHROOT=
XILINX_XRT=/opt/xilinx/xrt
NCCL_VERSION=2.8.4-1
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
PWD=/home/ayvol/vitis-accel-CNN/vitis_accel_prj
_RDI_DONT_SET_XILINX_AS_PATH=True
NVIDIA_DRIVER_CAPABILITIES=all
SIZEW=1920
NV_LIBNPP_PACKAGE=libnpp-11-2=11.3.2.152-1
SIZEH=1200
TZ=UTC
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
XILINX_DSP=
LD_PRELOAD=/lib/x86_64-linux-gnu/libudev.so.1
NV_CUDA_CUDART_VERSION=11.2.152-1
HOME=/home/user
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
KUBERNETES_PORT_443_TCP=tcp://10.96.0.1:443
TURN_SHARED_SECRET=cup5dBCknRijK4roVJSEUFikEpu8xdKAqGxubX7CbZ2YkpgC4zFsU5Ukqf97PHsE
CUDA_VERSION=11.2.2
NV_LIBCUBLAS_PACKAGE=libcublas-11-2=11.4.1.1043-1
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=2100@xilinxd
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
EGL_SERVICE_HOST=10.110.189.176
TURN_PORT=3478
WEBRTC_ENCODER=x264enc
NV_LIBCUBLAS_PACKAGE_NAME=libcublas-11-2
TURN_PROTOCOL=udp
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=
EGL_PORT=tcp://10.110.189.176:8080
REFRESH=60
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
MAKEFLAGS=
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
TERM=xterm
PASSWD=chuhua123
APPIMAGE_EXTRACT_AND_RUN=1
USER=user
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
EGL_SERVICE_PORT_HTTP=8080
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
DISPLAY=:0
SHLVL=3
MAKELEVEL=1
NV_CUDA_LIB_VERSION=11.2.2-1
NVARCH=x86_64
KUBERNETES_PORT_443_TCP_PROTO=tcp
CDEPTH=24
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
KUBERNETES_PORT_443_TCP_ADDR=10.96.0.1
WEBRTC_ENABLE_RESIZE=false
NV_CUDA_COMPAT_PACKAGE=cuda-compat-11-2
EGL_PORT_8080_TCP=tcp://10.110.189.176:8080
VGL_DISPLAY=egl
NV_LIBNCCL_PACKAGE=libnccl2=2.8.4-1+cuda11.2
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/lib/x86_64-linux-gnu:/usr/lib/i386-linux-gnu:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/lib/x86_64-linux-gnu:/usr/lib/i386-linux-gnu:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/tmp
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
EGL_PORT_8080_TCP_ADDR=10.110.189.176
KUBERNETES_SERVICE_HOST=10.96.0.1
LC_ALL=en_US.UTF-8
KUBERNETES_PORT=tcp://10.96.0.1:443
KUBERNETES_PORT_443_TCP_PORT=443
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/opt/xilinx/xrt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
NV_LIBNCCL_PACKAGE_NAME=libnccl2
NV_LIBNCCL_PACKAGE_VERSION=2.8.4-1
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
RDI_PLATFORM=lnx64
MYVIVADO=
ENABLE_AUDIO=true
EGL_PORT_8080_TCP_PORT=8080
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
PULSE_SERVER=127.0.0.1:4713
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
OLDPWD=/tools/Xilinx/Vitis/2022.2/bin
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36977
XILINX_CD_SESSION=417ffcca-9b93-40e1-9062-fe58ca2c5694


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -c -t hw --config accelerator_card.cfg --messageDb=./build_hw_rel/kernel_wrapper.mdb --temp_dir ./build_hw_rel/xo --log_dir ./build_hw_rel/xo -o build_hw_rel/myproject_kernel.xo kernel_wrapper.cpp firmware/myproject.cpp -I./ -I./firmware/ -I./firmware/weights -I./firmware/nnet_utils/ 

FINAL PROGRAM OPTIONS
--advanced.prop kernel.kernel_wrapper.kernel_flags=-std=c++11
--compile
--config accelerator_card.cfg
--connectivity.nk kernel_wrapper:4
--connectivity.sp kernel_wrapper_1.in:HBM[0:3]
--connectivity.sp kernel_wrapper_1.out:HBM[4:7]
--connectivity.sp kernel_wrapper_2.in:HBM[8:11]
--connectivity.sp kernel_wrapper_2.out:HBM[12:15]
--connectivity.sp kernel_wrapper_3.in:HBM[16:19]
--connectivity.sp kernel_wrapper_3.out:HBM[20:23]
--connectivity.sp kernel_wrapper_4.in:HBM[24:27]
--connectivity.sp kernel_wrapper_4.out:HBM[28:31]
--hls.clock 200000000:kernel_wrapper
--hls.pre_tcl ./hls_config.tcl
--include ./
--include ./firmware/
--include ./firmware/weights
--include ./firmware/nnet_utils/
--input_files kernel_wrapper.cpp
--input_files firmware/myproject.cpp
--kernel kernel_wrapper
--log_dir ./build_hw_rel/xo
--messageDb ./build_hw_rel/kernel_wrapper.mdb
--optimize 0
--output build_hw_rel/myproject_kernel.xo
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--report_level 0
--save-temps
--target hw
--temp_dir ./build_hw_rel/xo

PARSED COMMAND LINE OPTIONS
-c 
-t hw 
--config accelerator_card.cfg 
--messageDb=./build_hw_rel/kernel_wrapper.mdb 
--temp_dir ./build_hw_rel/xo 
--log_dir ./build_hw_rel/xo 
-o build_hw_rel/myproject_kernel.xo 
kernel_wrapper.cpp 
firmware/myproject.cpp 
-I./ 
-I./firmware/ 
-I./firmware/weights 
-I./firmware/nnet_utils/ 

PARSED CONFIG FILE (1) OPTIONS
file: accelerator_card.cfg
kernel kernel_wrapper 
platform xilinx_u55c_gen3x16_xdma_3_202210_1 
save-temps 1 
advanced.prop kernel.kernel_wrapper.kernel_flags=-std=c++11 
hls.pre_tcl ./hls_config.tcl 
hls.clock 200000000:kernel_wrapper 
connectivity.nk kernel_wrapper:4 
connectivity.sp kernel_wrapper_1.in:HBM[0:3] 
connectivity.sp kernel_wrapper_1.out:HBM[4:7] 
connectivity.sp kernel_wrapper_2.in:HBM[8:11] 
connectivity.sp kernel_wrapper_2.out:HBM[12:15] 
connectivity.sp kernel_wrapper_3.in:HBM[16:19] 
connectivity.sp kernel_wrapper_3.out:HBM[20:23] 
connectivity.sp kernel_wrapper_4.in:HBM[24:27] 
connectivity.sp kernel_wrapper_4.out:HBM[28:31] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 04 Jul 2024 18:25:13
------------------------------------------
step: performing high-level synthesis for kernel:kernel_wrapper
timestamp: 04 Jul 2024 19:13:19
launch dir: /home/ayvol/vitis-accel-CNN/vitis_accel_prj/build_hw_rel/xo/myproject_kernel/kernel_wrapper
cmd: vitis_hls -f /home/ayvol/vitis-accel-CNN/vitis_accel_prj/build_hw_rel/xo/myproject_kernel/kernel_wrapper/kernel_wrapper.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 04 Jul 2024 19:13:20
output: /home/ayvol/vitis-accel-CNN/vitis_accel_prj/build_hw_rel/xo/reports/myproject_kernel/system_estimate_myproject_kernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 04 Jul 2024 19:13:20
