Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 18:29:03 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.615      -59.117                     98                 3379        0.043        0.000                      0                 3379        9.500        0.000                       0                  1568  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.615      -59.117                     98                 3379        0.043        0.000                      0                 3379        9.500        0.000                       0                  1568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           98  Failing Endpoints,  Worst Slack       -0.615ns,  Total Violation      -59.117ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[0])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[0]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_153
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[10])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[10]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_143
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[11])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[11]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_142
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[12])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[12]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_141
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[13])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[13]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_140
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[14])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[14]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_139
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[15])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[15]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_138
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[16])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[16]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_137
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[17])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[17]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_136
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 CPU/mw/insn/loop1[28].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.243ns  (logic 5.056ns (54.703%)  route 4.187ns (45.296%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 25.032 - 20.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 15.229 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.626    15.229    CPU/mw/insn/loop1[28].my_dff/clk0
    SLICE_X14Y74         FDRE                                         r  CPU/mw/insn/loop1[28].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.524    15.753 r  CPU/mw/insn/loop1[28].my_dff/q_reg/Q
                         net (fo=18, routed)          0.897    16.650    CPU/mw/insn/loop1[27].my_dff/q_reg_100[0]
    SLICE_X15Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.774 r  CPU/mw/insn/loop1[27].my_dff/q_i_3__85/O
                         net (fo=51, routed)          0.815    17.589    CPU/mw/insn/loop1[10].my_dff/q_reg_7
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.124    17.713 r  CPU/mw/insn/loop1[10].my_dff/q_i_2__92/O
                         net (fo=2, routed)           0.802    18.516    CPU/mw/insn/loop1[10].my_dff/q_reg_1
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.640 r  CPU/mw/insn/loop1[10].my_dff/q_i_1__98/O
                         net (fo=27, routed)          0.658    19.298    CPU/mw/insn/loop1[27].my_dff/real_prod_reg_6[3]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  CPU/mw/insn/loop1[27].my_dff/real_prod0__0_i_6/O
                         net (fo=19, routed)          1.011    20.433    CPU/mymultdiv/mult/alu_inA[11]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[18])
                                                      4.036    24.469 r  CPU/mymultdiv/mult/real_prod0__0/PCOUT[18]
                         net (fo=1, routed)           0.002    24.471    CPU/mymultdiv/mult/real_prod0__0_n_135
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        1.610    25.032    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg__0/CLK
                         clock pessimism              0.259    25.291    
                         clock uncertainty           -0.035    25.256    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.856    CPU/mymultdiv/mult/real_prod_reg__0
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -24.471    
  -------------------------------------------------------------------
                         slack                                 -0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.527%)  route 0.189ns (47.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.562     1.481    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CPU/mymultdiv/mult/P_reg[0]/Q
                         net (fo=32, routed)          0.189     1.834    CPU/mymultdiv/mult/P_reg_n_0_[0]
    SLICE_X52Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  CPU/mymultdiv/mult/P[58]_i_1/O
                         net (fo=1, routed)           0.000     1.879    CPU/mymultdiv/mult/P1_out[58]
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.830     1.995    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[58]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.092     1.836    CPU/mymultdiv/mult/P_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.559%)  route 0.260ns (55.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.562     1.481    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CPU/mymultdiv/mult/P_reg[0]/Q
                         net (fo=32, routed)          0.260     1.905    CPU/mymultdiv/mult/P_reg_n_0_[0]
    SLICE_X52Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  CPU/mymultdiv/mult/P[57]_i_1/O
                         net (fo=1, routed)           0.000     1.950    CPU/mymultdiv/mult/P1_out[57]
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.830     1.995    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[57]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.091     1.835    CPU/mymultdiv/mult/P_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.562     1.481    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  CPU/mymultdiv/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/mymultdiv/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.077     1.700    CPU/mymultdiv/div/Q_1[0]
    SLICE_X36Y80         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.831     1.996    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.075     1.556    CPU/mymultdiv/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.748%)  route 0.317ns (60.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.562     1.481    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CPU/mymultdiv/mult/P_reg[0]/Q
                         net (fo=32, routed)          0.317     1.962    CPU/mymultdiv/mult/P_reg_n_0_[0]
    SLICE_X52Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  CPU/mymultdiv/mult/P[59]_i_1/O
                         net (fo=1, routed)           0.000     2.007    CPU/mymultdiv/mult/P1_out[59]
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.830     1.995    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  CPU/mymultdiv/mult/P_reg[59]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.092     1.836    CPU/mymultdiv/mult/P_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU/fd/myPC/loop1[17].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/myPC/loop1[17].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.305%)  route 0.118ns (44.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 11.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.568    11.487    CPU/fd/myPC/loop1[17].my_dff/clk0
    SLICE_X32Y87         FDRE                                         r  CPU/fd/myPC/loop1[17].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146    11.633 r  CPU/fd/myPC/loop1[17].my_dff/q_reg/Q
                         net (fo=1, routed)           0.118    11.751    CPU/dx/myPC/loop1[17].my_dff/q_reg_2
    SLICE_X33Y87         FDRE                                         r  CPU/dx/myPC/loop1[17].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.838    12.003    CPU/dx/myPC/loop1[17].my_dff/clk0
    SLICE_X33Y87         FDRE                                         r  CPU/dx/myPC/loop1[17].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502    11.500    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.077    11.577    CPU/dx/myPC/loop1[17].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.577    
                         arrival time                          11.751    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CPU/fd/myPC/loop1[25].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/myPC/loop1[25].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 12.005 - 10.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 11.488 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.569    11.488    CPU/fd/myPC/loop1[25].my_dff/clk0
    SLICE_X31Y89         FDRE                                         r  CPU/fd/myPC/loop1[25].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.146    11.634 r  CPU/fd/myPC/loop1[25].my_dff/q_reg/Q
                         net (fo=1, routed)           0.113    11.747    CPU/dx/myPC/loop1[25].my_dff/q_reg_3
    SLICE_X31Y89         FDRE                                         r  CPU/dx/myPC/loop1[25].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.840    12.005    CPU/dx/myPC/loop1[25].my_dff/clk0
    SLICE_X31Y89         FDRE                                         r  CPU/dx/myPC/loop1[25].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.488    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.077    11.565    CPU/dx/myPC/loop1[25].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.565    
                         arrival time                          11.747    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CPU/dx/myPC/loop1[23].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/myPC/loop1[23].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.449%)  route 0.122ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 12.002 - 10.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 11.487 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.568    11.487    CPU/dx/myPC/loop1[23].my_dff/clk0
    SLICE_X29Y86         FDRE                                         r  CPU/dx/myPC/loop1[23].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.146    11.633 r  CPU/dx/myPC/loop1[23].my_dff/q_reg/Q
                         net (fo=4, routed)           0.122    11.755    CPU/xm/myPC/loop1[23].my_dff/dx_pc[0]
    SLICE_X29Y86         FDRE                                         r  CPU/xm/myPC/loop1[23].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.837    12.002    CPU/xm/myPC/loop1[23].my_dff/clk0
    SLICE_X29Y86         FDRE                                         r  CPU/xm/myPC/loop1[23].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.487    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.085    11.572    CPU/xm/myPC/loop1[23].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.572    
                         arrival time                          11.755    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/divisor_copy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/divisor_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.978%)  route 0.130ns (48.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.564     1.483    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y81         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CPU/mymultdiv/div/divisor_copy_reg[9]/Q
                         net (fo=4, routed)           0.130     1.755    CPU/mymultdiv/div/p_3_in[8]
    SLICE_X33Y79         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.831     1.996    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[8]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.072     1.567    CPU/mymultdiv/div/divisor_copy_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CPU/fd/myPC/loop1[15].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/myPC/loop1[15].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.975%)  route 0.115ns (44.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 11.996 - 10.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.563    11.482    CPU/fd/myPC/loop1[15].my_dff/clk0
    SLICE_X44Y83         FDRE                                         r  CPU/fd/myPC/loop1[15].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.146    11.628 r  CPU/fd/myPC/loop1[15].my_dff/q_reg/Q
                         net (fo=1, routed)           0.115    11.743    CPU/dx/myPC/loop1[15].my_dff/q_reg_3
    SLICE_X44Y83         FDRE                                         r  CPU/dx/myPC/loop1[15].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.831    11.996    CPU/dx/myPC/loop1[15].my_dff/clk0
    SLICE_X44Y83         FDRE                                         r  CPU/dx/myPC/loop1[15].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513    11.482    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.073    11.555    CPU/dx/myPC/loop1[15].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.555    
                         arrival time                          11.743    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CPU/fd/myPC/loop1[3].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/myPC/loop1[3].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.975%)  route 0.115ns (44.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 11.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.561    11.480    CPU/fd/myPC/loop1[3].my_dff/clk0
    SLICE_X36Y70         FDRE                                         r  CPU/fd/myPC/loop1[3].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.146    11.626 r  CPU/fd/myPC/loop1[3].my_dff/q_reg/Q
                         net (fo=1, routed)           0.115    11.741    CPU/dx/myPC/loop1[3].my_dff/q_reg_1
    SLICE_X36Y70         FDRE                                         r  CPU/dx/myPC/loop1[3].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1567, routed)        0.830    11.995    CPU/dx/myPC/loop1[3].my_dff/clk0
    SLICE_X36Y70         FDRE                                         r  CPU/dx/myPC/loop1[3].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.480    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.073    11.553    CPU/dx/myPC/loop1[3].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.553    
                         arrival time                          11.741    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y31     CPU/mymultdiv/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y33     CPU/mymultdiv/mult/real_prod_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y82    CPU/div_pulse/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y78    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y89    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y91    CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y82    CPU/div_pulse/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y82    CPU/div_pulse/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y78    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y78    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y93    CPU/dx/dataA/loop1[12].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y93    CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y82    CPU/div_pulse/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y82    CPU/div_pulse/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y78    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y78    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y93    CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y93    CPU/dx/dataA/loop1[12].my_dff/q_reg/C



