verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog" --include "../../../../transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/drivers/transmitter_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_control_s_axi.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_flow_control_loop_pipe_sequential_init.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_hls_deadlock_idx0_monitor.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_16_1_1.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_32_1_1.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_1007_16_1_1.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_real_output_RAM_AUTO_1R1W.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_sitofp_32s_32_6_no_dsp_1.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_state_RAM_AUTO_1R1W.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_64_2.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_81_3.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_93_5.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_108_6.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter.v" \
"../../../../transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/ip/transmitter_sitofp_32s_32_6_no_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_transmitter_0_1/sim/design_1_transmitter_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
