Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun Nov 24 11:54:09 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1536)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1536)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.669        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.669        0.000                      0                   52        0.263        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.904ns (54.567%)  route 2.418ns (45.433%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.629 r  clk_div_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.629    clk_div_counter_reg[28]_i_1_n_6
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[29]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.062    15.297    clk_div_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 2.883ns (54.387%)  route 2.418ns (45.613%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.608 r  clk_div_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.608    clk_div_counter_reg[28]_i_1_n_4
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[31]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.062    15.297    clk_div_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 2.809ns (53.741%)  route 2.418ns (46.259%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.534 r  clk_div_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.534    clk_div_counter_reg[28]_i_1_n_5
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[30]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.062    15.297    clk_div_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 2.793ns (53.599%)  route 2.418ns (46.401%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.295    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.518 r  clk_div_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.518    clk_div_counter_reg[28]_i_1_n_7
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[28]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.062    15.297    clk_div_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.790ns (53.572%)  route 2.418ns (46.428%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.515 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.515    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.062    15.296    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 2.769ns (53.384%)  route 2.418ns (46.616%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.494 r  clk_div_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.494    clk_div_counter_reg[24]_i_1_n_4
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.062    15.296    clk_div_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.695ns (52.709%)  route 2.418ns (47.290%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.420 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.420    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.062    15.296    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 2.679ns (52.561%)  route 2.418ns (47.439%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.404 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.404    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.062    15.296    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.676ns (52.533%)  route 2.418ns (47.467%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.401 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.401    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.586    15.009    clk_i_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDCE (Setup_fdce_C_D)        0.062    15.294    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 2.655ns (52.337%)  route 2.418ns (47.663%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.704     5.307    clk_i_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  clk_div_counter_reg[18]/Q
                         net (fo=4, routed)           1.263     7.025    clk_div_counter_reg[18]
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.149 r  clk_div_counter[0]_i_24/O
                         net (fo=1, routed)           0.000     7.149    clk_div_counter[0]_i_24_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.682 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.682    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146     8.946    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.070 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.070    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.602 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.830 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.067    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.380 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.380    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.586    15.009    clk_i_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDCE (Setup_fdce_C_D)        0.062    15.294    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  display_controller/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.776    display_controller/refresh_counter_reg[15]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  display_controller/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    display_controller/refresh_counter_reg[12]_i_1_n_4
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.105     1.620    display_controller/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  display_controller/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.775    display_controller/refresh_counter_reg[7]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  display_controller/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    display_controller/refresh_counter_reg[4]_i_1_n_4
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.030    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    display_controller/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  display_controller/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.776    display_controller/refresh_counter_reg[11]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  display_controller/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    display_controller/refresh_counter_reg[8]_i_1_n_4
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    display_controller/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  display_controller/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  display_controller/refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.775    display_controller/refresh_counter_reg[3]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  display_controller/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    display_controller/refresh_counter_reg[0]_i_1_n_4
    SLICE_X3Y77          FDCE                                         r  display_controller/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     2.029    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  display_controller/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.105     1.618    display_controller/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  display_controller/refresh_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.771    display_controller/refresh_counter_reg[4]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  display_controller/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    display_controller/refresh_counter_reg[4]_i_1_n_7
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.030    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    display_controller/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  display_controller/refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.773    display_controller/refresh_counter_reg[12]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  display_controller/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    display_controller/refresh_counter_reg[12]_i_1_n_7
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.105     1.620    display_controller/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  display_controller/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.772    display_controller/refresh_counter_reg[8]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  display_controller/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    display_controller/refresh_counter_reg[8]_i_1_n_7
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    display_controller/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  display_controller/refresh_counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.775    display_controller/refresh_counter_reg[6]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  display_controller/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    display_controller/refresh_counter_reg[4]_i_1_n_5
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.030    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  display_controller/refresh_counter_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    display_controller/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  display_controller/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.121     1.776    display_controller/refresh_counter_reg[10]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  display_controller/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    display_controller/refresh_counter_reg[8]_i_1_n_5
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  display_controller/refresh_counter_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    display_controller/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_controller/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  display_controller/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.121     1.777    display_controller/refresh_counter_reg[14]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  display_controller/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    display_controller/refresh_counter_reg[12]_i_1_n_5
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display_controller/clk_i_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  display_controller/refresh_counter_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.105     1.620    display_controller/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y70     clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y70     clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 4.926ns (48.004%)  route 5.336ns (51.996%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     3.252    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.328     3.580 r  display_controller/disp_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.902     6.482    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    10.262 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.262    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.894ns (50.030%)  route 4.888ns (49.970%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.669     2.893    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.324     3.217 r  display_controller/disp_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.813     6.030    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.783 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.783    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 4.671ns (48.331%)  route 4.994ns (51.669%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.669     2.893    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.298     3.191 r  display_controller/disp_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919     6.110    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.666 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.666    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.677ns (49.393%)  route 4.792ns (50.607%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     3.252    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.298     3.550 r  display_controller/disp_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.358     5.908    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.468 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.468    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.957ns  (logic 4.886ns (54.545%)  route 4.071ns (45.455%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 f  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 f  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.661     2.885    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.326     3.211 r  display_controller/disp_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.004     5.215    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742     8.957 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.957    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.609ns (51.593%)  route 4.324ns (48.407%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.661     2.885    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.298     3.183 r  display_controller/disp_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.440    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.934 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.934    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.653ns (54.103%)  route 3.948ns (45.897%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.406     1.862    display_controller/counter_reg[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  display_controller/disp_seg_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.986    display_controller/disp_seg_o_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.238     2.224 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.526     2.750    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.298     3.048 r  display_controller/disp_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.064    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.601 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.601    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            counter_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 1.773ns (23.309%)  route 5.834ns (76.691%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.522     5.019    sw_IBUF[8]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.124     5.143 r  counter[0]_i_5/O
                         net (fo=2, routed)           0.665     5.808    counter[0]_i_5_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.152     5.960 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.647     7.607    sel
    SLICE_X1Y86          FDCE                                         r  counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            counter_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 1.773ns (23.309%)  route 5.834ns (76.691%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.522     5.019    sw_IBUF[8]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.124     5.143 r  counter[0]_i_5/O
                         net (fo=2, routed)           0.665     5.808    counter[0]_i_5_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.152     5.960 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.647     7.607    sel
    SLICE_X1Y86          FDCE                                         r  counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 1.773ns (23.309%)  route 5.834ns (76.691%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.522     5.019    sw_IBUF[8]
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.124     5.143 r  counter[0]_i_5/O
                         net (fo=2, routed)           0.665     5.808    counter[0]_i_5_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I2_O)        0.152     5.960 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.647     7.607    sel
    SLICE_X1Y86          FDCE                                         r  counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    counter_reg[15]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    counter_reg[12]_i_1_n_4
    SLICE_X1Y82          FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.118     0.259    counter_reg[19]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter_reg[16]_i_1_n_4
    SLICE_X1Y83          FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE                         0.000     0.000 r  counter_reg[27]/C
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.118     0.259    counter_reg[27]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter_reg[24]_i_1_n_4
    SLICE_X1Y85          FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.118     0.259    counter_reg[23]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter_reg[20]_i_1_n_4
    SLICE_X1Y84          FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[11]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[8]_i_1_n_4
    SLICE_X1Y81          FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[3]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[0]_i_2_n_4
    SLICE_X1Y79          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  counter_reg[31]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[31]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[28]_i_1_n_4
    SLICE_X1Y86          FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[7]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[4]_i_1_n_4
    SLICE_X1Y80          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.115     0.256    counter_reg[4]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    counter_reg[4]_i_1_n_7
    SLICE_X1Y80          FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  counter_reg[8]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.115     0.256    counter_reg[8]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    counter_reg[8]_i_1_n_7
    SLICE_X1Y81          FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.396ns (43.145%)  route 5.792ns (56.855%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.905     6.739    display_controller/current_digit[1]
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.153     6.892 r  display_controller/disp_an_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.888    11.780    disp_an_o_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    15.504 r  disp_an_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.504    disp_an_o[6]
    K2                                                                r  disp_an_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.050ns  (logic 4.995ns (49.700%)  route 5.055ns (50.300%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.125     6.960    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.084 r  display_controller/disp_seg_o_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.084    display_controller/disp_seg_o_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.245     7.329 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     8.357    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.328     8.685 r  display_controller/disp_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.902    11.587    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.367 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.367    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 4.938ns (51.297%)  route 4.689ns (48.703%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.042     6.877    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.001 r  display_controller/disp_seg_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.001    display_controller/disp_seg_o_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  display_controller/disp_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.051    display_controller/sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.327     8.378 r  display_controller/disp_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.813    11.191    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.944 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.944    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 4.713ns (49.575%)  route 4.794ns (50.425%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.042     6.877    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.001 r  display_controller/disp_seg_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.001    display_controller/disp_seg_o_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  display_controller/disp_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.051    display_controller/sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     8.350 r  display_controller/disp_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919    11.269    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.824 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.824    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.257ns  (logic 4.746ns (51.266%)  route 4.511ns (48.734%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.125     6.960    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.084 r  display_controller/disp_seg_o_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.084    display_controller/disp_seg_o_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.245     7.329 r  display_controller/disp_seg_o_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.028     8.357    display_controller/sel0[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.298     8.655 r  display_controller/disp_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.358    11.013    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.574 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.574    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.928ns (55.933%)  route 3.882ns (44.067%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.042     6.877    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.001 r  display_controller/disp_seg_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.001    display_controller/disp_seg_o_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  display_controller/disp_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.054    display_controller/sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.327     8.381 r  display_controller/disp_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.004    10.385    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.126 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.126    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.786ns  (logic 4.651ns (52.935%)  route 4.135ns (47.065%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.042     6.877    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.001 f  display_controller/disp_seg_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.001    display_controller/disp_seg_o_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 f  display_controller/disp_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     8.054    display_controller/sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     8.353 r  display_controller/disp_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.610    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.103 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.103    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.695ns (54.777%)  route 3.876ns (45.223%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          1.042     6.877    display_controller/current_digit[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.001 r  display_controller/disp_seg_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.001    display_controller/disp_seg_o_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     7.218 r  display_controller/disp_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.036    display_controller/sel0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.299     8.335 r  display_controller/disp_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016    10.351    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.888 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.888    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.562ns (54.680%)  route 3.781ns (45.320%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.478     5.795 f  display_controller/current_digit_reg[2]/Q
                         net (fo=13, routed)          1.032     6.827    display_controller/current_digit[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.323     7.150 r  display_controller/disp_an_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.750     9.899    disp_an_o_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.660 r  disp_an_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.660    disp_an_o[7]
    U13                                                               r  disp_an_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.325ns (54.002%)  route 3.684ns (45.998%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.714     5.317    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.478     5.795 r  display_controller/current_digit_reg[2]/Q
                         net (fo=13, routed)          1.032     6.827    display_controller/current_digit[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.295     7.122 r  display_controller/disp_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.652     9.774    disp_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.326 r  disp_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.326    disp_an_o[3]
    J14                                                               r  disp_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.529ns (70.499%)  route 0.640ns (29.501%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.261     1.941    display_controller/current_digit[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.048     1.989 r  display_controller/disp_an_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.368    disp_an_o_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.317     3.685 r  disp_an_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.685    disp_an_o[4]
    P14                                                               r  disp_an_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.524ns (67.685%)  route 0.728ns (32.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 f  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          0.256     1.936    display_controller/current_digit[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.046     1.982 r  display_controller/disp_an_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.472     2.454    disp_an_o_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.768 r  disp_an_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.768    disp_an_o[5]
    T14                                                               r  disp_an_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.445ns (62.466%)  route 0.868ns (37.534%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.261     1.941    display_controller/current_digit[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  display_controller/disp_an_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.594    disp_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.830 r  disp_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.830    disp_an_o[0]
    J17                                                               r  disp_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.445ns (61.254%)  route 0.914ns (38.746%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 f  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          0.256     1.936    display_controller/current_digit[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.981 r  display_controller/disp_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.640    disp_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.876 r  disp_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.876    disp_an_o[1]
    J18                                                               r  disp_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.462ns (59.255%)  route 1.005ns (40.745%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 f  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          0.247     1.927    display_controller/current_digit[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  display_controller/disp_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.730    disp_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.983 r  disp_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.983    disp_an_o[3]
    J14                                                               r  disp_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.521ns (60.904%)  route 0.976ns (39.096%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.148     1.664 r  display_controller/current_digit_reg[2]/Q
                         net (fo=13, routed)          0.202     1.866    display_controller/current_digit[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.098     1.964 r  display_controller/disp_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.739    disp_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.013 r  disp_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.013    disp_an_o[2]
    T9                                                                r  disp_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.617ns (64.309%)  route 0.897ns (35.691%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.207     1.887    display_controller/current_digit[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  display_controller/disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.932    display_controller/disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.994 r  display_controller/disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.229     2.223    display_controller/sel0[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.108     2.331 r  display_controller/disp_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.793    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.031 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.031    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.573ns (60.724%)  route 1.018ns (39.276%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.207     1.887    display_controller/current_digit[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  display_controller/disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.932    display_controller/disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.994 r  display_controller/disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.228     2.223    display_controller/sel0[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.108     2.331 r  display_controller/disp_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.913    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.107 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.107    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_an_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.530ns (58.926%)  route 1.066ns (41.074%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 f  display_controller/current_digit_reg[0]/Q
                         net (fo=19, routed)          0.247     1.927    display_controller/current_digit[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  display_controller/disp_an_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.820     2.792    disp_an_o_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     4.113 r  disp_an_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.113    disp_an_o[7]
    U13                                                               r  disp_an_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_controller/current_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.680ns (63.535%)  route 0.964ns (36.465%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display_controller/clk_i_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  display_controller/current_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  display_controller/current_digit_reg[1]/Q
                         net (fo=18, routed)          0.207     1.887    display_controller/current_digit[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.045     1.932 f  display_controller/disp_seg_o_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.932    display_controller/disp_seg_o_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.994 f  display_controller/disp_seg_o_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.228     2.223    display_controller/sel0[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.108     2.331 r  display_controller/disp_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.860    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.161 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.161    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.639ns  (logic 39.617ns (48.527%)  route 42.022ns (51.473%))
  Logic Levels:           162  (CARRY4=133 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.305    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.639 r  clk_div_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    81.639    clk_div_counter_reg[28]_i_1_n_6
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589     5.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.618ns  (logic 39.596ns (48.514%)  route 42.022ns (51.486%))
  Logic Levels:           162  (CARRY4=133 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.305    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    81.618 r  clk_div_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    81.618    clk_div_counter_reg[28]_i_1_n_4
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589     5.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[31]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.544ns  (logic 39.522ns (48.467%)  route 42.022ns (51.533%))
  Logic Levels:           162  (CARRY4=133 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.305    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.544 r  clk_div_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    81.544    clk_div_counter_reg[28]_i_1_n_5
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589     5.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[30]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.528ns  (logic 39.506ns (48.457%)  route 42.022ns (51.543%))
  Logic Levels:           162  (CARRY4=133 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  clk_div_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.305    clk_div_counter_reg[24]_i_1_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    81.528 r  clk_div_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    81.528    clk_div_counter_reg[28]_i_1_n_7
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.589     5.012    clk_i_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  clk_div_counter_reg[28]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.525ns  (logic 39.503ns (48.455%)  route 42.022ns (51.545%))
  Logic Levels:           161  (CARRY4=132 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.525 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    81.525    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588     5.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.504ns  (logic 39.482ns (48.442%)  route 42.022ns (51.558%))
  Logic Levels:           161  (CARRY4=132 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    81.504 r  clk_div_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    81.504    clk_div_counter_reg[24]_i_1_n_4
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588     5.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[27]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.430ns  (logic 39.408ns (48.395%)  route 42.022ns (51.605%))
  Logic Levels:           161  (CARRY4=132 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.430 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    81.430    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588     5.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.414ns  (logic 39.392ns (48.385%)  route 42.022ns (51.615%))
  Logic Levels:           161  (CARRY4=132 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.191    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    81.414 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    81.414    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588     5.011    clk_i_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.411ns  (logic 39.389ns (48.383%)  route 42.022ns (51.617%))
  Logic Levels:           160  (CARRY4=131 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.411 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    81.411    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.586     5.009    clk_i_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        81.390ns  (logic 39.368ns (48.370%)  route 42.022ns (51.630%))
  Logic Levels:           160  (CARRY4=131 IBUF=1 LUT1=1 LUT2=7 LUT3=19 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.203     4.685    sw_IBUF[9]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.341 r  clk_BUFG_inst_i_229/CO[3]
                         net (fo=1, routed)           0.000     5.341    clk_BUFG_inst_i_229_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.580 f  clk_BUFG_inst_i_103/O[2]
                         net (fo=28, routed)          1.378     6.959    delay_value1[15]
    SLICE_X8Y77          LUT1 (Prop_lut1_I0_O)        0.302     7.261 r  clk_BUFG_inst_i_99/O
                         net (fo=1, routed)           0.000     7.261    clk_BUFG_inst_i_99_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.637 r  clk_BUFG_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.637    clk_BUFG_inst_i_32_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.794 r  clk_BUFG_inst_i_13/CO[1]
                         net (fo=24, routed)          1.320     9.113    data0[26]
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.332     9.445 r  clk_BUFG_inst_i_382/O
                         net (fo=1, routed)           0.000     9.445    clk_BUFG_inst_i_382_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.995 r  clk_BUFG_inst_i_231/CO[3]
                         net (fo=1, routed)           0.000     9.995    clk_BUFG_inst_i_231_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  clk_BUFG_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.109    clk_BUFG_inst_i_105_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.223 r  clk_BUFG_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.223    clk_BUFG_inst_i_36_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.451 r  clk_BUFG_inst_i_31/CO[2]
                         net (fo=23, routed)          1.109    11.560    data0[25]
    SLICE_X6Y74          LUT3 (Prop_lut3_I0_O)        0.313    11.873 r  clk_BUFG_inst_i_517/O
                         net (fo=1, routed)           0.000    11.873    clk_BUFG_inst_i_517_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.249 r  clk_BUFG_inst_i_374/CO[3]
                         net (fo=1, routed)           0.009    12.258    clk_BUFG_inst_i_374_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.375 r  clk_BUFG_inst_i_230/CO[3]
                         net (fo=1, routed)           0.000    12.375    clk_BUFG_inst_i_230_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.492 r  clk_BUFG_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    12.492    clk_BUFG_inst_i_104_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.609 r  clk_BUFG_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.609    clk_BUFG_inst_i_35_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.838 r  clk_BUFG_inst_i_14/CO[2]
                         net (fo=23, routed)          1.185    14.023    data0[24]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.310    14.333 r  clk_BUFG_inst_i_462/O
                         net (fo=1, routed)           0.000    14.333    clk_BUFG_inst_i_462_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.883 r  clk_BUFG_inst_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.883    clk_BUFG_inst_i_310_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.997 r  clk_BUFG_inst_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.997    clk_BUFG_inst_i_157_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.111 r  clk_BUFG_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.111    clk_BUFG_inst_i_57_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.339 r  clk_BUFG_inst_i_51/CO[2]
                         net (fo=23, routed)          1.784    17.123    data0[23]
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.313    17.436 r  clk_BUFG_inst_i_591/O
                         net (fo=1, routed)           0.000    17.436    clk_BUFG_inst_i_591_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.837 r  clk_BUFG_inst_i_450/CO[3]
                         net (fo=1, routed)           0.009    17.846    clk_BUFG_inst_i_450_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  clk_BUFG_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.960    clk_BUFG_inst_i_305_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  clk_BUFG_inst_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.074    clk_BUFG_inst_i_152_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.188 r  clk_BUFG_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.188    clk_BUFG_inst_i_53_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.416 r  clk_BUFG_inst_i_21/CO[2]
                         net (fo=23, routed)          1.789    20.206    data0[22]
    SLICE_X10Y77         LUT3 (Prop_lut3_I0_O)        0.313    20.519 r  clk_BUFG_inst_i_153/O
                         net (fo=1, routed)           0.000    20.519    clk_BUFG_inst_i_153_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.895 r  clk_BUFG_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.895    clk_BUFG_inst_i_52_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.124 r  clk_BUFG_inst_i_20/CO[2]
                         net (fo=23, routed)          1.771    22.894    data0[21]
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.310    23.204 r  clk_BUFG_inst_i_597/O
                         net (fo=1, routed)           0.000    23.204    clk_BUFG_inst_i_597_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.605 r  clk_BUFG_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000    23.605    clk_BUFG_inst_i_464_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.719 r  clk_BUFG_inst_i_319/CO[3]
                         net (fo=1, routed)           0.009    23.728    clk_BUFG_inst_i_319_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  clk_BUFG_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    23.842    clk_BUFG_inst_i_169_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  clk_BUFG_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.956    clk_BUFG_inst_i_62_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.184 r  clk_BUFG_inst_i_23/CO[2]
                         net (fo=24, routed)          1.125    25.309    data0[20]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.313    25.622 r  clk_BUFG_inst_i_604/O
                         net (fo=1, routed)           0.000    25.622    clk_BUFG_inst_i_604_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.998 r  clk_BUFG_inst_i_470/CO[3]
                         net (fo=1, routed)           0.000    25.998    clk_BUFG_inst_i_470_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.115 r  clk_BUFG_inst_i_325/CO[3]
                         net (fo=1, routed)           0.009    26.124    clk_BUFG_inst_i_325_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  clk_BUFG_inst_i_175/CO[3]
                         net (fo=1, routed)           0.000    26.241    clk_BUFG_inst_i_175_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  clk_BUFG_inst_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.358    clk_BUFG_inst_i_67_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.587 r  clk_BUFG_inst_i_61/CO[2]
                         net (fo=23, routed)          1.291    27.879    data0[19]
    SLICE_X13Y73         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  clk_BUFG_inst_i_600/O
                         net (fo=1, routed)           0.000    28.189    clk_BUFG_inst_i_600_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.590 r  clk_BUFG_inst_i_469/CO[3]
                         net (fo=1, routed)           0.000    28.590    clk_BUFG_inst_i_469_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.704 r  clk_BUFG_inst_i_324/CO[3]
                         net (fo=1, routed)           0.009    28.713    clk_BUFG_inst_i_324_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.827 r  clk_BUFG_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.827    clk_BUFG_inst_i_174_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.941 r  clk_BUFG_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.941    clk_BUFG_inst_i_66_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.169 r  clk_BUFG_inst_i_24/CO[2]
                         net (fo=24, routed)          1.154    30.323    data0[18]
    SLICE_X12Y73         LUT3 (Prop_lut3_I0_O)        0.313    30.636 r  clk_BUFG_inst_i_608/O
                         net (fo=1, routed)           0.000    30.636    clk_BUFG_inst_i_608_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.012 r  clk_BUFG_inst_i_479/CO[3]
                         net (fo=1, routed)           0.000    31.012    clk_BUFG_inst_i_479_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.129 r  clk_BUFG_inst_i_334/CO[3]
                         net (fo=1, routed)           0.009    31.138    clk_BUFG_inst_i_334_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.255 r  clk_BUFG_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    31.255    clk_BUFG_inst_i_187_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.372 r  clk_BUFG_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.372    clk_BUFG_inst_i_72_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.601 r  clk_BUFG_inst_i_26/CO[2]
                         net (fo=23, routed)          1.474    33.075    data0[17]
    SLICE_X11Y75         LUT3 (Prop_lut3_I0_O)        0.310    33.385 r  clk_BUFG_inst_i_487/O
                         net (fo=1, routed)           0.000    33.385    clk_BUFG_inst_i_487_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.935 r  clk_BUFG_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000    33.935    clk_BUFG_inst_i_339_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  clk_BUFG_inst_i_192/CO[3]
                         net (fo=1, routed)           0.000    34.049    clk_BUFG_inst_i_192_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.163 r  clk_BUFG_inst_i_76/CO[3]
                         net (fo=1, routed)           0.000    34.163    clk_BUFG_inst_i_76_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.391 r  clk_BUFG_inst_i_27/CO[2]
                         net (fo=23, routed)          1.286    35.677    data0[16]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.313    35.990 r  clk_BUFG_inst_i_617/O
                         net (fo=1, routed)           0.000    35.990    clk_BUFG_inst_i_617_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.391 r  clk_BUFG_inst_i_490/CO[3]
                         net (fo=1, routed)           0.000    36.391    clk_BUFG_inst_i_490_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  clk_BUFG_inst_i_345/CO[3]
                         net (fo=1, routed)           0.000    36.505    clk_BUFG_inst_i_345_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.619 r  clk_BUFG_inst_i_201/CO[3]
                         net (fo=1, routed)           0.000    36.619    clk_BUFG_inst_i_201_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  clk_BUFG_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    36.733    clk_BUFG_inst_i_82_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.961 r  clk_BUFG_inst_i_71/CO[2]
                         net (fo=23, routed)          1.123    38.083    data0[15]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.313    38.396 r  clk_BUFG_inst_i_616/O
                         net (fo=1, routed)           0.000    38.396    clk_BUFG_inst_i_616_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.946 r  clk_BUFG_inst_i_489/CO[3]
                         net (fo=1, routed)           0.000    38.946    clk_BUFG_inst_i_489_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  clk_BUFG_inst_i_344/CO[3]
                         net (fo=1, routed)           0.000    39.060    clk_BUFG_inst_i_344_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  clk_BUFG_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000    39.174    clk_BUFG_inst_i_200_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  clk_BUFG_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.288    clk_BUFG_inst_i_81_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.516 r  clk_BUFG_inst_i_29/CO[2]
                         net (fo=23, routed)          0.953    40.469    data0[14]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    41.253 r  clk_BUFG_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    41.253    clk_BUFG_inst_i_500_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.370 r  clk_BUFG_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.370    clk_BUFG_inst_i_355_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.487 r  clk_BUFG_inst_i_211/CO[3]
                         net (fo=1, routed)           0.000    41.487    clk_BUFG_inst_i_211_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.604 r  clk_BUFG_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000    41.604    clk_BUFG_inst_i_87_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.833 r  clk_BUFG_inst_i_80/CO[2]
                         net (fo=24, routed)          1.513    43.346    data0[13]
    SLICE_X10Y69         LUT2 (Prop_lut2_I1_O)        0.310    43.656 r  clk_BUFG_inst_i_623/O
                         net (fo=1, routed)           0.000    43.656    clk_BUFG_inst_i_623_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.189 r  clk_BUFG_inst_i_499/CO[3]
                         net (fo=1, routed)           0.000    44.189    clk_BUFG_inst_i_499_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.306 r  clk_BUFG_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    44.306    clk_BUFG_inst_i_354_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.423 r  clk_BUFG_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    44.423    clk_BUFG_inst_i_210_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.540 r  clk_BUFG_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.540    clk_BUFG_inst_i_86_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.769 r  clk_BUFG_inst_i_30/CO[2]
                         net (fo=24, routed)          1.255    46.023    data0[12]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.310    46.333 r  clk_BUFG_inst_i_397/O
                         net (fo=1, routed)           0.000    46.333    clk_BUFG_inst_i_397_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.866 r  clk_BUFG_inst_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.866    clk_BUFG_inst_i_249_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.983 r  clk_BUFG_inst_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.983    clk_BUFG_inst_i_120_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.212 r  clk_BUFG_inst_i_114/CO[2]
                         net (fo=24, routed)          1.196    48.408    data0[11]
    SLICE_X13Y69         LUT3 (Prop_lut3_I0_O)        0.310    48.718 r  clk_BUFG_inst_i_533/O
                         net (fo=1, routed)           0.000    48.718    clk_BUFG_inst_i_533_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.268 r  clk_BUFG_inst_i_385/CO[3]
                         net (fo=1, routed)           0.000    49.268    clk_BUFG_inst_i_385_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.382 r  clk_BUFG_inst_i_244/CO[3]
                         net (fo=1, routed)           0.000    49.382    clk_BUFG_inst_i_244_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.496 r  clk_BUFG_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    49.496    clk_BUFG_inst_i_116_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.724 r  clk_BUFG_inst_i_42/CO[2]
                         net (fo=24, routed)          1.541    51.266    data0[10]
    SLICE_X14Y68         LUT2 (Prop_lut2_I1_O)        0.313    51.579 r  clk_BUFG_inst_i_630/O
                         net (fo=1, routed)           0.000    51.579    clk_BUFG_inst_i_630_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.112 r  clk_BUFG_inst_i_524/CO[3]
                         net (fo=1, routed)           0.000    52.112    clk_BUFG_inst_i_524_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.229 r  clk_BUFG_inst_i_384/CO[3]
                         net (fo=1, routed)           0.000    52.229    clk_BUFG_inst_i_384_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.346 r  clk_BUFG_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    52.346    clk_BUFG_inst_i_243_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.463 r  clk_BUFG_inst_i_115/CO[3]
                         net (fo=1, routed)           0.000    52.463    clk_BUFG_inst_i_115_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.692 r  clk_BUFG_inst_i_41/CO[2]
                         net (fo=23, routed)          1.430    54.122    data0[9]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.310    54.432 r  clk_BUFG_inst_i_547/O
                         net (fo=1, routed)           0.000    54.432    clk_BUFG_inst_i_547_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.964 r  clk_BUFG_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.964    clk_BUFG_inst_i_408_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.078 r  clk_BUFG_inst_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.078    clk_BUFG_inst_i_266_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.192 r  clk_BUFG_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    55.192    clk_BUFG_inst_i_126_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.420 r  clk_BUFG_inst_i_44/CO[2]
                         net (fo=24, routed)          1.394    56.813    data0[8]
    SLICE_X8Y64          LUT3 (Prop_lut3_I0_O)        0.313    57.126 r  clk_BUFG_inst_i_660/O
                         net (fo=1, routed)           0.000    57.126    clk_BUFG_inst_i_660_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    57.506 r  clk_BUFG_inst_i_564/CO[3]
                         net (fo=1, routed)           0.000    57.506    clk_BUFG_inst_i_564_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.623 r  clk_BUFG_inst_i_429/CO[3]
                         net (fo=1, routed)           0.000    57.623    clk_BUFG_inst_i_429_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.740 r  clk_BUFG_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    57.740    clk_BUFG_inst_i_399_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.857 r  clk_BUFG_inst_i_259/CO[3]
                         net (fo=1, routed)           0.000    57.857    clk_BUFG_inst_i_259_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.086 r  clk_BUFG_inst_i_125/CO[2]
                         net (fo=24, routed)          1.874    59.961    data0[7]
    SLICE_X7Y64          LUT2 (Prop_lut2_I1_O)        0.310    60.271 r  clk_BUFG_inst_i_657/O
                         net (fo=1, routed)           0.000    60.271    clk_BUFG_inst_i_657_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  clk_BUFG_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    60.821    clk_BUFG_inst_i_559_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  clk_BUFG_inst_i_424/CO[3]
                         net (fo=1, routed)           0.000    60.935    clk_BUFG_inst_i_424_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  clk_BUFG_inst_i_285/CO[3]
                         net (fo=1, routed)           0.000    61.049    clk_BUFG_inst_i_285_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  clk_BUFG_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000    61.163    clk_BUFG_inst_i_258_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.391 r  clk_BUFG_inst_i_124/CO[2]
                         net (fo=24, routed)          1.226    62.617    data0[6]
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.313    62.930 r  clk_BUFG_inst_i_653/O
                         net (fo=1, routed)           0.000    62.930    clk_BUFG_inst_i_653_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.463 r  clk_BUFG_inst_i_554/CO[3]
                         net (fo=1, routed)           0.000    63.463    clk_BUFG_inst_i_554_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.580 r  clk_BUFG_inst_i_419/CO[3]
                         net (fo=1, routed)           0.000    63.580    clk_BUFG_inst_i_419_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.697 r  clk_BUFG_inst_i_280/CO[3]
                         net (fo=1, routed)           0.000    63.697    clk_BUFG_inst_i_280_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.814 r  clk_BUFG_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.814    clk_BUFG_inst_i_136_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.043 r  clk_BUFG_inst_i_130/CO[2]
                         net (fo=24, routed)          1.429    65.472    data0[5]
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.310    65.782 r  clk_BUFG_inst_i_420/O
                         net (fo=1, routed)           0.000    65.782    clk_BUFG_inst_i_420_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.183 r  clk_BUFG_inst_i_275/CO[3]
                         net (fo=1, routed)           0.000    66.183    clk_BUFG_inst_i_275_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.297 r  clk_BUFG_inst_i_132/CO[3]
                         net (fo=1, routed)           0.000    66.297    clk_BUFG_inst_i_132_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.525 r  clk_BUFG_inst_i_47/CO[2]
                         net (fo=24, routed)          1.258    67.783    data0[4]
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.313    68.096 r  clk_BUFG_inst_i_550/O
                         net (fo=1, routed)           0.000    68.096    clk_BUFG_inst_i_550_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    68.497 r  clk_BUFG_inst_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.497    clk_BUFG_inst_i_413_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.611 r  clk_BUFG_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    68.611    clk_BUFG_inst_i_274_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.725 r  clk_BUFG_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    68.725    clk_BUFG_inst_i_131_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    68.953 r  clk_BUFG_inst_i_46/CO[2]
                         net (fo=24, routed)          1.082    70.035    data0[3]
    SLICE_X5Y66          LUT2 (Prop_lut2_I1_O)        0.313    70.348 r  clk_BUFG_inst_i_670/O
                         net (fo=1, routed)           0.000    70.348    clk_BUFG_inst_i_670_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.898 r  clk_BUFG_inst_i_578/CO[3]
                         net (fo=1, routed)           0.000    70.898    clk_BUFG_inst_i_578_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.012 r  clk_BUFG_inst_i_439/CO[3]
                         net (fo=1, routed)           0.000    71.012    clk_BUFG_inst_i_439_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.126 r  clk_BUFG_inst_i_294/CO[3]
                         net (fo=1, routed)           0.000    71.126    clk_BUFG_inst_i_294_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.240 r  clk_BUFG_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    71.240    clk_BUFG_inst_i_141_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.468 r  clk_BUFG_inst_i_49/CO[2]
                         net (fo=24, routed)          1.080    72.548    data0[2]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.313    72.861 r  clk_BUFG_inst_i_677/O
                         net (fo=1, routed)           0.000    72.861    clk_BUFG_inst_i_677_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    73.237 r  clk_BUFG_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    73.237    clk_BUFG_inst_i_662_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.354 r  clk_BUFG_inst_i_573/CO[3]
                         net (fo=1, routed)           0.000    73.354    clk_BUFG_inst_i_573_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.471 r  clk_BUFG_inst_i_434/CO[3]
                         net (fo=1, routed)           0.000    73.471    clk_BUFG_inst_i_434_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.588 r  clk_BUFG_inst_i_290/CO[3]
                         net (fo=1, routed)           0.000    73.588    clk_BUFG_inst_i_290_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    73.817 r  clk_BUFG_inst_i_140/CO[2]
                         net (fo=24, routed)          1.216    75.033    data0[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.310    75.343 r  clk_BUFG_inst_i_672/O
                         net (fo=1, routed)           0.000    75.343    clk_BUFG_inst_i_672_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.744 r  clk_BUFG_inst_i_583/CO[3]
                         net (fo=1, routed)           0.000    75.744    clk_BUFG_inst_i_583_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.858 r  clk_BUFG_inst_i_444/CO[3]
                         net (fo=1, routed)           0.000    75.858    clk_BUFG_inst_i_444_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.972 r  clk_BUFG_inst_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.972    clk_BUFG_inst_i_299_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.086 r  clk_BUFG_inst_i_145/CO[3]
                         net (fo=1, routed)           0.000    76.086    clk_BUFG_inst_i_145_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.243 r  clk_BUFG_inst_i_50/CO[1]
                         net (fo=3, routed)           1.374    77.617    data0[0]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    77.946 r  clk_div_counter[0]_i_42/O
                         net (fo=1, routed)           0.000    77.946    clk_div_counter[0]_i_42_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.459 r  clk_div_counter_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.459    clk_div_counter_reg[0]_i_26_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.576 r  clk_div_counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    78.576    clk_div_counter_reg[0]_i_17_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.693 r  clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    78.693    clk_div_counter_reg[0]_i_8_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.810 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          1.146    79.956    load
    SLICE_X4Y70          LUT2 (Prop_lut2_I1_O)        0.124    80.080 r  clk_div_counter[0]_i_6/O
                         net (fo=1, routed)           0.000    80.080    clk_div_counter[0]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.612 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.612    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.726 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.726    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.840 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.840    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.954 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.954    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.068 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    81.077    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    81.390 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    81.390    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.586     5.009    clk_i_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  clk_div_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.618ns (36.590%)  route 1.071ns (63.410%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.296     1.581    load
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.626 r  clk_div_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.626    clk_div_counter[8]_i_2_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.689 r  clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.689    clk_div_counter_reg[8]_i_1_n_4
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[11]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.620ns (36.708%)  route 1.069ns (63.292%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.294     1.579    load
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.624 r  clk_div_counter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.624    clk_div_counter[8]_i_4_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.689 r  clk_div_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.689    clk_div_counter_reg[8]_i_1_n_6
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[9]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.620ns (36.684%)  route 1.070ns (63.316%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.295     1.580    load
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.625 r  clk_div_counter[12]_i_4/O
                         net (fo=1, routed)           0.000     1.625    clk_div_counter[12]_i_4_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.690 r  clk_div_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.690    clk_div_counter_reg[12]_i_1_n_6
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.024    clk_i_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[13]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.618ns (36.566%)  route 1.072ns (63.434%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.297     1.582    load
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.627 r  clk_div_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.627    clk_div_counter[12]_i_2_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.690 r  clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.690    clk_div_counter_reg[12]_i_1_n_4
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.024    clk_i_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[15]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.621ns (36.727%)  route 1.070ns (63.273%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.295     1.580    load
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.625 r  clk_div_counter[8]_i_3/O
                         net (fo=1, routed)           0.000     1.625    clk_div_counter[8]_i_3_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.691 r  clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.691    clk_div_counter_reg[8]_i_1_n_5
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.621ns (36.703%)  route 1.071ns (63.297%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.296     1.581    load
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.626 r  clk_div_counter[12]_i_3/O
                         net (fo=1, routed)           0.000     1.626    clk_div_counter[12]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.692 r  clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.692    clk_div_counter_reg[12]_i_1_n_5
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.024    clk_i_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[14]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.625ns (36.873%)  route 1.070ns (63.127%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.295     1.580    load
    SLICE_X4Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.625 r  clk_div_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.625    clk_div_counter[8]_i_5_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.695 r  clk_div_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.695    clk_div_counter_reg[8]_i_1_n_7
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  clk_div_counter_reg[8]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.625ns (36.849%)  route 1.071ns (63.151%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.296     1.581    load
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.626 r  clk_div_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.626    clk_div_counter[12]_i_5_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.696 r  clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.696    clk_div_counter_reg[12]_i_1_n_7
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.024    clk_i_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  clk_div_counter_reg[12]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.620ns (35.780%)  route 1.113ns (64.220%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.337     1.623    load
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.668 r  clk_div_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     1.668    clk_div_counter[4]_i_4_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.733 r  clk_div_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.733    clk_div_counter_reg[4]_i_1_n_6
    SLICE_X4Y71          FDCE                                         r  clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.027    clk_i_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.618ns (35.665%)  route 1.115ns (64.335%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.616    sw_IBUF[3]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.045     0.661 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.135     0.796    counter[0]_i_3_n_0
    SLICE_X1Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.841 f  clk_BUFG_inst_i_11/O
                         net (fo=52, routed)          0.269     1.110    delay_value[29]
    SLICE_X6Y73          LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  clk_div_counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.158    clk_div_counter[0]_i_12_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.285 f  clk_div_counter_reg[0]_i_7/CO[3]
                         net (fo=33, routed)          0.339     1.625    load
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.670 r  clk_div_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.670    clk_div_counter[4]_i_2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.733 r  clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.733    clk_div_counter_reg[4]_i_1_n_4
    SLICE_X4Y71          FDCE                                         r  clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.027    clk_i_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  clk_div_counter_reg[7]/C





