ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB153:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM7/Core/Src/main.c **** 
  23:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/main.c **** 
  26:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/main.c **** 
  28:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM7/Core/Src/main.c **** 
  31:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM7/Core/Src/main.c **** 
  36:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM7/Core/Src/main.c **** #endif
  39:../../CM7/Core/Src/main.c **** 
  40:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM7/Core/Src/main.c **** 
  42:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM7/Core/Src/main.c **** 
  45:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM7/Core/Src/main.c **** 
  47:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM7/Core/Src/main.c **** 
  49:../../CM7/Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:../../CM7/Core/Src/main.c **** 
  51:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  52:../../CM7/Core/Src/main.c **** 
  53:../../CM7/Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Definitions for defaultTask */
  56:../../CM7/Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  57:../../CM7/Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  58:../../CM7/Core/Src/main.c ****   .name = "defaultTask",
  59:../../CM7/Core/Src/main.c ****   .stack_size = 128 * 4,
  60:../../CM7/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  61:../../CM7/Core/Src/main.c **** };
  62:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:../../CM7/Core/Src/main.c **** 
  64:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  68:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  69:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  70:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  71:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void);
  72:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument);
  73:../../CM7/Core/Src/main.c **** 
  74:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  77:../../CM7/Core/Src/main.c **** 
  78:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:../../CM7/Core/Src/main.c **** 
  81:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  82:../../CM7/Core/Src/main.c **** 
  83:../../CM7/Core/Src/main.c **** /**
  84:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  85:../../CM7/Core/Src/main.c ****   * @retval int
  86:../../CM7/Core/Src/main.c ****   */
  87:../../CM7/Core/Src/main.c **** int main(void)
  88:../../CM7/Core/Src/main.c **** {
  89:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 3


  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  92:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  93:../../CM7/Core/Src/main.c ****   int32_t timeout;
  94:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  95:../../CM7/Core/Src/main.c **** 
  96:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  97:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  98:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  99:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 100:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 101:../../CM7/Core/Src/main.c ****   {
 102:../../CM7/Core/Src/main.c ****   Error_Handler();
 103:../../CM7/Core/Src/main.c ****   }
 104:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 105:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:../../CM7/Core/Src/main.c **** 
 107:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:../../CM7/Core/Src/main.c ****   HAL_Init();
 109:../../CM7/Core/Src/main.c **** 
 110:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:../../CM7/Core/Src/main.c **** 
 112:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 113:../../CM7/Core/Src/main.c **** 
 114:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 115:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 116:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 117:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 118:../../CM7/Core/Src/main.c **** HSEM notification */
 119:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 120:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 122:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 123:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 124:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 125:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 126:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 127:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 128:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 129:../../CM7/Core/Src/main.c **** {
 130:../../CM7/Core/Src/main.c **** Error_Handler();
 131:../../CM7/Core/Src/main.c **** }
 132:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 133:../../CM7/Core/Src/main.c **** 
 134:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 137:../../CM7/Core/Src/main.c **** 
 138:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 139:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 140:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 141:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 142:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 143:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 144:../../CM7/Core/Src/main.c **** 
 145:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 146:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 4


 147:../../CM7/Core/Src/main.c ****   /* Init scheduler */
 148:../../CM7/Core/Src/main.c ****   osKernelInitialize();
 149:../../CM7/Core/Src/main.c **** 
 150:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 151:../../CM7/Core/Src/main.c ****   /* add mutexes, ... */
 152:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 155:../../CM7/Core/Src/main.c ****   /* add semaphores, ... */
 156:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 159:../../CM7/Core/Src/main.c ****   /* start timers, add new ones, ... */
 160:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 161:../../CM7/Core/Src/main.c **** 
 162:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 163:../../CM7/Core/Src/main.c ****   /* add queues, ... */
 164:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 165:../../CM7/Core/Src/main.c **** 
 166:../../CM7/Core/Src/main.c ****   /* Create the thread(s) */
 167:../../CM7/Core/Src/main.c ****   /* creation of defaultTask */
 168:../../CM7/Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 169:../../CM7/Core/Src/main.c **** 
 170:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 171:../../CM7/Core/Src/main.c ****   /* add threads, ... */
 172:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 173:../../CM7/Core/Src/main.c **** 
 174:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 175:../../CM7/Core/Src/main.c ****   /* add events, ... */
 176:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 177:../../CM7/Core/Src/main.c **** 
 178:../../CM7/Core/Src/main.c ****   /* Start scheduler */
 179:../../CM7/Core/Src/main.c ****   osKernelStart();
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 182:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 183:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 184:../../CM7/Core/Src/main.c ****   while (1)
 185:../../CM7/Core/Src/main.c ****   {
 186:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 187:../../CM7/Core/Src/main.c **** 
 188:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 189:../../CM7/Core/Src/main.c ****   }
 190:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 191:../../CM7/Core/Src/main.c **** }
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c **** /**
 194:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 195:../../CM7/Core/Src/main.c ****   * @retval None
 196:../../CM7/Core/Src/main.c ****   */
 197:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 198:../../CM7/Core/Src/main.c **** {
 199:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 201:../../CM7/Core/Src/main.c **** 
 202:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 203:../../CM7/Core/Src/main.c ****   */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 5


 204:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 205:../../CM7/Core/Src/main.c **** 
 206:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 207:../../CM7/Core/Src/main.c ****   */
 208:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 209:../../CM7/Core/Src/main.c **** 
 210:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 211:../../CM7/Core/Src/main.c **** 
 212:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 213:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 214:../../CM7/Core/Src/main.c ****   */
 215:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 216:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 219:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 220:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 221:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 222:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 223:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 224:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 225:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 226:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 227:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 228:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 229:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 230:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 231:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 232:../../CM7/Core/Src/main.c ****   {
 233:../../CM7/Core/Src/main.c ****     Error_Handler();
 234:../../CM7/Core/Src/main.c ****   }
 235:../../CM7/Core/Src/main.c **** 
 236:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 237:../../CM7/Core/Src/main.c ****   */
 238:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 239:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 240:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 241:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 242:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 243:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 244:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 245:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 246:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 247:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 248:../../CM7/Core/Src/main.c **** 
 249:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 250:../../CM7/Core/Src/main.c ****   {
 251:../../CM7/Core/Src/main.c ****     Error_Handler();
 252:../../CM7/Core/Src/main.c ****   }
 253:../../CM7/Core/Src/main.c **** }
 254:../../CM7/Core/Src/main.c **** 
 255:../../CM7/Core/Src/main.c **** /**
 256:../../CM7/Core/Src/main.c ****   * @brief RTC Initialization Function
 257:../../CM7/Core/Src/main.c ****   * @param None
 258:../../CM7/Core/Src/main.c ****   * @retval None
 259:../../CM7/Core/Src/main.c ****   */
 260:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void)
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 6


 261:../../CM7/Core/Src/main.c **** {
 262:../../CM7/Core/Src/main.c **** 
 263:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 264:../../CM7/Core/Src/main.c **** 
 265:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 266:../../CM7/Core/Src/main.c **** 
 267:../../CM7/Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 268:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 269:../../CM7/Core/Src/main.c **** 
 270:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 273:../../CM7/Core/Src/main.c **** 
 274:../../CM7/Core/Src/main.c ****   /** Initialize RTC Only
 275:../../CM7/Core/Src/main.c ****   */
 276:../../CM7/Core/Src/main.c ****   hrtc.Instance = RTC;
 277:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 278:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 279:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 280:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 281:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 282:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 283:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 284:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 285:../../CM7/Core/Src/main.c ****   {
 286:../../CM7/Core/Src/main.c ****     Error_Handler();
 287:../../CM7/Core/Src/main.c ****   }
 288:../../CM7/Core/Src/main.c **** 
 289:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 290:../../CM7/Core/Src/main.c **** 
 291:../../CM7/Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 292:../../CM7/Core/Src/main.c **** 
 293:../../CM7/Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 294:../../CM7/Core/Src/main.c ****   */
 295:../../CM7/Core/Src/main.c ****   sTime.Hours = 0x0;
 296:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 297:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 298:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 299:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 300:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 301:../../CM7/Core/Src/main.c ****   {
 302:../../CM7/Core/Src/main.c ****     Error_Handler();
 303:../../CM7/Core/Src/main.c ****   }
 304:../../CM7/Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 305:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 306:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 307:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 308:../../CM7/Core/Src/main.c **** 
 309:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 310:../../CM7/Core/Src/main.c ****   {
 311:../../CM7/Core/Src/main.c ****     Error_Handler();
 312:../../CM7/Core/Src/main.c ****   }
 313:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 314:../../CM7/Core/Src/main.c **** 
 315:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 316:../../CM7/Core/Src/main.c **** 
 317:../../CM7/Core/Src/main.c **** }
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 7


 318:../../CM7/Core/Src/main.c **** 
 319:../../CM7/Core/Src/main.c **** /**
 320:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 321:../../CM7/Core/Src/main.c ****   * @param None
 322:../../CM7/Core/Src/main.c ****   * @retval None
 323:../../CM7/Core/Src/main.c ****   */
 324:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 325:../../CM7/Core/Src/main.c **** {
 326:../../CM7/Core/Src/main.c **** 
 327:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 328:../../CM7/Core/Src/main.c **** 
 329:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 330:../../CM7/Core/Src/main.c **** 
 331:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 332:../../CM7/Core/Src/main.c **** 
 333:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 334:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 335:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 336:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 337:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 338:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 339:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 340:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 341:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 342:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 343:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 344:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 345:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 346:../../CM7/Core/Src/main.c ****   {
 347:../../CM7/Core/Src/main.c ****     Error_Handler();
 348:../../CM7/Core/Src/main.c ****   }
 349:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 350:../../CM7/Core/Src/main.c ****   {
 351:../../CM7/Core/Src/main.c ****     Error_Handler();
 352:../../CM7/Core/Src/main.c ****   }
 353:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 354:../../CM7/Core/Src/main.c ****   {
 355:../../CM7/Core/Src/main.c ****     Error_Handler();
 356:../../CM7/Core/Src/main.c ****   }
 357:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 358:../../CM7/Core/Src/main.c ****   {
 359:../../CM7/Core/Src/main.c ****     Error_Handler();
 360:../../CM7/Core/Src/main.c ****   }
 361:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 362:../../CM7/Core/Src/main.c **** 
 363:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 364:../../CM7/Core/Src/main.c **** 
 365:../../CM7/Core/Src/main.c **** }
 366:../../CM7/Core/Src/main.c **** 
 367:../../CM7/Core/Src/main.c **** /**
 368:../../CM7/Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 369:../../CM7/Core/Src/main.c ****   * @param None
 370:../../CM7/Core/Src/main.c ****   * @retval None
 371:../../CM7/Core/Src/main.c ****   */
 372:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 373:../../CM7/Core/Src/main.c **** {
 374:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 8


 375:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 376:../../CM7/Core/Src/main.c **** 
 377:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 378:../../CM7/Core/Src/main.c **** 
 379:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 380:../../CM7/Core/Src/main.c **** 
 381:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 382:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 383:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 384:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 385:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 386:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 387:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 388:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 389:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 390:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 391:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 392:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 393:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 394:../../CM7/Core/Src/main.c ****   {
 395:../../CM7/Core/Src/main.c ****     Error_Handler();
 396:../../CM7/Core/Src/main.c ****   }
 397:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 398:../../CM7/Core/Src/main.c **** 
 399:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 400:../../CM7/Core/Src/main.c **** 
 401:../../CM7/Core/Src/main.c **** }
 402:../../CM7/Core/Src/main.c **** 
 403:../../CM7/Core/Src/main.c **** /**
 404:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 405:../../CM7/Core/Src/main.c ****   * @param None
 406:../../CM7/Core/Src/main.c ****   * @retval None
 407:../../CM7/Core/Src/main.c ****   */
 408:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 409:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 409 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
 410:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 410 3 view .LVU1
  41              		.loc 1 410 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 9


 411:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 412:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 413:../../CM7/Core/Src/main.c **** 
 414:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 415:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 415 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 415 3 view .LVU4
  51              		.loc 1 415 3 view .LVU5
  52 0010 264B     		ldr	r3, .L3
  53 0012 D3F8E020 		ldr	r2, [r3, #224]
  54 0016 42F00402 		orr	r2, r2, #4
  55 001a C3F8E020 		str	r2, [r3, #224]
  56              		.loc 1 415 3 view .LVU6
  57 001e D3F8E020 		ldr	r2, [r3, #224]
  58 0022 02F00402 		and	r2, r2, #4
  59 0026 0092     		str	r2, [sp]
  60              		.loc 1 415 3 view .LVU7
  61 0028 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 415 3 view .LVU8
 416:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 416 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 416 3 view .LVU10
  67              		.loc 1 416 3 view .LVU11
  68 002a D3F8E020 		ldr	r2, [r3, #224]
  69 002e 42F08002 		orr	r2, r2, #128
  70 0032 C3F8E020 		str	r2, [r3, #224]
  71              		.loc 1 416 3 view .LVU12
  72 0036 D3F8E020 		ldr	r2, [r3, #224]
  73 003a 02F08002 		and	r2, r2, #128
  74 003e 0192     		str	r2, [sp, #4]
  75              		.loc 1 416 3 view .LVU13
  76 0040 019A     		ldr	r2, [sp, #4]
  77              	.LBE5:
  78              		.loc 1 416 3 view .LVU14
 417:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 417 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 417 3 view .LVU16
  82              		.loc 1 417 3 view .LVU17
  83 0042 D3F8E020 		ldr	r2, [r3, #224]
  84 0046 42F00202 		orr	r2, r2, #2
  85 004a C3F8E020 		str	r2, [r3, #224]
  86              		.loc 1 417 3 view .LVU18
  87 004e D3F8E020 		ldr	r2, [r3, #224]
  88 0052 02F00202 		and	r2, r2, #2
  89 0056 0292     		str	r2, [sp, #8]
  90              		.loc 1 417 3 view .LVU19
  91 0058 029A     		ldr	r2, [sp, #8]
  92              	.LBE6:
  93              		.loc 1 417 3 view .LVU20
 418:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  94              		.loc 1 418 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 418 3 view .LVU22
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 10


  97              		.loc 1 418 3 view .LVU23
  98 005a D3F8E020 		ldr	r2, [r3, #224]
  99 005e 42F00802 		orr	r2, r2, #8
 100 0062 C3F8E020 		str	r2, [r3, #224]
 101              		.loc 1 418 3 view .LVU24
 102 0066 D3F8E020 		ldr	r2, [r3, #224]
 103 006a 02F00802 		and	r2, r2, #8
 104 006e 0392     		str	r2, [sp, #12]
 105              		.loc 1 418 3 view .LVU25
 106 0070 039A     		ldr	r2, [sp, #12]
 107              	.LBE7:
 108              		.loc 1 418 3 view .LVU26
 419:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 109              		.loc 1 419 3 view .LVU27
 110              	.LBB8:
 111              		.loc 1 419 3 view .LVU28
 112              		.loc 1 419 3 view .LVU29
 113 0072 D3F8E020 		ldr	r2, [r3, #224]
 114 0076 42F00102 		orr	r2, r2, #1
 115 007a C3F8E020 		str	r2, [r3, #224]
 116              		.loc 1 419 3 view .LVU30
 117 007e D3F8E030 		ldr	r3, [r3, #224]
 118 0082 03F00103 		and	r3, r3, #1
 119 0086 0493     		str	r3, [sp, #16]
 120              		.loc 1 419 3 view .LVU31
 121 0088 049B     		ldr	r3, [sp, #16]
 122              	.LBE8:
 123              		.loc 1 419 3 view .LVU32
 420:../../CM7/Core/Src/main.c **** 
 421:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 422:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 124              		.loc 1 422 3 view .LVU33
 125 008a 094D     		ldr	r5, .L3+4
 126 008c 2246     		mov	r2, r4
 127 008e 0121     		movs	r1, #1
 128 0090 2846     		mov	r0, r5
 129 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 130              	.LVL0:
 423:../../CM7/Core/Src/main.c **** 
 424:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LD1_Pin */
 425:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin;
 131              		.loc 1 425 3 view .LVU34
 132              		.loc 1 425 23 is_stmt 0 view .LVU35
 133 0096 0123     		movs	r3, #1
 134 0098 0593     		str	r3, [sp, #20]
 426:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 426 3 is_stmt 1 view .LVU36
 136              		.loc 1 426 24 is_stmt 0 view .LVU37
 137 009a 0693     		str	r3, [sp, #24]
 427:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 427 3 is_stmt 1 view .LVU38
 139              		.loc 1 427 24 is_stmt 0 view .LVU39
 140 009c 0794     		str	r4, [sp, #28]
 428:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 428 3 is_stmt 1 view .LVU40
 142              		.loc 1 428 25 is_stmt 0 view .LVU41
 143 009e 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 11


 429:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 144              		.loc 1 429 3 is_stmt 1 view .LVU42
 145 00a0 05A9     		add	r1, sp, #20
 146 00a2 2846     		mov	r0, r5
 147 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL1:
 430:../../CM7/Core/Src/main.c **** 
 431:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 432:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 433:../../CM7/Core/Src/main.c **** }
 149              		.loc 1 433 1 is_stmt 0 view .LVU43
 150 00a8 0BB0     		add	sp, sp, #44
 151              	.LCFI2:
 152              		.cfi_def_cfa_offset 12
 153              		@ sp needed
 154 00aa 30BD     		pop	{r4, r5, pc}
 155              	.L4:
 156              		.align	2
 157              	.L3:
 158 00ac 00440258 		.word	1476543488
 159 00b0 00040258 		.word	1476527104
 160              		.cfi_endproc
 161              	.LFE153:
 163              		.section	.text.StartDefaultTask,"ax",%progbits
 164              		.align	1
 165              		.global	StartDefaultTask
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	StartDefaultTask:
 171              	.LFB154:
 434:../../CM7/Core/Src/main.c **** 
 435:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 436:../../CM7/Core/Src/main.c **** 
 437:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 438:../../CM7/Core/Src/main.c **** 
 439:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 440:../../CM7/Core/Src/main.c **** /**
 441:../../CM7/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 442:../../CM7/Core/Src/main.c ****   * @param  argument: Not used
 443:../../CM7/Core/Src/main.c ****   * @retval None
 444:../../CM7/Core/Src/main.c ****   */
 445:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 446:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument)
 447:../../CM7/Core/Src/main.c **** {
 172              		.loc 1 447 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ Volatile: function does not return.
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              	.LVL2:
 178              		.loc 1 447 1 is_stmt 0 view .LVU45
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI3:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 12


 184              	.LVL3:
 185              	.L6:
 448:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 449:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 450:../../CM7/Core/Src/main.c ****   for(;;)
 186              		.loc 1 450 3 is_stmt 1 discriminator 1 view .LVU46
 451:../../CM7/Core/Src/main.c ****   {
 452:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 187              		.loc 1 452 5 discriminator 1 view .LVU47
 188 0002 0A4C     		ldr	r4, .L8
 189 0004 0122     		movs	r2, #1
 190 0006 1146     		mov	r1, r2
 191 0008 2046     		mov	r0, r4
 192 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL4:
 453:../../CM7/Core/Src/main.c ****     osDelay(1000);
 194              		.loc 1 453 5 discriminator 1 view .LVU48
 195 000e 4FF47A70 		mov	r0, #1000
 196 0012 FFF7FEFF 		bl	osDelay
 197              	.LVL5:
 454:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 198              		.loc 1 454 5 discriminator 1 view .LVU49
 199 0016 0022     		movs	r2, #0
 200 0018 0121     		movs	r1, #1
 201 001a 2046     		mov	r0, r4
 202 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL6:
 455:../../CM7/Core/Src/main.c ****     osDelay(1000);
 204              		.loc 1 455 5 discriminator 1 view .LVU50
 205 0020 4FF47A70 		mov	r0, #1000
 206 0024 FFF7FEFF 		bl	osDelay
 207              	.LVL7:
 450:../../CM7/Core/Src/main.c ****   {
 208              		.loc 1 450 3 discriminator 1 view .LVU51
 209 0028 EBE7     		b	.L6
 210              	.L9:
 211 002a 00BF     		.align	2
 212              	.L8:
 213 002c 00040258 		.word	1476527104
 214              		.cfi_endproc
 215              	.LFE154:
 217              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 218              		.align	1
 219              		.global	HAL_TIM_PeriodElapsedCallback
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	HAL_TIM_PeriodElapsedCallback:
 225              	.LVL8:
 226              	.LFB155:
 456:../../CM7/Core/Src/main.c ****   }
 457:../../CM7/Core/Src/main.c ****   /* USER CODE END 5 */
 458:../../CM7/Core/Src/main.c **** }
 459:../../CM7/Core/Src/main.c **** 
 460:../../CM7/Core/Src/main.c **** /**
 461:../../CM7/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 462:../../CM7/Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 13


 463:../../CM7/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 464:../../CM7/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 465:../../CM7/Core/Src/main.c ****   * @param  htim : TIM handle
 466:../../CM7/Core/Src/main.c ****   * @retval None
 467:../../CM7/Core/Src/main.c ****   */
 468:../../CM7/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 469:../../CM7/Core/Src/main.c **** {
 227              		.loc 1 469 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 469 1 is_stmt 0 view .LVU53
 232 0000 08B5     		push	{r3, lr}
 233              	.LCFI4:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
 470:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 471:../../CM7/Core/Src/main.c **** 
 472:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 473:../../CM7/Core/Src/main.c ****   if (htim->Instance == TIM1) {
 237              		.loc 1 473 3 is_stmt 1 view .LVU54
 238              		.loc 1 473 11 is_stmt 0 view .LVU55
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 473 6 view .LVU56
 241 0004 034B     		ldr	r3, .L14
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L13
 244              	.LVL9:
 245              	.L10:
 474:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 475:../../CM7/Core/Src/main.c ****   }
 476:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 477:../../CM7/Core/Src/main.c **** 
 478:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 479:../../CM7/Core/Src/main.c **** }
 246              		.loc 1 479 1 view .LVU57
 247 000a 08BD     		pop	{r3, pc}
 248              	.LVL10:
 249              	.L13:
 474:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 250              		.loc 1 474 5 is_stmt 1 view .LVU58
 251 000c FFF7FEFF 		bl	HAL_IncTick
 252              	.LVL11:
 253              		.loc 1 479 1 is_stmt 0 view .LVU59
 254 0010 FBE7     		b	.L10
 255              	.L15:
 256 0012 00BF     		.align	2
 257              	.L14:
 258 0014 00000140 		.word	1073807360
 259              		.cfi_endproc
 260              	.LFE155:
 262              		.section	.text.Error_Handler,"ax",%progbits
 263              		.align	1
 264              		.global	Error_Handler
 265              		.syntax unified
 266              		.thumb
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 14


 267              		.thumb_func
 269              	Error_Handler:
 270              	.LFB156:
 480:../../CM7/Core/Src/main.c **** 
 481:../../CM7/Core/Src/main.c **** /**
 482:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 483:../../CM7/Core/Src/main.c ****   * @retval None
 484:../../CM7/Core/Src/main.c ****   */
 485:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 486:../../CM7/Core/Src/main.c **** {
 271              		.loc 1 486 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ Volatile: function does not return.
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		@ link register save eliminated.
 487:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 488:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 489:../../CM7/Core/Src/main.c ****   __disable_irq();
 277              		.loc 1 489 3 view .LVU61
 278              	.LBB9:
 279              	.LBI9:
 280              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 15


  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 16


  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 17


 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 18


 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 281              		.loc 2 207 27 view .LVU62
 282              	.LBB10:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 283              		.loc 2 209 3 view .LVU63
 284              		.syntax unified
 285              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 286 0000 72B6     		cpsid i
 287              	@ 0 "" 2
 288              		.thumb
 289              		.syntax unified
 290              	.L17:
 291              	.LBE10:
 292              	.LBE9:
 490:../../CM7/Core/Src/main.c ****   while (1)
 293              		.loc 1 490 3 discriminator 1 view .LVU64
 491:../../CM7/Core/Src/main.c ****   {
 492:../../CM7/Core/Src/main.c ****   }
 294              		.loc 1 492 3 discriminator 1 view .LVU65
 490:../../CM7/Core/Src/main.c ****   while (1)
 295              		.loc 1 490 9 discriminator 1 view .LVU66
 296 0002 FEE7     		b	.L17
 297              		.cfi_endproc
 298              	.LFE156:
 300              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 301              		.align	1
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 306              	MX_USART3_UART_Init:
 307              	.LFB151:
 325:../../CM7/Core/Src/main.c **** 
 308              		.loc 1 325 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312 0000 08B5     		push	{r3, lr}
 313              	.LCFI5:
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 3, -8
 316              		.cfi_offset 14, -4
 334:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 317              		.loc 1 334 3 view .LVU68
 334:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 318              		.loc 1 334 19 is_stmt 0 view .LVU69
 319 0002 1548     		ldr	r0, .L28
 320 0004 154B     		ldr	r3, .L28+4
 321 0006 0360     		str	r3, [r0]
 335:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 322              		.loc 1 335 3 is_stmt 1 view .LVU70
 335:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 323              		.loc 1 335 24 is_stmt 0 view .LVU71
 324 0008 4FF4E133 		mov	r3, #115200
 325 000c 4360     		str	r3, [r0, #4]
 336:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 19


 326              		.loc 1 336 3 is_stmt 1 view .LVU72
 336:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 327              		.loc 1 336 26 is_stmt 0 view .LVU73
 328 000e 0023     		movs	r3, #0
 329 0010 8360     		str	r3, [r0, #8]
 337:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 330              		.loc 1 337 3 is_stmt 1 view .LVU74
 337:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 331              		.loc 1 337 24 is_stmt 0 view .LVU75
 332 0012 C360     		str	r3, [r0, #12]
 338:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 333              		.loc 1 338 3 is_stmt 1 view .LVU76
 338:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 334              		.loc 1 338 22 is_stmt 0 view .LVU77
 335 0014 0361     		str	r3, [r0, #16]
 339:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 336              		.loc 1 339 3 is_stmt 1 view .LVU78
 339:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 337              		.loc 1 339 20 is_stmt 0 view .LVU79
 338 0016 0C22     		movs	r2, #12
 339 0018 4261     		str	r2, [r0, #20]
 340:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 340              		.loc 1 340 3 is_stmt 1 view .LVU80
 340:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 341              		.loc 1 340 25 is_stmt 0 view .LVU81
 342 001a 8361     		str	r3, [r0, #24]
 341:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 343              		.loc 1 341 3 is_stmt 1 view .LVU82
 341:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 344              		.loc 1 341 28 is_stmt 0 view .LVU83
 345 001c C361     		str	r3, [r0, #28]
 342:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 346              		.loc 1 342 3 is_stmt 1 view .LVU84
 342:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 347              		.loc 1 342 30 is_stmt 0 view .LVU85
 348 001e 0362     		str	r3, [r0, #32]
 343:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 349              		.loc 1 343 3 is_stmt 1 view .LVU86
 343:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 350              		.loc 1 343 30 is_stmt 0 view .LVU87
 351 0020 4362     		str	r3, [r0, #36]
 344:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 352              		.loc 1 344 3 is_stmt 1 view .LVU88
 344:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 353              		.loc 1 344 38 is_stmt 0 view .LVU89
 354 0022 8362     		str	r3, [r0, #40]
 345:../../CM7/Core/Src/main.c ****   {
 355              		.loc 1 345 3 is_stmt 1 view .LVU90
 345:../../CM7/Core/Src/main.c ****   {
 356              		.loc 1 345 7 is_stmt 0 view .LVU91
 357 0024 FFF7FEFF 		bl	HAL_UART_Init
 358              	.LVL12:
 345:../../CM7/Core/Src/main.c ****   {
 359              		.loc 1 345 6 view .LVU92
 360 0028 70B9     		cbnz	r0, .L24
 349:../../CM7/Core/Src/main.c ****   {
 361              		.loc 1 349 3 is_stmt 1 view .LVU93
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 20


 349:../../CM7/Core/Src/main.c ****   {
 362              		.loc 1 349 7 is_stmt 0 view .LVU94
 363 002a 0021     		movs	r1, #0
 364 002c 0A48     		ldr	r0, .L28
 365 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 366              	.LVL13:
 349:../../CM7/Core/Src/main.c ****   {
 367              		.loc 1 349 6 view .LVU95
 368 0032 58B9     		cbnz	r0, .L25
 353:../../CM7/Core/Src/main.c ****   {
 369              		.loc 1 353 3 is_stmt 1 view .LVU96
 353:../../CM7/Core/Src/main.c ****   {
 370              		.loc 1 353 7 is_stmt 0 view .LVU97
 371 0034 0021     		movs	r1, #0
 372 0036 0848     		ldr	r0, .L28
 373 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 374              	.LVL14:
 353:../../CM7/Core/Src/main.c ****   {
 375              		.loc 1 353 6 view .LVU98
 376 003c 40B9     		cbnz	r0, .L26
 357:../../CM7/Core/Src/main.c ****   {
 377              		.loc 1 357 3 is_stmt 1 view .LVU99
 357:../../CM7/Core/Src/main.c ****   {
 378              		.loc 1 357 7 is_stmt 0 view .LVU100
 379 003e 0648     		ldr	r0, .L28
 380 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 381              	.LVL15:
 357:../../CM7/Core/Src/main.c ****   {
 382              		.loc 1 357 6 view .LVU101
 383 0044 30B9     		cbnz	r0, .L27
 365:../../CM7/Core/Src/main.c **** 
 384              		.loc 1 365 1 view .LVU102
 385 0046 08BD     		pop	{r3, pc}
 386              	.L24:
 347:../../CM7/Core/Src/main.c ****   }
 387              		.loc 1 347 5 is_stmt 1 view .LVU103
 388 0048 FFF7FEFF 		bl	Error_Handler
 389              	.LVL16:
 390              	.L25:
 351:../../CM7/Core/Src/main.c ****   }
 391              		.loc 1 351 5 view .LVU104
 392 004c FFF7FEFF 		bl	Error_Handler
 393              	.LVL17:
 394              	.L26:
 355:../../CM7/Core/Src/main.c ****   }
 395              		.loc 1 355 5 view .LVU105
 396 0050 FFF7FEFF 		bl	Error_Handler
 397              	.LVL18:
 398              	.L27:
 359:../../CM7/Core/Src/main.c ****   }
 399              		.loc 1 359 5 view .LVU106
 400 0054 FFF7FEFF 		bl	Error_Handler
 401              	.LVL19:
 402              	.L29:
 403              		.align	2
 404              	.L28:
 405 0058 00000000 		.word	huart3
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 21


 406 005c 00480040 		.word	1073760256
 407              		.cfi_endproc
 408              	.LFE151:
 410              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 411              		.align	1
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	MX_USB_OTG_FS_PCD_Init:
 417              	.LFB152:
 373:../../CM7/Core/Src/main.c **** 
 418              		.loc 1 373 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422 0000 08B5     		push	{r3, lr}
 423              	.LCFI6:
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 3, -8
 426              		.cfi_offset 14, -4
 382:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 427              		.loc 1 382 3 view .LVU108
 382:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 428              		.loc 1 382 28 is_stmt 0 view .LVU109
 429 0002 0B48     		ldr	r0, .L34
 430 0004 0B4B     		ldr	r3, .L34+4
 431 0006 0360     		str	r3, [r0]
 383:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 432              		.loc 1 383 3 is_stmt 1 view .LVU110
 383:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 433              		.loc 1 383 38 is_stmt 0 view .LVU111
 434 0008 0923     		movs	r3, #9
 435 000a 4360     		str	r3, [r0, #4]
 384:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 436              		.loc 1 384 3 is_stmt 1 view .LVU112
 384:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 437              		.loc 1 384 30 is_stmt 0 view .LVU113
 438 000c 0222     		movs	r2, #2
 439 000e 0261     		str	r2, [r0, #16]
 385:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 440              		.loc 1 385 3 is_stmt 1 view .LVU114
 385:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 441              		.loc 1 385 35 is_stmt 0 view .LVU115
 442 0010 0023     		movs	r3, #0
 443 0012 C360     		str	r3, [r0, #12]
 386:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 444              		.loc 1 386 3 is_stmt 1 view .LVU116
 386:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 445              		.loc 1 386 35 is_stmt 0 view .LVU117
 446 0014 8261     		str	r2, [r0, #24]
 387:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 447              		.loc 1 387 3 is_stmt 1 view .LVU118
 387:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 448              		.loc 1 387 35 is_stmt 0 view .LVU119
 449 0016 C361     		str	r3, [r0, #28]
 388:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 450              		.loc 1 388 3 is_stmt 1 view .LVU120
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 22


 388:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 451              		.loc 1 388 41 is_stmt 0 view .LVU121
 452 0018 0362     		str	r3, [r0, #32]
 389:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 453              		.loc 1 389 3 is_stmt 1 view .LVU122
 389:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 454              		.loc 1 389 35 is_stmt 0 view .LVU123
 455 001a 4362     		str	r3, [r0, #36]
 390:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 456              		.loc 1 390 3 is_stmt 1 view .LVU124
 390:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 457              		.loc 1 390 48 is_stmt 0 view .LVU125
 458 001c 0122     		movs	r2, #1
 459 001e 8262     		str	r2, [r0, #40]
 391:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 460              		.loc 1 391 3 is_stmt 1 view .LVU126
 391:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 461              		.loc 1 391 44 is_stmt 0 view .LVU127
 462 0020 C262     		str	r2, [r0, #44]
 392:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 463              		.loc 1 392 3 is_stmt 1 view .LVU128
 392:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 464              		.loc 1 392 42 is_stmt 0 view .LVU129
 465 0022 0363     		str	r3, [r0, #48]
 393:../../CM7/Core/Src/main.c ****   {
 466              		.loc 1 393 3 is_stmt 1 view .LVU130
 393:../../CM7/Core/Src/main.c ****   {
 467              		.loc 1 393 7 is_stmt 0 view .LVU131
 468 0024 FFF7FEFF 		bl	HAL_PCD_Init
 469              	.LVL20:
 393:../../CM7/Core/Src/main.c ****   {
 470              		.loc 1 393 6 view .LVU132
 471 0028 00B9     		cbnz	r0, .L33
 401:../../CM7/Core/Src/main.c **** 
 472              		.loc 1 401 1 view .LVU133
 473 002a 08BD     		pop	{r3, pc}
 474              	.L33:
 395:../../CM7/Core/Src/main.c ****   }
 475              		.loc 1 395 5 is_stmt 1 view .LVU134
 476 002c FFF7FEFF 		bl	Error_Handler
 477              	.LVL21:
 478              	.L35:
 479              		.align	2
 480              	.L34:
 481 0030 00000000 		.word	hpcd_USB_OTG_FS
 482 0034 00000840 		.word	1074266112
 483              		.cfi_endproc
 484              	.LFE152:
 486              		.section	.text.MX_RTC_Init,"ax",%progbits
 487              		.align	1
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 492              	MX_RTC_Init:
 493              	.LFB150:
 261:../../CM7/Core/Src/main.c **** 
 494              		.loc 1 261 1 view -0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 23


 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 24
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498 0000 00B5     		push	{lr}
 499              	.LCFI7:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 14, -4
 502 0002 87B0     		sub	sp, sp, #28
 503              	.LCFI8:
 504              		.cfi_def_cfa_offset 32
 267:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 505              		.loc 1 267 3 view .LVU136
 267:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 506              		.loc 1 267 19 is_stmt 0 view .LVU137
 507 0004 0023     		movs	r3, #0
 508 0006 0193     		str	r3, [sp, #4]
 509 0008 0293     		str	r3, [sp, #8]
 510 000a 0393     		str	r3, [sp, #12]
 511 000c 0493     		str	r3, [sp, #16]
 512 000e 0593     		str	r3, [sp, #20]
 268:../../CM7/Core/Src/main.c **** 
 513              		.loc 1 268 3 is_stmt 1 view .LVU138
 268:../../CM7/Core/Src/main.c **** 
 514              		.loc 1 268 19 is_stmt 0 view .LVU139
 515 0010 0093     		str	r3, [sp]
 276:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 516              		.loc 1 276 3 is_stmt 1 view .LVU140
 276:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 517              		.loc 1 276 17 is_stmt 0 view .LVU141
 518 0012 1C48     		ldr	r0, .L44
 519 0014 1C4A     		ldr	r2, .L44+4
 520 0016 0260     		str	r2, [r0]
 277:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 521              		.loc 1 277 3 is_stmt 1 view .LVU142
 277:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 522              		.loc 1 277 24 is_stmt 0 view .LVU143
 523 0018 4360     		str	r3, [r0, #4]
 278:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 524              		.loc 1 278 3 is_stmt 1 view .LVU144
 278:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 525              		.loc 1 278 26 is_stmt 0 view .LVU145
 526 001a 7F22     		movs	r2, #127
 527 001c 8260     		str	r2, [r0, #8]
 279:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 528              		.loc 1 279 3 is_stmt 1 view .LVU146
 279:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 529              		.loc 1 279 25 is_stmt 0 view .LVU147
 530 001e FF22     		movs	r2, #255
 531 0020 C260     		str	r2, [r0, #12]
 280:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 532              		.loc 1 280 3 is_stmt 1 view .LVU148
 280:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 533              		.loc 1 280 20 is_stmt 0 view .LVU149
 534 0022 0361     		str	r3, [r0, #16]
 281:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 535              		.loc 1 281 3 is_stmt 1 view .LVU150
 281:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 24


 536              		.loc 1 281 28 is_stmt 0 view .LVU151
 537 0024 8361     		str	r3, [r0, #24]
 282:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 538              		.loc 1 282 3 is_stmt 1 view .LVU152
 282:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 539              		.loc 1 282 24 is_stmt 0 view .LVU153
 540 0026 C361     		str	r3, [r0, #28]
 283:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 541              		.loc 1 283 3 is_stmt 1 view .LVU154
 283:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 542              		.loc 1 283 25 is_stmt 0 view .LVU155
 543 0028 4361     		str	r3, [r0, #20]
 284:../../CM7/Core/Src/main.c ****   {
 544              		.loc 1 284 3 is_stmt 1 view .LVU156
 284:../../CM7/Core/Src/main.c ****   {
 545              		.loc 1 284 7 is_stmt 0 view .LVU157
 546 002a FFF7FEFF 		bl	HAL_RTC_Init
 547              	.LVL22:
 284:../../CM7/Core/Src/main.c ****   {
 548              		.loc 1 284 6 view .LVU158
 549 002e 10BB     		cbnz	r0, .L41
 295:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 550              		.loc 1 295 3 is_stmt 1 view .LVU159
 295:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 551              		.loc 1 295 15 is_stmt 0 view .LVU160
 552 0030 0023     		movs	r3, #0
 553 0032 8DF80430 		strb	r3, [sp, #4]
 296:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 554              		.loc 1 296 3 is_stmt 1 view .LVU161
 296:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 555              		.loc 1 296 17 is_stmt 0 view .LVU162
 556 0036 8DF80530 		strb	r3, [sp, #5]
 297:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 557              		.loc 1 297 3 is_stmt 1 view .LVU163
 297:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 558              		.loc 1 297 17 is_stmt 0 view .LVU164
 559 003a 8DF80630 		strb	r3, [sp, #6]
 298:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 560              		.loc 1 298 3 is_stmt 1 view .LVU165
 298:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 561              		.loc 1 298 24 is_stmt 0 view .LVU166
 562 003e 0493     		str	r3, [sp, #16]
 299:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 563              		.loc 1 299 3 is_stmt 1 view .LVU167
 299:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 564              		.loc 1 299 24 is_stmt 0 view .LVU168
 565 0040 0593     		str	r3, [sp, #20]
 300:../../CM7/Core/Src/main.c ****   {
 566              		.loc 1 300 3 is_stmt 1 view .LVU169
 300:../../CM7/Core/Src/main.c ****   {
 567              		.loc 1 300 7 is_stmt 0 view .LVU170
 568 0042 0122     		movs	r2, #1
 569 0044 01A9     		add	r1, sp, #4
 570 0046 0F48     		ldr	r0, .L44
 571 0048 FFF7FEFF 		bl	HAL_RTC_SetTime
 572              	.LVL23:
 300:../../CM7/Core/Src/main.c ****   {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 25


 573              		.loc 1 300 6 view .LVU171
 574 004c A8B9     		cbnz	r0, .L42
 304:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 575              		.loc 1 304 3 is_stmt 1 view .LVU172
 304:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 576              		.loc 1 304 17 is_stmt 0 view .LVU173
 577 004e 0122     		movs	r2, #1
 578 0050 8DF80020 		strb	r2, [sp]
 305:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 579              		.loc 1 305 3 is_stmt 1 view .LVU174
 305:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 580              		.loc 1 305 15 is_stmt 0 view .LVU175
 581 0054 0323     		movs	r3, #3
 582 0056 8DF80130 		strb	r3, [sp, #1]
 306:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 583              		.loc 1 306 3 is_stmt 1 view .LVU176
 306:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 584              		.loc 1 306 14 is_stmt 0 view .LVU177
 585 005a 1323     		movs	r3, #19
 586 005c 8DF80230 		strb	r3, [sp, #2]
 307:../../CM7/Core/Src/main.c **** 
 587              		.loc 1 307 3 is_stmt 1 view .LVU178
 307:../../CM7/Core/Src/main.c **** 
 588              		.loc 1 307 14 is_stmt 0 view .LVU179
 589 0060 2423     		movs	r3, #36
 590 0062 8DF80330 		strb	r3, [sp, #3]
 309:../../CM7/Core/Src/main.c ****   {
 591              		.loc 1 309 3 is_stmt 1 view .LVU180
 309:../../CM7/Core/Src/main.c ****   {
 592              		.loc 1 309 7 is_stmt 0 view .LVU181
 593 0066 6946     		mov	r1, sp
 594 0068 0648     		ldr	r0, .L44
 595 006a FFF7FEFF 		bl	HAL_RTC_SetDate
 596              	.LVL24:
 309:../../CM7/Core/Src/main.c ****   {
 597              		.loc 1 309 6 view .LVU182
 598 006e 30B9     		cbnz	r0, .L43
 317:../../CM7/Core/Src/main.c **** 
 599              		.loc 1 317 1 view .LVU183
 600 0070 07B0     		add	sp, sp, #28
 601              	.LCFI9:
 602              		.cfi_remember_state
 603              		.cfi_def_cfa_offset 4
 604              		@ sp needed
 605 0072 5DF804FB 		ldr	pc, [sp], #4
 606              	.L41:
 607              	.LCFI10:
 608              		.cfi_restore_state
 286:../../CM7/Core/Src/main.c ****   }
 609              		.loc 1 286 5 is_stmt 1 view .LVU184
 610 0076 FFF7FEFF 		bl	Error_Handler
 611              	.LVL25:
 612              	.L42:
 302:../../CM7/Core/Src/main.c ****   }
 613              		.loc 1 302 5 view .LVU185
 614 007a FFF7FEFF 		bl	Error_Handler
 615              	.LVL26:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 26


 616              	.L43:
 311:../../CM7/Core/Src/main.c ****   }
 617              		.loc 1 311 5 view .LVU186
 618 007e FFF7FEFF 		bl	Error_Handler
 619              	.LVL27:
 620              	.L45:
 621 0082 00BF     		.align	2
 622              	.L44:
 623 0084 00000000 		.word	hrtc
 624 0088 00400058 		.word	1476411392
 625              		.cfi_endproc
 626              	.LFE150:
 628              		.section	.text.SystemClock_Config,"ax",%progbits
 629              		.align	1
 630              		.global	SystemClock_Config
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	SystemClock_Config:
 636              	.LFB149:
 198:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 637              		.loc 1 198 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 112
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 00B5     		push	{lr}
 642              	.LCFI11:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 9DB0     		sub	sp, sp, #116
 646              	.LCFI12:
 647              		.cfi_def_cfa_offset 120
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 648              		.loc 1 199 3 view .LVU188
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 649              		.loc 1 199 22 is_stmt 0 view .LVU189
 650 0004 4C22     		movs	r2, #76
 651 0006 0021     		movs	r1, #0
 652 0008 09A8     		add	r0, sp, #36
 653 000a FFF7FEFF 		bl	memset
 654              	.LVL28:
 200:../../CM7/Core/Src/main.c **** 
 655              		.loc 1 200 3 is_stmt 1 view .LVU190
 200:../../CM7/Core/Src/main.c **** 
 656              		.loc 1 200 22 is_stmt 0 view .LVU191
 657 000e 2022     		movs	r2, #32
 658 0010 0021     		movs	r1, #0
 659 0012 01A8     		add	r0, sp, #4
 660 0014 FFF7FEFF 		bl	memset
 661              	.LVL29:
 204:../../CM7/Core/Src/main.c **** 
 662              		.loc 1 204 3 is_stmt 1 view .LVU192
 663 0018 0420     		movs	r0, #4
 664 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 665              	.LVL30:
 208:../../CM7/Core/Src/main.c **** 
 666              		.loc 1 208 3 view .LVU193
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 27


 667              	.LBB11:
 208:../../CM7/Core/Src/main.c **** 
 668              		.loc 1 208 3 view .LVU194
 669 001e 0023     		movs	r3, #0
 670 0020 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 671              		.loc 1 208 3 view .LVU195
 208:../../CM7/Core/Src/main.c **** 
 672              		.loc 1 208 3 view .LVU196
 673 0022 264B     		ldr	r3, .L53
 674 0024 DA6A     		ldr	r2, [r3, #44]
 675 0026 22F00102 		bic	r2, r2, #1
 676 002a DA62     		str	r2, [r3, #44]
 208:../../CM7/Core/Src/main.c **** 
 677              		.loc 1 208 3 view .LVU197
 678 002c DB6A     		ldr	r3, [r3, #44]
 679 002e 03F00103 		and	r3, r3, #1
 680 0032 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 681              		.loc 1 208 3 view .LVU198
 682 0034 224A     		ldr	r2, .L53+4
 683 0036 9369     		ldr	r3, [r2, #24]
 684 0038 23F44043 		bic	r3, r3, #49152
 685 003c 43F40043 		orr	r3, r3, #32768
 686 0040 9361     		str	r3, [r2, #24]
 208:../../CM7/Core/Src/main.c **** 
 687              		.loc 1 208 3 view .LVU199
 688 0042 9369     		ldr	r3, [r2, #24]
 689 0044 03F44043 		and	r3, r3, #49152
 690 0048 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 691              		.loc 1 208 3 view .LVU200
 692 004a 009B     		ldr	r3, [sp]
 693              	.LBE11:
 208:../../CM7/Core/Src/main.c **** 
 694              		.loc 1 208 3 view .LVU201
 210:../../CM7/Core/Src/main.c **** 
 695              		.loc 1 210 3 view .LVU202
 696              	.L47:
 210:../../CM7/Core/Src/main.c **** 
 697              		.loc 1 210 48 discriminator 1 view .LVU203
 210:../../CM7/Core/Src/main.c **** 
 698              		.loc 1 210 9 discriminator 1 view .LVU204
 210:../../CM7/Core/Src/main.c **** 
 699              		.loc 1 210 10 is_stmt 0 discriminator 1 view .LVU205
 700 004c 1C4B     		ldr	r3, .L53+4
 701 004e 9B69     		ldr	r3, [r3, #24]
 210:../../CM7/Core/Src/main.c **** 
 702              		.loc 1 210 9 discriminator 1 view .LVU206
 703 0050 13F4005F 		tst	r3, #8192
 704 0054 FAD0     		beq	.L47
 215:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 705              		.loc 1 215 3 is_stmt 1 view .LVU207
 215:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 706              		.loc 1 215 36 is_stmt 0 view .LVU208
 707 0056 0B23     		movs	r3, #11
 708 0058 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 28


 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 709              		.loc 1 217 3 is_stmt 1 view .LVU209
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 710              		.loc 1 217 30 is_stmt 0 view .LVU210
 711 005a 4FF4A023 		mov	r3, #327680
 712 005e 0A93     		str	r3, [sp, #40]
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 713              		.loc 1 218 3 is_stmt 1 view .LVU211
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 714              		.loc 1 218 30 is_stmt 0 view .LVU212
 715 0060 0122     		movs	r2, #1
 716 0062 0C92     		str	r2, [sp, #48]
 219:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 717              		.loc 1 219 3 is_stmt 1 view .LVU213
 219:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 718              		.loc 1 219 41 is_stmt 0 view .LVU214
 719 0064 4023     		movs	r3, #64
 720 0066 0D93     		str	r3, [sp, #52]
 220:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 721              		.loc 1 220 3 is_stmt 1 view .LVU215
 220:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 722              		.loc 1 220 30 is_stmt 0 view .LVU216
 723 0068 0E92     		str	r2, [sp, #56]
 221:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 724              		.loc 1 221 3 is_stmt 1 view .LVU217
 221:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 725              		.loc 1 221 34 is_stmt 0 view .LVU218
 726 006a 0223     		movs	r3, #2
 727 006c 1293     		str	r3, [sp, #72]
 222:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 728              		.loc 1 222 3 is_stmt 1 view .LVU219
 222:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 729              		.loc 1 222 35 is_stmt 0 view .LVU220
 730 006e 1393     		str	r3, [sp, #76]
 223:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 731              		.loc 1 223 3 is_stmt 1 view .LVU221
 223:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 732              		.loc 1 223 30 is_stmt 0 view .LVU222
 733 0070 1492     		str	r2, [sp, #80]
 224:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 734              		.loc 1 224 3 is_stmt 1 view .LVU223
 224:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 735              		.loc 1 224 30 is_stmt 0 view .LVU224
 736 0072 1822     		movs	r2, #24
 737 0074 1592     		str	r2, [sp, #84]
 225:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 738              		.loc 1 225 3 is_stmt 1 view .LVU225
 225:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 739              		.loc 1 225 30 is_stmt 0 view .LVU226
 740 0076 1693     		str	r3, [sp, #88]
 226:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 741              		.loc 1 226 3 is_stmt 1 view .LVU227
 226:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 742              		.loc 1 226 30 is_stmt 0 view .LVU228
 743 0078 0422     		movs	r2, #4
 744 007a 1792     		str	r2, [sp, #92]
 227:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 29


 745              		.loc 1 227 3 is_stmt 1 view .LVU229
 227:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 746              		.loc 1 227 30 is_stmt 0 view .LVU230
 747 007c 1893     		str	r3, [sp, #96]
 228:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 748              		.loc 1 228 3 is_stmt 1 view .LVU231
 228:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 749              		.loc 1 228 32 is_stmt 0 view .LVU232
 750 007e 0C23     		movs	r3, #12
 751 0080 1993     		str	r3, [sp, #100]
 229:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 752              		.loc 1 229 3 is_stmt 1 view .LVU233
 229:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 753              		.loc 1 229 35 is_stmt 0 view .LVU234
 754 0082 0023     		movs	r3, #0
 755 0084 1A93     		str	r3, [sp, #104]
 230:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 756              		.loc 1 230 3 is_stmt 1 view .LVU235
 230:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 757              		.loc 1 230 34 is_stmt 0 view .LVU236
 758 0086 1B93     		str	r3, [sp, #108]
 231:../../CM7/Core/Src/main.c ****   {
 759              		.loc 1 231 3 is_stmt 1 view .LVU237
 231:../../CM7/Core/Src/main.c ****   {
 760              		.loc 1 231 7 is_stmt 0 view .LVU238
 761 0088 09A8     		add	r0, sp, #36
 762 008a FFF7FEFF 		bl	HAL_RCC_OscConfig
 763              	.LVL31:
 231:../../CM7/Core/Src/main.c ****   {
 764              		.loc 1 231 6 view .LVU239
 765 008e 88B9     		cbnz	r0, .L51
 238:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 766              		.loc 1 238 3 is_stmt 1 view .LVU240
 238:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 767              		.loc 1 238 31 is_stmt 0 view .LVU241
 768 0090 3F23     		movs	r3, #63
 769 0092 0193     		str	r3, [sp, #4]
 241:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 770              		.loc 1 241 3 is_stmt 1 view .LVU242
 241:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 771              		.loc 1 241 34 is_stmt 0 view .LVU243
 772 0094 0023     		movs	r3, #0
 773 0096 0293     		str	r3, [sp, #8]
 242:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 774              		.loc 1 242 3 is_stmt 1 view .LVU244
 242:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 775              		.loc 1 242 35 is_stmt 0 view .LVU245
 776 0098 0393     		str	r3, [sp, #12]
 243:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 777              		.loc 1 243 3 is_stmt 1 view .LVU246
 243:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 778              		.loc 1 243 35 is_stmt 0 view .LVU247
 779 009a 0493     		str	r3, [sp, #16]
 244:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 780              		.loc 1 244 3 is_stmt 1 view .LVU248
 244:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 781              		.loc 1 244 36 is_stmt 0 view .LVU249
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 30


 782 009c 0593     		str	r3, [sp, #20]
 245:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 783              		.loc 1 245 3 is_stmt 1 view .LVU250
 245:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 784              		.loc 1 245 36 is_stmt 0 view .LVU251
 785 009e 0693     		str	r3, [sp, #24]
 246:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 786              		.loc 1 246 3 is_stmt 1 view .LVU252
 246:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 787              		.loc 1 246 36 is_stmt 0 view .LVU253
 788 00a0 0793     		str	r3, [sp, #28]
 247:../../CM7/Core/Src/main.c **** 
 789              		.loc 1 247 3 is_stmt 1 view .LVU254
 247:../../CM7/Core/Src/main.c **** 
 790              		.loc 1 247 36 is_stmt 0 view .LVU255
 791 00a2 0893     		str	r3, [sp, #32]
 249:../../CM7/Core/Src/main.c ****   {
 792              		.loc 1 249 3 is_stmt 1 view .LVU256
 249:../../CM7/Core/Src/main.c ****   {
 793              		.loc 1 249 7 is_stmt 0 view .LVU257
 794 00a4 0121     		movs	r1, #1
 795 00a6 01A8     		add	r0, sp, #4
 796 00a8 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 797              	.LVL32:
 249:../../CM7/Core/Src/main.c ****   {
 798              		.loc 1 249 6 view .LVU258
 799 00ac 20B9     		cbnz	r0, .L52
 253:../../CM7/Core/Src/main.c **** 
 800              		.loc 1 253 1 view .LVU259
 801 00ae 1DB0     		add	sp, sp, #116
 802              	.LCFI13:
 803              		.cfi_remember_state
 804              		.cfi_def_cfa_offset 4
 805              		@ sp needed
 806 00b0 5DF804FB 		ldr	pc, [sp], #4
 807              	.L51:
 808              	.LCFI14:
 809              		.cfi_restore_state
 233:../../CM7/Core/Src/main.c ****   }
 810              		.loc 1 233 5 is_stmt 1 view .LVU260
 811 00b4 FFF7FEFF 		bl	Error_Handler
 812              	.LVL33:
 813              	.L52:
 251:../../CM7/Core/Src/main.c ****   }
 814              		.loc 1 251 5 view .LVU261
 815 00b8 FFF7FEFF 		bl	Error_Handler
 816              	.LVL34:
 817              	.L54:
 818              		.align	2
 819              	.L53:
 820 00bc 00040058 		.word	1476396032
 821 00c0 00480258 		.word	1476544512
 822              		.cfi_endproc
 823              	.LFE149:
 825              		.section	.text.main,"ax",%progbits
 826              		.align	1
 827              		.global	main
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 31


 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	main:
 833              	.LFB148:
  88:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 834              		.loc 1 88 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 8
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838 0000 00B5     		push	{lr}
 839              	.LCFI15:
 840              		.cfi_def_cfa_offset 4
 841              		.cfi_offset 14, -4
 842 0002 83B0     		sub	sp, sp, #12
 843              	.LCFI16:
 844              		.cfi_def_cfa_offset 16
  93:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 845              		.loc 1 93 3 view .LVU263
  98:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 846              		.loc 1 98 3 view .LVU264
 847              	.LVL35:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 848              		.loc 1 99 3 view .LVU265
  98:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 849              		.loc 1 98 11 is_stmt 0 view .LVU266
 850 0004 4FF6FF73 		movw	r3, #65535
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 851              		.loc 1 99 8 view .LVU267
 852 0008 00E0     		b	.L57
 853              	.LVL36:
 854              	.L63:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 855              		.loc 1 99 68 view .LVU268
 856 000a 1346     		mov	r3, r2
 857              	.LVL37:
 858              	.L57:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 859              		.loc 1 99 57 is_stmt 1 discriminator 2 view .LVU269
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 860              		.loc 1 99 10 is_stmt 0 discriminator 2 view .LVU270
 861 000c 244A     		ldr	r2, .L68
 862 000e 1268     		ldr	r2, [r2]
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 863              		.loc 1 99 57 discriminator 2 view .LVU271
 864 0010 12F4004F 		tst	r2, #32768
 865 0014 03D0     		beq	.L56
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 866              		.loc 1 99 68 discriminator 1 view .LVU272
 867 0016 5A1E     		subs	r2, r3, #1
 868              	.LVL38:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 869              		.loc 1 99 57 discriminator 1 view .LVU273
 870 0018 002B     		cmp	r3, #0
 871 001a F6DC     		bgt	.L63
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 872              		.loc 1 99 68 view .LVU274
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 32


 873 001c 1346     		mov	r3, r2
 874              	.LVL39:
 875              	.L56:
 100:../../CM7/Core/Src/main.c ****   {
 876              		.loc 1 100 3 is_stmt 1 view .LVU275
 100:../../CM7/Core/Src/main.c ****   {
 877              		.loc 1 100 6 is_stmt 0 view .LVU276
 878 001e 002B     		cmp	r3, #0
 879 0020 1ADB     		blt	.L66
 108:../../CM7/Core/Src/main.c **** 
 880              		.loc 1 108 3 is_stmt 1 view .LVU277
 881 0022 FFF7FEFF 		bl	HAL_Init
 882              	.LVL40:
 115:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 883              		.loc 1 115 3 view .LVU278
 884 0026 FFF7FEFF 		bl	SystemClock_Config
 885              	.LVL41:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 886              		.loc 1 120 1 view .LVU279
 887              	.LBB12:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 888              		.loc 1 120 1 view .LVU280
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 889              		.loc 1 120 1 view .LVU281
 890 002a 1D4B     		ldr	r3, .L68
 891 002c D3F8E020 		ldr	r2, [r3, #224]
 892 0030 42F00072 		orr	r2, r2, #33554432
 893 0034 C3F8E020 		str	r2, [r3, #224]
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 894              		.loc 1 120 1 view .LVU282
 895 0038 D3F8E030 		ldr	r3, [r3, #224]
 896 003c 03F00073 		and	r3, r3, #33554432
 897 0040 0193     		str	r3, [sp, #4]
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 898              		.loc 1 120 1 view .LVU283
 899 0042 019B     		ldr	r3, [sp, #4]
 900              	.LBE12:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 901              		.loc 1 120 1 view .LVU284
 122:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 902              		.loc 1 122 1 view .LVU285
 903 0044 0020     		movs	r0, #0
 904 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 905              	.LVL42:
 124:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 906              		.loc 1 124 1 view .LVU286
 907 004a 0021     		movs	r1, #0
 908 004c 0846     		mov	r0, r1
 909 004e FFF7FEFF 		bl	HAL_HSEM_Release
 910              	.LVL43:
 126:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 911              		.loc 1 126 1 view .LVU287
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 912              		.loc 1 127 1 view .LVU288
 126:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 913              		.loc 1 126 9 is_stmt 0 view .LVU289
 914 0052 4FF6FF73 		movw	r3, #65535
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 33


 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 915              		.loc 1 127 6 view .LVU290
 916 0056 02E0     		b	.L60
 917              	.LVL44:
 918              	.L66:
 102:../../CM7/Core/Src/main.c ****   }
 919              		.loc 1 102 3 is_stmt 1 view .LVU291
 920 0058 FFF7FEFF 		bl	Error_Handler
 921              	.LVL45:
 922              	.L64:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 923              		.loc 1 127 66 is_stmt 0 view .LVU292
 924 005c 1346     		mov	r3, r2
 925              	.LVL46:
 926              	.L60:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 927              		.loc 1 127 55 is_stmt 1 discriminator 2 view .LVU293
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 928              		.loc 1 127 8 is_stmt 0 discriminator 2 view .LVU294
 929 005e 104A     		ldr	r2, .L68
 930 0060 1268     		ldr	r2, [r2]
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 931              		.loc 1 127 55 discriminator 2 view .LVU295
 932 0062 12F4004F 		tst	r2, #32768
 933 0066 03D1     		bne	.L59
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 934              		.loc 1 127 66 discriminator 1 view .LVU296
 935 0068 5A1E     		subs	r2, r3, #1
 936              	.LVL47:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 937              		.loc 1 127 55 discriminator 1 view .LVU297
 938 006a 002B     		cmp	r3, #0
 939 006c F6DC     		bgt	.L64
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 940              		.loc 1 127 66 view .LVU298
 941 006e 1346     		mov	r3, r2
 942              	.LVL48:
 943              	.L59:
 128:../../CM7/Core/Src/main.c **** {
 944              		.loc 1 128 1 is_stmt 1 view .LVU299
 128:../../CM7/Core/Src/main.c **** {
 945              		.loc 1 128 4 is_stmt 0 view .LVU300
 946 0070 002B     		cmp	r3, #0
 947 0072 13DB     		blt	.L67
 139:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 948              		.loc 1 139 3 is_stmt 1 view .LVU301
 949 0074 FFF7FEFF 		bl	MX_GPIO_Init
 950              	.LVL49:
 140:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 951              		.loc 1 140 3 view .LVU302
 952 0078 FFF7FEFF 		bl	MX_USART3_UART_Init
 953              	.LVL50:
 141:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 954              		.loc 1 141 3 view .LVU303
 955 007c FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 956              	.LVL51:
 142:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 34


 957              		.loc 1 142 3 view .LVU304
 958 0080 FFF7FEFF 		bl	MX_RTC_Init
 959              	.LVL52:
 148:../../CM7/Core/Src/main.c **** 
 960              		.loc 1 148 3 view .LVU305
 961 0084 FFF7FEFF 		bl	osKernelInitialize
 962              	.LVL53:
 168:../../CM7/Core/Src/main.c **** 
 963              		.loc 1 168 3 view .LVU306
 168:../../CM7/Core/Src/main.c **** 
 964              		.loc 1 168 23 is_stmt 0 view .LVU307
 965 0088 064A     		ldr	r2, .L68+4
 966 008a 0021     		movs	r1, #0
 967 008c 0648     		ldr	r0, .L68+8
 968 008e FFF7FEFF 		bl	osThreadNew
 969              	.LVL54:
 168:../../CM7/Core/Src/main.c **** 
 970              		.loc 1 168 21 view .LVU308
 971 0092 064B     		ldr	r3, .L68+12
 972 0094 1860     		str	r0, [r3]
 179:../../CM7/Core/Src/main.c **** 
 973              		.loc 1 179 3 is_stmt 1 view .LVU309
 974 0096 FFF7FEFF 		bl	osKernelStart
 975              	.LVL55:
 976              	.L62:
 184:../../CM7/Core/Src/main.c ****   {
 977              		.loc 1 184 3 discriminator 1 view .LVU310
 189:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 978              		.loc 1 189 3 discriminator 1 view .LVU311
 184:../../CM7/Core/Src/main.c ****   {
 979              		.loc 1 184 9 discriminator 1 view .LVU312
 980 009a FEE7     		b	.L62
 981              	.LVL56:
 982              	.L67:
 130:../../CM7/Core/Src/main.c **** }
 983              		.loc 1 130 1 view .LVU313
 984 009c FFF7FEFF 		bl	Error_Handler
 985              	.LVL57:
 986              	.L69:
 130:../../CM7/Core/Src/main.c **** }
 987              		.loc 1 130 1 is_stmt 0 view .LVU314
 988              		.align	2
 989              	.L68:
 990 00a0 00440258 		.word	1476543488
 991 00a4 00000000 		.word	defaultTask_attributes
 992 00a8 00000000 		.word	StartDefaultTask
 993 00ac 00000000 		.word	defaultTaskHandle
 994              		.cfi_endproc
 995              	.LFE148:
 997              		.global	defaultTask_attributes
 998              		.section	.rodata.str1.4,"aMS",%progbits,1
 999              		.align	2
 1000              	.LC0:
 1001 0000 64656661 		.ascii	"defaultTask\000"
 1001      756C7454 
 1001      61736B00 
 1002              		.section	.rodata.defaultTask_attributes,"a"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 35


 1003              		.align	2
 1006              	defaultTask_attributes:
 1007 0000 00000000 		.word	.LC0
 1008 0004 00000000 		.space	16
 1008      00000000 
 1008      00000000 
 1008      00000000 
 1009 0014 00020000 		.word	512
 1010 0018 18000000 		.word	24
 1011 001c 00000000 		.space	8
 1011      00000000 
 1012              		.global	defaultTaskHandle
 1013              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1014              		.align	2
 1017              	defaultTaskHandle:
 1018 0000 00000000 		.space	4
 1019              		.global	hpcd_USB_OTG_FS
 1020              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1021              		.align	2
 1024              	hpcd_USB_OTG_FS:
 1025 0000 00000000 		.space	1292
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1026              		.global	huart3
 1027              		.section	.bss.huart3,"aw",%nobits
 1028              		.align	2
 1031              	huart3:
 1032 0000 00000000 		.space	148
 1032      00000000 
 1032      00000000 
 1032      00000000 
 1032      00000000 
 1033              		.global	hrtc
 1034              		.section	.bss.hrtc,"aw",%nobits
 1035              		.align	2
 1038              	hrtc:
 1039 0000 00000000 		.space	36
 1039      00000000 
 1039      00000000 
 1039      00000000 
 1039      00000000 
 1040              		.text
 1041              	.Letext0:
 1042              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 1043              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 1044              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1045              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1046              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1047              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1048              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1049              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1050              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 1051              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1052              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1053              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 36


 1054              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1055              		.file 16 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1056              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1057              		.file 18 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1058              		.file 19 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1059              		.file 20 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1060              		.file 21 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:158    .text.MX_GPIO_Init:000000ac $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:164    .text.StartDefaultTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:170    .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:213    .text.StartDefaultTask:0000002c $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:218    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:224    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:258    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:263    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:269    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:301    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:306    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:405    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1031   .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:411    .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:416    .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:481    .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1024   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:487    .text.MX_RTC_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:492    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:623    .text.MX_RTC_Init:00000084 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1038   .bss.hrtc:00000000 hrtc
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:629    .text.SystemClock_Config:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:635    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:820    .text.SystemClock_Config:000000bc $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:826    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:832    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:990    .text.main:000000a0 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1006   .rodata.defaultTask_attributes:00000000 defaultTask_attributes
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1017   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:999    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1003   .rodata.defaultTask_attributes:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1014   .bss.defaultTaskHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1021   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1028   .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s:1035   .bss.hrtc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccjwOb7s.s 			page 38


HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
osKernelInitialize
osThreadNew
osKernelStart
