// Seed: 3036428272
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri  id_2
);
  assign id_0 = -1;
  assign id_0 = !1;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire [1 : -1] id_4;
endmodule
module module_0 (
    id_1,
    module_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_3 #(
    parameter id_2 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  module_2 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_17,
      id_8,
      id_22
  );
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_2 : -1] id_26 = 1;
endmodule
