

================================================================
== Vivado HLS Report for 'duplicateMat_Loop_2_2'
================================================================
* Date:           Wed Mar 18 11:35:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                            |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln115_write797_fu_112  |write797  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    58140|    58140|       323|          -|          -|   180|    no    |
        | + Loop 1.1  |      320|      320|         2|          1|          1|   320|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    112|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    105|    -|
|Register         |        -|      -|      66|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      67|    228|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+-------+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+----------+---------+-------+---+----+-----+
    |call_ln115_write797_fu_112  |write797  |        0|      0|  1|  11|    0|
    +----------------------------+----------+---------+-------+---+----+-----+
    |Total                       |          |        0|      0|  1|  11|    0|
    +----------------------------+----------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln114_1_fu_177_p2                           |     +    |      0|  0|  23|          16|          16|
    |add_ln114_fu_168_p2                             |     +    |      0|  0|  21|          15|          15|
    |i_fu_126_p2                                     |     +    |      0|  0|  15|           8|           1|
    |j_fu_162_p2                                     |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_11001                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp37        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_fu_120_p2                            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln109_fu_156_p2                            |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call10  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                         |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0| 112|          73|          58|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |dst1_V_V_blk_n           |   9|          2|    1|          2|
    |dst_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_i_reg_90            |   9|          2|    8|         16|
    |j2_0_i_reg_101           |   9|          2|    9|         18|
    |p_dst2_data_V_blk_n      |   9|          2|    1|          2|
    |p_dst2_data_V_write      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   24|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln114_1_reg_214                      |  16|   0|   16|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |call_ln115_write797_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_90                            |   8|   0|    8|          0|
    |i_reg_190                                |   8|   0|    8|          0|
    |icmp_ln109_reg_205                       |   1|   0|    1|          0|
    |j2_0_i_reg_101                           |   9|   0|    9|          0|
    |shl_ln_reg_195                           |   8|   0|   16|          8|
    |zext_ln109_reg_200                       |   8|   0|   15|          7|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  66|   0|   81|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | duplicateMat_Loop_2_.2 | return value |
|dst_V_V_dout            |  in |    8|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_empty_n         |  in |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_read            | out |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|p_dst1_data_V_address0  | out |   16|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_ce0       | out |    1|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_we0       | out |    1|  ap_memory |      p_dst1_data_V     |     array    |
|p_dst1_data_V_d0        | out |    8|  ap_memory |      p_dst1_data_V     |     array    |
|dst1_V_V_dout           |  in |    8|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_empty_n        |  in |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_read           | out |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|p_dst2_data_V_din       | out |    8|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_full_n    |  in |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_write     | out |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i1_0_i = phi i8 [ 0, %entry ], [ %i, %hls_label_27_end ]"   --->   Operation 10 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.55ns)   --->   "%icmp_ln106 = icmp eq i8 %i1_0_i, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 12 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%i = add i8 %i1_0_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %.exit, label %hls_label_27_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str145)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:107->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 15 'specregionbegin' 'tmp_35_i' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i1_0_i, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln114_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i1_0_i, i6 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 17 'bitconcatenate' 'shl_ln114_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i14 %shl_ln114_1 to i15" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 18 'zext' 'zext_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 19 'br' <Predicate = (!icmp_ln106)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 20 'ret' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.88>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j2_0_i = phi i9 [ 0, %hls_label_27_begin ], [ %j, %hls_label_28 ]"   --->   Operation 21 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln109_cast = zext i9 %j2_0_i to i15" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 22 'zext' 'zext_ln109_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "%icmp_ln109 = icmp eq i9 %j2_0_i, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 24 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%j = add i9 %j2_0_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %hls_label_27_end, label %hls_label_28" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.81ns)   --->   "%add_ln114 = add i15 %zext_ln109, %zext_ln109_cast" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 27 'add' 'add_ln114' <Predicate = (!icmp_ln109)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i15 %add_ln114 to i16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 28 'zext' 'zext_ln114' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln114_1 = add i16 %zext_ln114, %shl_ln" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 29 'add' 'add_ln114_1' <Predicate = (!icmp_ln109)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str146)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 30 'specregionbegin' 'tmp_36_i' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:112->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 31 'specpipeline' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dst_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 32 'read' 'tmp_V' <Predicate = (!icmp_ln109)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln651 = zext i16 %add_ln114_1 to i64" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 33 'zext' 'zext_ln651' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_dst1_data_V_addr = getelementptr [57600 x i8]* %p_dst1_data_V, i64 0, i64 %zext_ln651" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 34 'getelementptr' 'p_dst1_data_V_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "store i8 %tmp_V, i8* %p_dst1_data_V_addr, align 1" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 35 'store' <Predicate = (!icmp_ln109)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dst1_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:115->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 36 'read' 'tmp_V_12' <Predicate = (!icmp_ln109)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "call fastcc void @write797(i8 %tmp_V_12, i8* %p_dst2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:115->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 37 'call' <Predicate = (!icmp_ln109)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str146, i32 %tmp_36_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:117->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 38 'specregionend' 'empty_176' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:109->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 39 'br' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str145, i32 %tmp_35_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 40 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:106->D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:79]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln106              (br               ) [ 011111]
i1_0_i                (phi              ) [ 001000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln106            (icmp             ) [ 001111]
i                     (add              ) [ 011111]
br_ln106              (br               ) [ 000000]
tmp_35_i              (specregionbegin  ) [ 000111]
shl_ln                (bitconcatenate   ) [ 000110]
shl_ln114_1           (bitconcatenate   ) [ 000000]
zext_ln109            (zext             ) [ 000110]
br_ln109              (br               ) [ 001111]
ret_ln79              (ret              ) [ 000000]
j2_0_i                (phi              ) [ 000100]
zext_ln109_cast       (zext             ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln109            (icmp             ) [ 001111]
j                     (add              ) [ 001111]
br_ln109              (br               ) [ 000000]
add_ln114             (add              ) [ 000000]
zext_ln114            (zext             ) [ 000000]
add_ln114_1           (add              ) [ 000110]
tmp_36_i              (specregionbegin  ) [ 000000]
specpipeline_ln112    (specpipeline     ) [ 000000]
tmp_V                 (read             ) [ 000000]
zext_ln651            (zext             ) [ 000000]
p_dst1_data_V_addr    (getelementptr    ) [ 000000]
store_ln651           (store            ) [ 000000]
tmp_V_12              (read             ) [ 000000]
call_ln115            (call             ) [ 000000]
empty_176             (specregionend    ) [ 000000]
br_ln109              (br               ) [ 001111]
empty                 (specregionend    ) [ 000000]
br_ln106              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write797"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_V_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_12_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_12/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_dst1_data_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dst1_data_V_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln651_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln651/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i1_0_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="1"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i1_0_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="j2_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="1"/>
<pin id="103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j2_0_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="j2_0_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0_i/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="call_ln115_write797_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln106_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shl_ln_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln114_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln114_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln109_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln109_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_cast/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln109_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln114_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="1"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln114_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln114_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln651_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln651/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln106_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="shl_ln_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="200" class="1005" name="zext_ln109_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="1"/>
<pin id="202" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln109_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln114_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="64" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="94" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="94" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="94" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="94" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="105" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="105" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="105" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="152" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="126" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="198"><net_src comp="132" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="203"><net_src comp="148" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="208"><net_src comp="156" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="162" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="217"><net_src comp="177" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst1_data_V | {4 }
	Port: p_dst2_data_V | {4 }
 - Input state : 
	Port: duplicateMat_Loop_2_.2 : dst_V_V | {4 }
	Port: duplicateMat_Loop_2_.2 : p_dst1_data_V | {}
	Port: duplicateMat_Loop_2_.2 : dst1_V_V | {4 }
	Port: duplicateMat_Loop_2_.2 : p_dst2_data_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		i : 1
		br_ln106 : 2
		shl_ln : 1
		shl_ln114_1 : 1
		zext_ln109 : 2
	State 3
		zext_ln109_cast : 1
		icmp_ln109 : 1
		j : 1
		br_ln109 : 2
		add_ln114 : 2
		zext_ln114 : 3
		add_ln114_1 : 4
	State 4
		p_dst1_data_V_addr : 1
		store_ln651 : 2
		empty_176 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_126          |    0    |    15   |
|    add   |          j_fu_162          |    0    |    15   |
|          |      add_ln114_fu_168      |    0    |    19   |
|          |     add_ln114_1_fu_177     |    0    |    23   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln106_fu_120     |    0    |    11   |
|          |      icmp_ln109_fu_156     |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |      tmp_V_read_fu_64      |    0    |    0    |
|          |     tmp_V_12_read_fu_70    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   call   | call_ln115_write797_fu_112 |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_132       |    0    |    0    |
|          |     shl_ln114_1_fu_140     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln109_fu_148     |    0    |    0    |
|   zext   |   zext_ln109_cast_fu_152   |    0    |    0    |
|          |      zext_ln114_fu_173     |    0    |    0    |
|          |      zext_ln651_fu_182     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    96   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln114_1_reg_214|   16   |
|   i1_0_i_reg_90   |    8   |
|     i_reg_190     |    8   |
| icmp_ln106_reg_186|    1   |
| icmp_ln109_reg_205|    1   |
|   j2_0_i_reg_101  |    9   |
|     j_reg_209     |    9   |
|   shl_ln_reg_195  |   16   |
| zext_ln109_reg_200|   15   |
+-------------------+--------+
|       Total       |   83   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   83   |    -   |
+-----------+--------+--------+
|   Total   |   83   |   96   |
+-----------+--------+--------+
