set_location ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 8 18 3 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_i0 8 18 3 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i0_LC_0)
set_location ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 7 19 0 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.adc_state_i2 7 19 0 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i2_LC_1)
set_location ADC_IAC.add_14_2_lut 8 17 0 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.bit_cnt_i0 8 17 0 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_2 8 17 0 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i0_LC_2)
set_location ADC_IAC.add_14_3_lut 8 17 1 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.bit_cnt_i1 8 17 1 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_3 8 17 1 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i1_LC_3)
set_location ADC_IAC.add_14_4_lut 8 17 2 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.bit_cnt_i2 8 17 2 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_4 8 17 2 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i2_LC_4)
set_location ADC_IAC.add_14_5_lut 8 17 3 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.bit_cnt_i3 8 17 3 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_5 8 17 3 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i3_LC_5)
set_location ADC_IAC.add_14_6_lut 8 17 4 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.bit_cnt_i4 8 17 4 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_6 8 17 4 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i4_LC_6)
set_location ADC_IAC.add_14_7_lut 8 17 5 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.bit_cnt_i5 8 17 5 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_7 8 17 5 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i5_LC_7)
set_location ADC_IAC.add_14_8_lut 8 17 6 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.bit_cnt_i6 8 17 6 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_8 8 17 6 # SB_CARRY (LogicCell: ADC_IAC.bit_cnt_i6_LC_8)
set_location ADC_IAC.add_14_9_lut 8 17 7 # SB_LUT4 (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.bit_cnt_i7 8 17 7 # SB_DFFESR (LogicCell: ADC_IAC.bit_cnt_i7_LC_9)
set_location ADC_IAC.i12393_2_lut 7 17 1 # SB_LUT4 (LogicCell: ADC_IAC.i12393_2_lut_LC_10)
set_location ADC_IAC.i12683_3_lut_4_lut 10 7 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.ADC_DATA_i0 10 7 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i0_LC_11)
set_location ADC_IAC.i12759_3_lut_4_lut 11 7 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.ADC_DATA_i1 11 7 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i1_LC_12)
set_location ADC_IAC.i12760_3_lut_4_lut 11 7 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.ADC_DATA_i2 11 7 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i2_LC_13)
set_location ADC_IAC.i12761_3_lut_4_lut 11 8 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.ADC_DATA_i3 11 8 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i3_LC_14)
set_location ADC_IAC.i12762_3_lut_4_lut 6 7 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.ADC_DATA_i4 6 7 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i4_LC_15)
set_location ADC_IAC.i12763_3_lut_4_lut 6 6 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.ADC_DATA_i5 6 6 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i5_LC_16)
set_location ADC_IAC.i12764_3_lut_4_lut 6 6 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.ADC_DATA_i6 6 6 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i6_LC_17)
set_location ADC_IAC.i12765_3_lut_4_lut 8 14 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.ADC_DATA_i7 8 14 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i7_LC_18)
set_location ADC_IAC.i12766_3_lut_4_lut 8 16 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.ADC_DATA_i8 8 16 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i8_LC_19)
set_location ADC_IAC.i12767_3_lut_4_lut 8 16 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.ADC_DATA_i9 8 16 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i9_LC_20)
set_location ADC_IAC.i12768_3_lut_4_lut 6 14 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.ADC_DATA_i10 6 14 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i10_LC_21)
set_location ADC_IAC.i12769_3_lut_4_lut 12 13 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.ADC_DATA_i11 12 13 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i11_LC_22)
set_location ADC_IAC.i12770_3_lut_4_lut 9 13 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.ADC_DATA_i12 9 13 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i12_LC_23)
set_location ADC_IAC.i12771_3_lut_4_lut 14 11 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.ADC_DATA_i13 14 11 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i13_LC_24)
set_location ADC_IAC.i12772_3_lut_4_lut 8 15 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.ADC_DATA_i14 8 15 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i14_LC_25)
set_location ADC_IAC.i12773_3_lut_4_lut 7 15 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.ADC_DATA_i15 7 15 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i15_LC_26)
set_location ADC_IAC.i12774_3_lut_4_lut 10 13 5 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.ADC_DATA_i16 10 13 5 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i16_LC_27)
set_location ADC_IAC.i12775_3_lut_4_lut 12 13 1 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.ADC_DATA_i17 12 13 1 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i17_LC_28)
set_location ADC_IAC.i12776_3_lut_4_lut 10 13 3 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.ADC_DATA_i18 10 13 3 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i18_LC_29)
set_location ADC_IAC.i12777_3_lut_4_lut 9 15 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.ADC_DATA_i19 9 15 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i19_LC_30)
set_location ADC_IAC.i12778_3_lut_4_lut 10 13 0 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.ADC_DATA_i20 10 13 0 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i20_LC_31)
set_location ADC_IAC.i12779_3_lut_4_lut 9 14 2 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.ADC_DATA_i21 9 14 2 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i21_LC_32)
set_location ADC_IAC.i12780_3_lut_4_lut 9 14 4 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.ADC_DATA_i22 9 14 4 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i22_LC_33)
set_location ADC_IAC.i12781_3_lut_4_lut 9 14 7 # SB_LUT4 (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.ADC_DATA_i23 9 14 7 # SB_DFF (LogicCell: ADC_IAC.ADC_DATA_i23_LC_34)
set_location ADC_IAC.i15307_3_lut 7 19 1 # SB_LUT4 (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.adc_state_i1 7 19 1 # SB_DFFE (LogicCell: ADC_IAC.adc_state_i1_LC_35)
set_location ADC_IAC.i19068_4_lut 9 17 4 # SB_LUT4 (LogicCell: ADC_IAC.i19068_4_lut_LC_36)
set_location ADC_IAC.i19262_4_lut 9 17 3 # SB_LUT4 (LogicCell: ADC_IAC.i19262_4_lut_LC_37)
set_location ADC_IAC.i19367_2_lut 8 19 2 # SB_LUT4 (LogicCell: ADC_IAC.i19367_2_lut_LC_38)
set_location ADC_IAC.i1_2_lut 9 17 1 # SB_LUT4 (LogicCell: ADC_IAC.i1_2_lut_LC_39)
set_location ADC_IAC.i1_3_lut 6 18 3 # SB_LUT4 (LogicCell: ADC_IAC.i1_3_lut_LC_40)
set_location ADC_IAC.i1_4_lut 9 17 0 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_LC_41)
set_location ADC_IAC.i1_4_lut_adj_3 9 18 6 # SB_LUT4 (LogicCell: ADC_IAC.i1_4_lut_adj_3_LC_42)
set_location ADC_IAC.i30_4_lut 8 19 1 # SB_LUT4 (LogicCell: ADC_IAC.i30_4_lut_LC_43)
set_location ADC_IAC.i6_4_lut 9 18 0 # SB_LUT4 (LogicCell: ADC_IAC.i6_4_lut_LC_44)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut 7 16 6 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_i0 7 16 6 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i0_LC_45)
set_location ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut 6 16 1 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.adc_state_i2 6 16 1 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i2_LC_46)
set_location ADC_VAC.add_14_2_lut 9 16 0 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.bit_cnt_i0 9 16 0 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_2 9 16 0 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i0_LC_47)
set_location ADC_VAC.add_14_3_lut 9 16 1 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.bit_cnt_i1 9 16 1 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_3 9 16 1 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i1_LC_48)
set_location ADC_VAC.add_14_4_lut 9 16 2 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.bit_cnt_i2 9 16 2 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_4 9 16 2 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i2_LC_49)
set_location ADC_VAC.add_14_5_lut 9 16 3 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.bit_cnt_i3 9 16 3 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_5 9 16 3 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i3_LC_50)
set_location ADC_VAC.add_14_6_lut 9 16 4 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.bit_cnt_i4 9 16 4 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_6 9 16 4 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i4_LC_51)
set_location ADC_VAC.add_14_7_lut 9 16 5 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.bit_cnt_i5 9 16 5 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_7 9 16 5 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i5_LC_52)
set_location ADC_VAC.add_14_8_lut 9 16 6 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.bit_cnt_i6 9 16 6 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_8 9 16 6 # SB_CARRY (LogicCell: ADC_VAC.bit_cnt_i6_LC_53)
set_location ADC_VAC.add_14_9_lut 9 16 7 # SB_LUT4 (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.bit_cnt_i7 9 16 7 # SB_DFFESR (LogicCell: ADC_VAC.bit_cnt_i7_LC_54)
set_location ADC_VAC.i12431_2_lut 12 7 5 # SB_LUT4 (LogicCell: ADC_VAC.i12431_2_lut_LC_55)
set_location ADC_VAC.i12686_3_lut_4_lut 10 7 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.ADC_DATA_i0 10 7 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i0_LC_56)
set_location ADC_VAC.i12782_3_lut_4_lut 13 12 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.ADC_DATA_i1 13 12 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i1_LC_57)
set_location ADC_VAC.i12783_3_lut_4_lut 11 7 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.ADC_DATA_i2 11 7 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i2_LC_58)
set_location ADC_VAC.i12784_3_lut_4_lut 11 8 4 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.ADC_DATA_i3 11 8 4 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i3_LC_59)
set_location ADC_VAC.i12785_3_lut_4_lut 5 6 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.ADC_DATA_i4 5 6 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i4_LC_60)
set_location ADC_VAC.i12786_3_lut_4_lut 6 6 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.ADC_DATA_i5 6 6 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i5_LC_61)
set_location ADC_VAC.i12787_3_lut_4_lut 7 11 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.ADC_DATA_i6 7 11 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i6_LC_62)
set_location ADC_VAC.i12788_3_lut_4_lut 7 8 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.ADC_DATA_i7 7 8 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i7_LC_63)
set_location ADC_VAC.i12789_3_lut_4_lut 7 8 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.ADC_DATA_i8 7 8 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i8_LC_64)
set_location ADC_VAC.i12790_3_lut_4_lut 11 8 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.ADC_DATA_i9 11 8 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i9_LC_65)
set_location ADC_VAC.i12791_3_lut_4_lut 13 12 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.ADC_DATA_i10 13 12 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i10_LC_66)
set_location ADC_VAC.i12792_3_lut_4_lut 10 10 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.ADC_DATA_i11 10 10 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i11_LC_67)
set_location ADC_VAC.i12793_3_lut_4_lut 9 13 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.ADC_DATA_i12 9 13 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i12_LC_68)
set_location ADC_VAC.i12794_3_lut_4_lut 9 12 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.ADC_DATA_i13 9 12 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i13_LC_69)
set_location ADC_VAC.i12795_3_lut_4_lut 9 12 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.ADC_DATA_i14 9 12 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i14_LC_70)
set_location ADC_VAC.i12796_3_lut_4_lut 9 10 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.ADC_DATA_i15 9 10 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i15_LC_71)
set_location ADC_VAC.i12797_3_lut_4_lut 7 12 0 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.ADC_DATA_i16 7 12 0 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i16_LC_72)
set_location ADC_VAC.i12798_3_lut_4_lut 9 10 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.ADC_DATA_i17 9 10 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i17_LC_73)
set_location ADC_VAC.i12799_3_lut_4_lut 9 10 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.ADC_DATA_i18 9 10 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i18_LC_74)
set_location ADC_VAC.i12800_3_lut_4_lut 7 11 1 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.ADC_DATA_i19 7 11 1 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i19_LC_75)
set_location ADC_VAC.i12801_3_lut_4_lut 8 11 3 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.ADC_DATA_i20 8 11 3 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i20_LC_76)
set_location ADC_VAC.i12802_3_lut_4_lut 8 11 6 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.ADC_DATA_i21 8 11 6 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i21_LC_77)
set_location ADC_VAC.i12803_3_lut_4_lut 8 12 7 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.ADC_DATA_i22 8 12 7 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i22_LC_78)
set_location ADC_VAC.i14441_3_lut_4_lut 8 11 2 # SB_LUT4 (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.ADC_DATA_i23 8 11 2 # SB_DFF (LogicCell: ADC_VAC.ADC_DATA_i23_LC_79)
set_location ADC_VAC.i15304_3_lut 6 16 3 # SB_LUT4 (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.adc_state_i1 6 16 3 # SB_DFFE (LogicCell: ADC_VAC.adc_state_i1_LC_80)
set_location ADC_VAC.i18419_4_lut 9 17 5 # SB_LUT4 (LogicCell: ADC_VAC.i18419_4_lut_LC_81)
set_location ADC_VAC.i18433_4_lut 9 17 6 # SB_LUT4 (LogicCell: ADC_VAC.i18433_4_lut_LC_82)
set_location ADC_VAC.i19093_4_lut 7 17 4 # SB_LUT4 (LogicCell: ADC_VAC.i19093_4_lut_LC_83)
set_location ADC_VAC.i19365_2_lut 6 17 3 # SB_LUT4 (LogicCell: ADC_VAC.i19365_2_lut_LC_84)
set_location ADC_VAC.i1_2_lut 11 16 3 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_LC_85)
set_location ADC_VAC.i1_2_lut_adj_4 7 17 6 # SB_LUT4 (LogicCell: ADC_VAC.i1_2_lut_adj_4_LC_86)
set_location ADC_VAC.i1_3_lut 6 16 6 # SB_LUT4 (LogicCell: ADC_VAC.i1_3_lut_LC_87)
set_location ADC_VAC.i1_4_lut 7 17 5 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_LC_88)
set_location ADC_VAC.i1_4_lut_adj_5 8 16 3 # SB_LUT4 (LogicCell: ADC_VAC.i1_4_lut_adj_5_LC_89)
set_location ADC_VAC.i30_4_lut 6 17 2 # SB_LUT4 (LogicCell: ADC_VAC.i30_4_lut_LC_90)
set_location ADC_VDC.adc_state_1__bdd_4_lut_4_lut 13 4 2 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_91)
set_location ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut 10 6 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_92)
set_location ADC_VDC.cmd_rdadctmp_i23 10 6 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadctmp_i23_LC_92)
set_location ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut 8 2 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_93)
set_location ADC_VDC.cmd_rdadcbuf_i34 8 2 7 # SB_DFFE (LogicCell: ADC_VDC.cmd_rdadcbuf_i34_LC_93)
set_location ADC_VDC.add_23_10_lut 8 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.cmd_rdadcbuf_i8 8 7 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.add_23_10 8 7 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i8_LC_94)
set_location ADC_VDC.add_23_11_lut 8 7 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.cmd_rdadcbuf_i9 8 7 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.add_23_11 8 7 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i9_LC_95)
set_location ADC_VDC.add_23_12_lut 8 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.cmd_rdadcbuf_i10 8 7 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.add_23_12 8 7 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i10_LC_96)
set_location ADC_VDC.add_23_13_lut 8 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.cmd_rdadcbuf_i11 8 7 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.add_23_13 8 7 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i11_LC_97)
set_location ADC_VDC.add_23_14_lut 8 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.cmd_rdadcbuf_i12 8 7 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.add_23_14 8 7 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i12_LC_98)
set_location ADC_VDC.add_23_15_lut 8 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.cmd_rdadcbuf_i13 8 7 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.add_23_15 8 7 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i13_LC_99)
set_location ADC_VDC.add_23_16_lut 8 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.cmd_rdadcbuf_i14 8 7 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.add_23_16 8 7 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i14_LC_100)
set_location ADC_VDC.add_23_17_lut 8 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.cmd_rdadcbuf_i15 8 7 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.add_23_17 8 7 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i15_LC_101)
set_location ADC_VDC.add_23_18_lut 8 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.cmd_rdadcbuf_i16 8 8 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.add_23_18 8 8 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i16_LC_102)
set_location ADC_VDC.add_23_19_lut 8 8 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.cmd_rdadcbuf_i17 8 8 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.add_23_19 8 8 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i17_LC_103)
set_location ADC_VDC.add_23_20_lut 8 8 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.cmd_rdadcbuf_i18 8 8 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.add_23_20 8 8 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i18_LC_104)
set_location ADC_VDC.add_23_21_lut 8 8 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.cmd_rdadcbuf_i19 8 8 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.add_23_21 8 8 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i19_LC_105)
set_location ADC_VDC.add_23_22_lut 8 8 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.cmd_rdadcbuf_i20 8 8 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.add_23_22 8 8 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i20_LC_106)
set_location ADC_VDC.add_23_23_lut 8 8 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.cmd_rdadcbuf_i21 8 8 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.add_23_23 8 8 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i21_LC_107)
set_location ADC_VDC.add_23_24_lut 8 8 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.cmd_rdadcbuf_i22 8 8 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.add_23_24 8 8 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i22_LC_108)
set_location ADC_VDC.add_23_25_lut 8 8 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.cmd_rdadcbuf_i23 8 8 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.add_23_25 8 8 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i23_LC_109)
set_location ADC_VDC.add_23_26_lut 8 9 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.cmd_rdadcbuf_i24 8 9 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.add_23_26 8 9 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i24_LC_110)
set_location ADC_VDC.add_23_27_lut 8 9 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.cmd_rdadcbuf_i25 8 9 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.add_23_27 8 9 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i25_LC_111)
set_location ADC_VDC.add_23_28_lut 8 9 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.cmd_rdadcbuf_i26 8 9 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.add_23_28 8 9 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i26_LC_112)
set_location ADC_VDC.add_23_29_lut 8 9 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.cmd_rdadcbuf_i27 8 9 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.add_23_29 8 9 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i27_LC_113)
set_location ADC_VDC.add_23_2_lut 8 6 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.cmd_rdadcbuf_i0 8 6 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.add_23_2 8 6 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i0_LC_114)
set_location ADC_VDC.add_23_30_lut 8 9 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.cmd_rdadcbuf_i28 8 9 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.add_23_30 8 9 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i28_LC_115)
set_location ADC_VDC.add_23_31_lut 8 9 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.cmd_rdadcbuf_i29 8 9 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.add_23_31 8 9 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i29_LC_116)
set_location ADC_VDC.add_23_32_lut 8 9 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.cmd_rdadcbuf_i30 8 9 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.add_23_32 8 9 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i30_LC_117)
set_location ADC_VDC.add_23_33_lut 8 9 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.cmd_rdadcbuf_i31 8 9 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.add_23_33 8 9 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i31_LC_118)
set_location ADC_VDC.add_23_34_lut 8 10 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.cmd_rdadcbuf_i32 8 10 0 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.add_23_34 8 10 0 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i32_LC_119)
set_location ADC_VDC.add_23_35_lut 8 10 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.cmd_rdadcbuf_i33 8 10 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.add_23_35 8 10 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i33_LC_120)
set_location ADC_VDC.add_23_36_lut 8 10 2 # SB_LUT4 (LogicCell: ADC_VDC.add_23_36_lut_LC_121)
set_location ADC_VDC.add_23_3_lut 8 6 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.cmd_rdadcbuf_i1 8 6 1 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.add_23_3 8 6 1 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i1_LC_122)
set_location ADC_VDC.add_23_4_lut 8 6 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.cmd_rdadcbuf_i2 8 6 2 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.add_23_4 8 6 2 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i2_LC_123)
set_location ADC_VDC.add_23_5_lut 8 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.cmd_rdadcbuf_i3 8 6 3 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.add_23_5 8 6 3 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i3_LC_124)
set_location ADC_VDC.add_23_6_lut 8 6 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.cmd_rdadcbuf_i4 8 6 4 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.add_23_6 8 6 4 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i4_LC_125)
set_location ADC_VDC.add_23_7_lut 8 6 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.cmd_rdadcbuf_i5 8 6 5 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.add_23_7 8 6 5 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i5_LC_126)
set_location ADC_VDC.add_23_8_lut 8 6 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.cmd_rdadcbuf_i6 8 6 6 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.add_23_8 8 6 6 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i6_LC_127)
set_location ADC_VDC.add_23_9_lut 8 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.cmd_rdadcbuf_i7 8 6 7 # SB_DFFESR (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.add_23_9 8 6 7 # SB_CARRY (LogicCell: ADC_VDC.cmd_rdadcbuf_i7_LC_128)
set_location ADC_VDC.add_24_10_lut 8 4 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.avg_cnt_i8 8 4 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.add_24_10 8 4 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i8_LC_129)
set_location ADC_VDC.add_24_11_lut 8 4 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.avg_cnt_i9 8 4 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.add_24_11 8 4 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i9_LC_130)
set_location ADC_VDC.add_24_12_lut 8 4 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.avg_cnt_i10 8 4 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.add_24_12 8 4 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i10_LC_131)
set_location ADC_VDC.add_24_13_lut 8 4 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i11_LC_132)
set_location ADC_VDC.avg_cnt_i11 8 4 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i11_LC_132)
set_location ADC_VDC.add_24_2_lut 8 3 0 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.avg_cnt_i0 8 3 0 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.add_24_2 8 3 0 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i0_LC_133)
set_location ADC_VDC.add_24_3_lut 8 3 1 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.avg_cnt_i1 8 3 1 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.add_24_3 8 3 1 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i1_LC_134)
set_location ADC_VDC.add_24_4_lut 8 3 2 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.avg_cnt_i2 8 3 2 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.add_24_4 8 3 2 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i2_LC_135)
set_location ADC_VDC.add_24_5_lut 8 3 3 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.avg_cnt_i3 8 3 3 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.add_24_5 8 3 3 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i3_LC_136)
set_location ADC_VDC.add_24_6_lut 8 3 4 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.avg_cnt_i4 8 3 4 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.add_24_6 8 3 4 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i4_LC_137)
set_location ADC_VDC.add_24_7_lut 8 3 5 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.avg_cnt_i5 8 3 5 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.add_24_7 8 3 5 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i5_LC_138)
set_location ADC_VDC.add_24_8_lut 8 3 6 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.avg_cnt_i6 8 3 6 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.add_24_8 8 3 6 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i6_LC_139)
set_location ADC_VDC.add_24_9_lut 8 3 7 # SB_LUT4 (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.avg_cnt_i7 8 3 7 # SB_DFFESR (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.add_24_9 8 3 7 # SB_CARRY (LogicCell: ADC_VDC.avg_cnt_i7_LC_140)
set_location ADC_VDC.bit_cnt_3769_add_4_2_lut 15 4 0 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i0_LC_141)
set_location ADC_VDC.bit_cnt_3769__i0 15 4 0 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i0_LC_141)
set_location ADC_VDC.bit_cnt_3769_add_4_2 15 4 0 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i0_LC_141)
set_location ADC_VDC.bit_cnt_3769_add_4_3_lut 15 4 1 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i1_LC_142)
set_location ADC_VDC.bit_cnt_3769__i1 15 4 1 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i1_LC_142)
set_location ADC_VDC.bit_cnt_3769_add_4_3 15 4 1 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i1_LC_142)
set_location ADC_VDC.bit_cnt_3769_add_4_4_lut 15 4 2 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i2_LC_143)
set_location ADC_VDC.bit_cnt_3769__i2 15 4 2 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i2_LC_143)
set_location ADC_VDC.bit_cnt_3769_add_4_4 15 4 2 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i2_LC_143)
set_location ADC_VDC.bit_cnt_3769_add_4_5_lut 15 4 3 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i3_LC_144)
set_location ADC_VDC.bit_cnt_3769__i3 15 4 3 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i3_LC_144)
set_location ADC_VDC.bit_cnt_3769_add_4_5 15 4 3 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i3_LC_144)
set_location ADC_VDC.bit_cnt_3769_add_4_6_lut 15 4 4 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i4_LC_145)
set_location ADC_VDC.bit_cnt_3769__i4 15 4 4 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i4_LC_145)
set_location ADC_VDC.bit_cnt_3769_add_4_6 15 4 4 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i4_LC_145)
set_location ADC_VDC.bit_cnt_3769_add_4_7_lut 15 4 5 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i5_LC_146)
set_location ADC_VDC.bit_cnt_3769__i5 15 4 5 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i5_LC_146)
set_location ADC_VDC.bit_cnt_3769_add_4_7 15 4 5 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i5_LC_146)
set_location ADC_VDC.bit_cnt_3769_add_4_8_lut 15 4 6 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i6_LC_147)
set_location ADC_VDC.bit_cnt_3769__i6 15 4 6 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i6_LC_147)
set_location ADC_VDC.bit_cnt_3769_add_4_8 15 4 6 # SB_CARRY (LogicCell: ADC_VDC.bit_cnt_3769__i6_LC_147)
set_location ADC_VDC.bit_cnt_3769_add_4_9_lut 15 4 7 # SB_LUT4 (LogicCell: ADC_VDC.bit_cnt_3769__i7_LC_148)
set_location ADC_VDC.bit_cnt_3769__i7 15 4 7 # SB_DFFESR (LogicCell: ADC_VDC.bit_cnt_3769__i7_LC_148)
set_location ADC_VDC.genclk.add_32_10_lut 22 8 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.t0on_i8 22 8 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.add_32_10 22 8 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i8_LC_149)
set_location ADC_VDC.genclk.add_32_11_lut 22 8 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.t0on_i9 22 8 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.add_32_11 22 8 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i9_LC_150)
set_location ADC_VDC.genclk.add_32_12_lut 22 8 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.t0on_i10 22 8 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.add_32_12 22 8 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i10_LC_151)
set_location ADC_VDC.genclk.add_32_13_lut 22 8 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.t0on_i11 22 8 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.add_32_13 22 8 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i11_LC_152)
set_location ADC_VDC.genclk.add_32_14_lut 22 8 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.t0on_i12 22 8 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.add_32_14 22 8 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i12_LC_153)
set_location ADC_VDC.genclk.add_32_15_lut 22 8 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.t0on_i13 22 8 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.add_32_15 22 8 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i13_LC_154)
set_location ADC_VDC.genclk.add_32_16_lut 22 8 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.t0on_i14 22 8 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.add_32_16 22 8 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i14_LC_155)
set_location ADC_VDC.genclk.add_32_17_lut 22 8 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i15_LC_156)
set_location ADC_VDC.genclk.t0on_i15 22 8 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i15_LC_156)
set_location ADC_VDC.genclk.add_32_2_lut 22 7 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.t0on_i0 22 7 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.add_32_2 22 7 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i0_LC_157)
set_location ADC_VDC.genclk.add_32_3_lut 22 7 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.t0on_i1 22 7 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.add_32_3 22 7 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i1_LC_158)
set_location ADC_VDC.genclk.add_32_4_lut 22 7 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.t0on_i2 22 7 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.add_32_4 22 7 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i2_LC_159)
set_location ADC_VDC.genclk.add_32_5_lut 22 7 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.t0on_i3 22 7 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.add_32_5 22 7 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i3_LC_160)
set_location ADC_VDC.genclk.add_32_6_lut 22 7 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.t0on_i4 22 7 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.add_32_6 22 7 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i4_LC_161)
set_location ADC_VDC.genclk.add_32_7_lut 22 7 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.t0on_i5 22 7 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.add_32_7 22 7 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i5_LC_162)
set_location ADC_VDC.genclk.add_32_8_lut 22 7 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.t0on_i6 22 7 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.add_32_8 22 7 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i6_LC_163)
set_location ADC_VDC.genclk.add_32_9_lut 22 7 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.t0on_i7 22 7 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.add_32_9 22 7 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0on_i7_LC_164)
set_location ADC_VDC.genclk.add_33_10_lut 19 8 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.t0off_i8 19 8 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.add_33_10 19 8 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i8_LC_165)
set_location ADC_VDC.genclk.add_33_11_lut 19 8 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.t0off_i9 19 8 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.add_33_11 19 8 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i9_LC_166)
set_location ADC_VDC.genclk.add_33_12_lut 19 8 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.t0off_i10 19 8 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.add_33_12 19 8 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i10_LC_167)
set_location ADC_VDC.genclk.add_33_13_lut 19 8 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.t0off_i11 19 8 3 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.add_33_13 19 8 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i11_LC_168)
set_location ADC_VDC.genclk.add_33_14_lut 19 8 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.t0off_i12 19 8 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.add_33_14 19 8 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i12_LC_169)
set_location ADC_VDC.genclk.add_33_15_lut 19 8 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.t0off_i13 19 8 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.add_33_15 19 8 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i13_LC_170)
set_location ADC_VDC.genclk.add_33_16_lut 19 8 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.t0off_i14 19 8 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.add_33_16 19 8 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i14_LC_171)
set_location ADC_VDC.genclk.add_33_17_lut 19 8 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i15_LC_172)
set_location ADC_VDC.genclk.t0off_i15 19 8 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i15_LC_172)
set_location ADC_VDC.genclk.add_33_2_lut 19 7 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.t0off_i0 19 7 0 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.add_33_2 19 7 0 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i0_LC_173)
set_location ADC_VDC.genclk.add_33_3_lut 19 7 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.t0off_i1 19 7 1 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.add_33_3 19 7 1 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i1_LC_174)
set_location ADC_VDC.genclk.add_33_4_lut 19 7 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.t0off_i2 19 7 2 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.add_33_4 19 7 2 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i2_LC_175)
set_location ADC_VDC.genclk.add_33_5_lut 19 7 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.t0off_i3 19 7 3 # SB_DFFNESS (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.add_33_5 19 7 3 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i3_LC_176)
set_location ADC_VDC.genclk.add_33_6_lut 19 7 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.t0off_i4 19 7 4 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.add_33_6 19 7 4 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i4_LC_177)
set_location ADC_VDC.genclk.add_33_7_lut 19 7 5 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.t0off_i5 19 7 5 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.add_33_7 19 7 5 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i5_LC_178)
set_location ADC_VDC.genclk.add_33_8_lut 19 7 6 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.t0off_i6 19 7 6 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.add_33_8 19 7 6 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i6_LC_179)
set_location ADC_VDC.genclk.add_33_9_lut 19 7 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.t0off_i7 19 7 7 # SB_DFFNESR (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.add_33_9 19 7 7 # SB_CARRY (LogicCell: ADC_VDC.genclk.t0off_i7_LC_180)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut 23 7 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_181)
set_location ADC_VDC.genclk.i10_4_lut 18 7 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_LC_182)
set_location ADC_VDC.genclk.i10_4_lut_adj_6 23 7 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i10_4_lut_adj_6_LC_183)
set_location ADC_VDC.genclk.i11981_2_lut 20 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i1_LC_184)
set_location ADC_VDC.genclk.div_state_i1 20 5 4 # SB_DFFNE (LogicCell: ADC_VDC.genclk.div_state_i1_LC_184)
set_location ADC_VDC.genclk.i11_4_lut 18 7 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_LC_185)
set_location ADC_VDC.genclk.i11_4_lut_adj_7 23 7 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i11_4_lut_adj_7_LC_186)
set_location ADC_VDC.genclk.i12646_2_lut_2_lut 20 7 7 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12646_2_lut_2_lut_LC_187)
set_location ADC_VDC.genclk.i12_4_lut 23 8 3 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_LC_188)
set_location ADC_VDC.genclk.i12_4_lut_adj_8 18 7 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i12_4_lut_adj_8_LC_189)
set_location ADC_VDC.genclk.i19039_4_lut 18 7 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19039_4_lut_LC_190)
set_location ADC_VDC.genclk.i19049_4_lut 23 7 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19049_4_lut_LC_191)
set_location ADC_VDC.genclk.i19183_4_lut 23 7 1 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19183_4_lut_LC_192)
set_location ADC_VDC.genclk.i19300_4_lut 18 7 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19300_4_lut_LC_193)
set_location ADC_VDC.genclk.i19334_2_lut 19 5 4 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19334_2_lut_LC_194)
set_location ADC_VDC.genclk.i19386_2_lut_4_lut 20 7 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.div_state_i0_LC_195)
set_location ADC_VDC.genclk.div_state_i0 20 7 0 # SB_DFFN (LogicCell: ADC_VDC.genclk.div_state_i0_LC_195)
set_location ADC_VDC.genclk.i19407_2_lut_4_lut 19 5 0 # SB_LUT4 (LogicCell: ADC_VDC.genclk.i19407_2_lut_4_lut_LC_196)
set_location ADC_VDC.i11_3_lut 8 2 3 # SB_LUT4 (LogicCell: ADC_VDC.i11_3_lut_LC_197)
set_location ADC_VDC.i12069_2_lut_3_lut 13 3 2 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i2_LC_198)
set_location ADC_VDC.adc_state_i2 13 3 2 # SB_DFFESR (LogicCell: ADC_VDC.adc_state_i2_LC_198)
set_location ADC_VDC.i12541_2_lut 8 5 2 # SB_LUT4 (LogicCell: ADC_VDC.i12541_2_lut_LC_199)
set_location ADC_VDC.i15111_2_lut 14 5 2 # SB_LUT4 (LogicCell: ADC_VDC.i15111_2_lut_LC_200)
set_location ADC_VDC.i16137_3_lut 8 2 4 # SB_LUT4 (LogicCell: ADC_VDC.i16137_3_lut_LC_201)
set_location ADC_VDC.i16139_4_lut 13 4 4 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i1_LC_202)
set_location ADC_VDC.adc_state_i1 13 4 4 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i1_LC_202)
set_location ADC_VDC.i16150_3_lut 12 3 5 # SB_LUT4 (LogicCell: ADC_VDC.i16150_3_lut_LC_203)
set_location ADC_VDC.i16159_4_lut 19 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i16159_4_lut_LC_204)
set_location ADC_VDC.i16166_4_lut 10 3 6 # SB_LUT4 (LogicCell: ADC_VDC.SCLK_46_LC_205)
set_location ADC_VDC.SCLK_46 10 3 6 # SB_DFF (LogicCell: ADC_VDC.SCLK_46_LC_205)
set_location ADC_VDC.i16192_3_lut 9 9 3 # SB_LUT4 (LogicCell: ADC_VDC.i16192_3_lut_LC_206)
set_location ADC_VDC.i18357_2_lut 14 4 3 # SB_LUT4 (LogicCell: ADC_VDC.i18357_2_lut_LC_207)
set_location ADC_VDC.i18386_2_lut 14 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i18386_2_lut_LC_208)
set_location ADC_VDC.i18983_4_lut 13 4 7 # SB_LUT4 (LogicCell: ADC_VDC.i18983_4_lut_LC_209)
set_location ADC_VDC.i19100_4_lut 14 4 2 # SB_LUT4 (LogicCell: ADC_VDC.i19100_4_lut_LC_210)
set_location ADC_VDC.i19290_3_lut 8 2 6 # SB_LUT4 (LogicCell: ADC_VDC.i19290_3_lut_LC_211)
set_location ADC_VDC.i19327_4_lut 14 4 1 # SB_LUT4 (LogicCell: ADC_VDC.i19327_4_lut_LC_212)
set_location ADC_VDC.i19333_4_lut_4_lut 10 3 5 # SB_LUT4 (LogicCell: ADC_VDC.i19333_4_lut_4_lut_LC_213)
set_location ADC_VDC.i19342_2_lut 11 3 5 # SB_LUT4 (LogicCell: ADC_VDC.i19342_2_lut_LC_214)
set_location ADC_VDC.i19363_4_lut 13 3 0 # SB_LUT4 (LogicCell: ADC_VDC.i19363_4_lut_LC_215)
set_location ADC_VDC.i19412_4_lut 13 3 3 # SB_LUT4 (LogicCell: ADC_VDC.i19412_4_lut_LC_216)
set_location ADC_VDC.i1_2_lut 19 5 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_LC_217)
set_location ADC_VDC.i1_2_lut_4_lut 14 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_4_lut_LC_218)
set_location ADC_VDC.i1_2_lut_adj_10 12 3 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_10_LC_219)
set_location ADC_VDC.i1_2_lut_adj_11 13 3 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_11_LC_220)
set_location ADC_VDC.i1_2_lut_adj_14 13 4 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_14_LC_221)
set_location ADC_VDC.i1_2_lut_adj_19 10 5 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_19_LC_222)
set_location ADC_VDC.i1_2_lut_adj_9 14 5 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_2_lut_adj_9_LC_223)
set_location ADC_VDC.i1_3_lut_3_lut_4_lut_4_lut 8 2 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_3_lut_4_lut_4_lut_LC_224)
set_location ADC_VDC.i1_3_lut_4_lut 8 5 3 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_LC_225)
set_location ADC_VDC.i1_3_lut_4_lut_adj_20 10 5 5 # SB_LUT4 (LogicCell: ADC_VDC.i1_3_lut_4_lut_adj_20_LC_226)
set_location ADC_VDC.i1_4_lut 14 5 0 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_LC_227)
set_location ADC_VDC.i1_4_lut_4_lut 12 3 2 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_LC_228)
set_location ADC_VDC.i1_4_lut_4_lut_4_lut 8 5 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_4_lut_4_lut_LC_229)
set_location ADC_VDC.i1_4_lut_4_lut_4_lut_adj_22 12 3 3 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i3_LC_230)
set_location ADC_VDC.adc_state_i3 12 3 3 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i3_LC_230)
set_location ADC_VDC.i1_4_lut_4_lut_adj_18 13 5 4 # SB_LUT4 (LogicCell: ADC_VDC.adc_state_i0_LC_231)
set_location ADC_VDC.adc_state_i0 13 5 4 # SB_DFFE (LogicCell: ADC_VDC.adc_state_i0_LC_231)
set_location ADC_VDC.i1_4_lut_adj_13 13 4 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_13_LC_232)
set_location ADC_VDC.i1_4_lut_adj_16 13 3 6 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_16_LC_233)
set_location ADC_VDC.i1_4_lut_adj_17 13 3 7 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_17_LC_234)
set_location ADC_VDC.i1_4_lut_adj_21 9 5 1 # SB_LUT4 (LogicCell: ADC_VDC.i1_4_lut_adj_21_LC_235)
set_location ADC_VDC.i24_4_lut 19 5 7 # SB_LUT4 (LogicCell: ADC_VDC.i24_4_lut_LC_236)
set_location ADC_VDC.i2_2_lut 13 3 4 # SB_LUT4 (LogicCell: ADC_VDC.i2_2_lut_LC_237)
set_location ADC_VDC.i2_3_lut 14 4 7 # SB_LUT4 (LogicCell: ADC_VDC.i2_3_lut_LC_238)
set_location ADC_VDC.i37_4_lut 13 4 0 # SB_LUT4 (LogicCell: ADC_VDC.i37_4_lut_LC_239)
set_location ADC_VDC.i40_3_lut_4_lut 14 3 4 # SB_LUT4 (LogicCell: ADC_VDC.i40_3_lut_4_lut_LC_240)
set_location ADC_VDC.i4_4_lut 14 5 4 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_LC_241)
set_location ADC_VDC.i4_4_lut_adj_12 14 4 5 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_adj_12_LC_242)
set_location ADC_VDC.i4_4_lut_adj_15 13 4 6 # SB_LUT4 (LogicCell: ADC_VDC.i4_4_lut_adj_15_LC_243)
set_location ADC_VDC.i5_3_lut 14 4 6 # SB_LUT4 (LogicCell: ADC_VDC.i5_3_lut_LC_244)
set_location ADC_VDC.i7704_3_lut_4_lut 12 3 1 # SB_LUT4 (LogicCell: ADC_VDC.i7704_3_lut_4_lut_LC_245)
set_location ADC_VDC.i7_4_lut 8 2 2 # SB_LUT4 (LogicCell: ADC_VDC.i7_4_lut_LC_246)
set_location ADC_VDC.i8_4_lut 9 3 2 # SB_LUT4 (LogicCell: ADC_VDC.i8_4_lut_LC_247)
set_location ADC_VDC.i9_4_lut 9 3 6 # SB_LUT4 (LogicCell: ADC_VDC.i9_4_lut_LC_248)
set_location ADC_VDC.n22195_bdd_4_lut_4_lut 13 4 3 # SB_LUT4 (LogicCell: ADC_VDC.n22195_bdd_4_lut_4_lut_LC_249)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 10 12 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i0_LC_250)
set_location CLK_DDS.tmp_buf_i0 10 12 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i0_LC_250)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 10 12 0 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i10_LC_251)
set_location CLK_DDS.tmp_buf_i10 10 12 0 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i10_LC_251)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 10 12 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i11_LC_252)
set_location CLK_DDS.tmp_buf_i11 10 12 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i11_LC_252)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 10 12 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i12_LC_253)
set_location CLK_DDS.tmp_buf_i12 10 12 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i12_LC_253)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 10 12 3 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i13_LC_254)
set_location CLK_DDS.tmp_buf_i13 10 12 3 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i13_LC_254)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 11 12 0 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i14_LC_255)
set_location CLK_DDS.tmp_buf_i14 11 12 0 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i14_LC_255)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 10 12 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i15_LC_256)
set_location CLK_DDS.tmp_buf_i15 10 12 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i15_LC_256)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 11 12 1 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i1_LC_257)
set_location CLK_DDS.tmp_buf_i1 11 12 1 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i1_LC_257)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 11 12 2 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i2_LC_258)
set_location CLK_DDS.tmp_buf_i2 11 12 2 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i2_LC_258)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 11 12 3 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i3_LC_259)
set_location CLK_DDS.tmp_buf_i3 11 12 3 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i3_LC_259)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 11 12 4 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i4_LC_260)
set_location CLK_DDS.tmp_buf_i4 11 12 4 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i4_LC_260)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 11 12 5 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i5_LC_261)
set_location CLK_DDS.tmp_buf_i5 11 12 5 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i5_LC_261)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 11 12 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i6_LC_262)
set_location CLK_DDS.tmp_buf_i6 11 12 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i6_LC_262)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 10 12 6 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i7_LC_263)
set_location CLK_DDS.tmp_buf_i7 10 12 6 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i7_LC_263)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 10 12 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i8_LC_264)
set_location CLK_DDS.tmp_buf_i8 10 12 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i8_LC_264)
set_location CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 11 12 7 # SB_LUT4 (LogicCell: CLK_DDS.tmp_buf_i9_LC_265)
set_location CLK_DDS.tmp_buf_i9 11 12 7 # SB_DFFE (LogicCell: CLK_DDS.tmp_buf_i9_LC_265)
set_location CLK_DDS.dds_state_2__I_0_i7_3_lut 6 3 3 # SB_LUT4 (LogicCell: CLK_DDS.CS_28_LC_266)
set_location CLK_DDS.CS_28 6 3 3 # SB_DFFE (LogicCell: CLK_DDS.CS_28_LC_266)
set_location CLK_DDS.i12142_2_lut 7 6 0 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i1_LC_267)
set_location CLK_DDS.dds_state_i1 7 6 0 # SB_DFFESR (LogicCell: CLK_DDS.dds_state_i1_LC_267)
set_location CLK_DDS.i14512_3_lut_4_lut 9 11 0 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i0_LC_268)
set_location CLK_DDS.bit_cnt_i0 9 11 0 # SB_DFF (LogicCell: CLK_DDS.bit_cnt_i0_LC_268)
set_location CLK_DDS.i19328_4_lut 14 5 7 # SB_LUT4 (LogicCell: CLK_DDS.i19328_4_lut_LC_269)
set_location CLK_DDS.i19392_4_lut 7 10 5 # SB_LUT4 (LogicCell: CLK_DDS.i19392_4_lut_LC_270)
set_location CLK_DDS.i1_3_lut 6 8 2 # SB_LUT4 (LogicCell: CLK_DDS.i1_3_lut_LC_271)
set_location CLK_DDS.i23_4_lut 6 4 1 # SB_LUT4 (LogicCell: CLK_DDS.i23_4_lut_LC_272)
set_location CLK_DDS.i3_3_lut_4_lut 7 10 3 # SB_LUT4 (LogicCell: CLK_DDS.i3_3_lut_4_lut_LC_273)
set_location EIS_SYNCCLK_I_0_1_lut 8 14 2 # SB_LUT4 (LogicCell: EIS_SYNCCLK_I_0_1_lut_LC_274)
set_location RTD.adc_state_3__I_0_62_Mux_7_i3_4_lut 3 7 0 # SB_LUT4 (LogicCell: RTD.adress_i7_LC_275)
set_location RTD.adress_i7 3 7 0 # SB_DFFESR (LogicCell: RTD.adress_i7_LC_275)
set_location RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut 5 10 0 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i1_LC_276)
set_location RTD.cfg_tmp_i1 5 10 0 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i1_LC_276)
set_location RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut 5 10 1 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i2_LC_277)
set_location RTD.cfg_tmp_i2 5 10 1 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i2_LC_277)
set_location RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut 5 10 2 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i3_LC_278)
set_location RTD.cfg_tmp_i3 5 10 2 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i3_LC_278)
set_location RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut 5 10 3 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i4_LC_279)
set_location RTD.cfg_tmp_i4 5 10 3 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i4_LC_279)
set_location RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut 5 10 4 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i5_LC_280)
set_location RTD.cfg_tmp_i5 5 10 4 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i5_LC_280)
set_location RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut 5 10 5 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i6_LC_281)
set_location RTD.cfg_tmp_i6 5 10 5 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i6_LC_281)
set_location RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut 5 10 6 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i7_LC_282)
set_location RTD.cfg_tmp_i7 5 10 6 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i7_LC_282)
set_location RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut 5 8 2 # SB_LUT4 (LogicCell: RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut_LC_283)
set_location RTD.adc_state_3__I_0_66_Mux_0_i15_3_lut 5 9 3 # SB_LUT4 (LogicCell: RTD.adc_state_i0_LC_284)
set_location RTD.adc_state_i0 5 9 3 # SB_DFFE (LogicCell: RTD.adc_state_i0_LC_284)
set_location RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut 5 9 0 # SB_LUT4 (LogicCell: RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut_LC_285)
set_location RTD.adc_state_3__I_0_66_Mux_3_i15_4_lut 3 8 4 # SB_LUT4 (LogicCell: RTD.adc_state_i3_LC_286)
set_location RTD.adc_state_i3 3 8 4 # SB_DFFE (LogicCell: RTD.adc_state_i3_LC_286)
set_location RTD.adc_state_3__I_0_69_i15_4_lut 2 5 3 # SB_LUT4 (LogicCell: RTD.SCLK_51_LC_287)
set_location RTD.SCLK_51 2 5 3 # SB_DFFE (LogicCell: RTD.SCLK_51_LC_287)
set_location RTD.i12067_2_lut 5 7 5 # SB_LUT4 (LogicCell: RTD.i12067_2_lut_LC_288)
set_location RTD.i12586_2_lut 5 9 7 # SB_LUT4 (LogicCell: RTD.i12586_2_lut_LC_289)
set_location RTD.i12_4_lut 7 14 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i8_LC_290)
set_location RTD.READ_DATA_i8 7 14 5 # SB_DFF (LogicCell: RTD.READ_DATA_i8_LC_290)
set_location RTD.i12_4_lut_adj_25 6 12 3 # SB_LUT4 (LogicCell: RTD.read_buf_i9_LC_291)
set_location RTD.read_buf_i9 6 12 3 # SB_DFF (LogicCell: RTD.read_buf_i9_LC_291)
set_location RTD.i14233_4_lut 5 10 7 # SB_LUT4 (LogicCell: RTD.cfg_tmp_i0_LC_292)
set_location RTD.cfg_tmp_i0 5 10 7 # SB_DFFESR (LogicCell: RTD.cfg_tmp_i0_LC_292)
set_location RTD.i15335_4_lut 2 8 1 # SB_LUT4 (LogicCell: RTD.MOSI_59_LC_293)
set_location RTD.MOSI_59 2 8 1 # SB_DFFESR (LogicCell: RTD.MOSI_59_LC_293)
set_location RTD.i17102_1_lut 6 9 3 # SB_LUT4 (LogicCell: RTD.bit_cnt_3771__i0_LC_294)
set_location RTD.bit_cnt_3771__i0 6 9 3 # SB_DFFESR (LogicCell: RTD.bit_cnt_3771__i0_LC_294)
set_location RTD.i17104_2_lut 6 9 1 # SB_LUT4 (LogicCell: RTD.bit_cnt_3771__i1_LC_295)
set_location RTD.bit_cnt_3771__i1 6 9 1 # SB_DFFESR (LogicCell: RTD.bit_cnt_3771__i1_LC_295)
set_location RTD.i17111_2_lut_3_lut 6 9 2 # SB_LUT4 (LogicCell: RTD.bit_cnt_3771__i2_LC_296)
set_location RTD.bit_cnt_3771__i2 6 9 2 # SB_DFFESR (LogicCell: RTD.bit_cnt_3771__i2_LC_296)
set_location RTD.i17118_3_lut_4_lut 6 9 0 # SB_LUT4 (LogicCell: RTD.bit_cnt_3771__i3_LC_297)
set_location RTD.bit_cnt_3771__i3 6 9 0 # SB_DFFESR (LogicCell: RTD.bit_cnt_3771__i3_LC_297)
set_location RTD.i17182_3_lut 5 9 4 # SB_LUT4 (LogicCell: RTD.i17182_3_lut_LC_298)
set_location RTD.i19242_3_lut 5 8 1 # SB_LUT4 (LogicCell: RTD.i19242_3_lut_LC_299)
set_location RTD.i19313_4_lut 3 9 4 # SB_LUT4 (LogicCell: RTD.i19313_4_lut_LC_300)
set_location RTD.i19332_3_lut_3_lut 5 6 4 # SB_LUT4 (LogicCell: RTD.i19332_3_lut_3_lut_LC_301)
set_location RTD.i19375_4_lut_4_lut 2 6 0 # SB_LUT4 (LogicCell: RTD.i19375_4_lut_4_lut_LC_302)
set_location RTD.i19401_4_lut_4_lut 5 5 1 # SB_LUT4 (LogicCell: RTD.CS_52_LC_303)
set_location RTD.CS_52 5 5 1 # SB_DFFE (LogicCell: RTD.CS_52_LC_303)
set_location RTD.i19410_4_lut_4_lut 5 8 5 # SB_LUT4 (LogicCell: RTD.i19410_4_lut_4_lut_LC_304)
set_location RTD.i1_2_lut 3 8 3 # SB_LUT4 (LogicCell: RTD.i1_2_lut_LC_305)
set_location RTD.i1_2_lut_3_lut 3 7 3 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_LC_306)
set_location RTD.i1_2_lut_3_lut_4_lut 3 10 5 # SB_LUT4 (LogicCell: RTD.i1_2_lut_3_lut_4_lut_LC_307)
set_location RTD.i1_2_lut_adj_23 3 9 3 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_23_LC_308)
set_location RTD.i1_2_lut_adj_31 3 9 6 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_31_LC_309)
set_location RTD.i1_2_lut_adj_38 5 9 1 # SB_LUT4 (LogicCell: RTD.i1_2_lut_adj_38_LC_310)
set_location RTD.i1_3_lut 3 6 5 # SB_LUT4 (LogicCell: RTD.i1_3_lut_LC_311)
set_location RTD.i1_3_lut_4_lut 10 9 0 # SB_LUT4 (LogicCell: RTD.i1_3_lut_4_lut_LC_312)
set_location RTD.i1_4_lut 3 8 2 # SB_LUT4 (LogicCell: RTD.adc_state_i1_LC_313)
set_location RTD.adc_state_i1 3 8 2 # SB_DFFE (LogicCell: RTD.adc_state_i1_LC_313)
set_location RTD.i1_4_lut_4_lut 3 7 6 # SB_LUT4 (LogicCell: RTD.adress_i0_LC_314)
set_location RTD.adress_i0 3 7 6 # SB_DFFESR (LogicCell: RTD.adress_i0_LC_314)
set_location RTD.i1_4_lut_4_lut_adj_39 3 10 4 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_39_LC_315)
set_location RTD.i1_4_lut_4_lut_adj_40 2 7 2 # SB_LUT4 (LogicCell: RTD.i1_4_lut_4_lut_adj_40_LC_316)
set_location RTD.i1_4_lut_adj_27 2 7 0 # SB_LUT4 (LogicCell: RTD.cfg_buf_i7_LC_317)
set_location RTD.cfg_buf_i7 2 7 0 # SB_DFF (LogicCell: RTD.cfg_buf_i7_LC_317)
set_location RTD.i1_4_lut_adj_28 3 6 0 # SB_LUT4 (LogicCell: RTD.cfg_buf_i6_LC_318)
set_location RTD.cfg_buf_i6 3 6 0 # SB_DFF (LogicCell: RTD.cfg_buf_i6_LC_318)
set_location RTD.i1_4_lut_adj_29 2 7 4 # SB_LUT4 (LogicCell: RTD.cfg_buf_i5_LC_319)
set_location RTD.cfg_buf_i5 2 7 4 # SB_DFF (LogicCell: RTD.cfg_buf_i5_LC_319)
set_location RTD.i1_4_lut_adj_30 2 7 3 # SB_LUT4 (LogicCell: RTD.cfg_buf_i4_LC_320)
set_location RTD.cfg_buf_i4 2 7 3 # SB_DFF (LogicCell: RTD.cfg_buf_i4_LC_320)
set_location RTD.i1_4_lut_adj_32 3 6 6 # SB_LUT4 (LogicCell: RTD.cfg_buf_i3_LC_321)
set_location RTD.cfg_buf_i3 3 6 6 # SB_DFF (LogicCell: RTD.cfg_buf_i3_LC_321)
set_location RTD.i1_4_lut_adj_33 2 7 5 # SB_LUT4 (LogicCell: RTD.cfg_buf_i2_LC_322)
set_location RTD.cfg_buf_i2 2 7 5 # SB_DFF (LogicCell: RTD.cfg_buf_i2_LC_322)
set_location RTD.i1_4_lut_adj_34 3 6 2 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_34_LC_323)
set_location RTD.i1_4_lut_adj_35 3 6 3 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_35_LC_324)
set_location RTD.i1_4_lut_adj_36 3 6 7 # SB_LUT4 (LogicCell: RTD.mode_53_LC_325)
set_location RTD.mode_53 3 6 7 # SB_DFF (LogicCell: RTD.mode_53_LC_325)
set_location RTD.i1_4_lut_adj_37 3 7 1 # SB_LUT4 (LogicCell: RTD.i1_4_lut_adj_37_LC_326)
set_location RTD.i21_4_lut 3 8 0 # SB_LUT4 (LogicCell: RTD.adc_state_i2_LC_327)
set_location RTD.adc_state_i2 3 8 0 # SB_DFFE (LogicCell: RTD.adc_state_i2_LC_327)
set_location RTD.i22_4_lut 3 9 1 # SB_LUT4 (LogicCell: RTD.i22_4_lut_LC_328)
set_location RTD.i22_4_lut_4_lut 3 6 4 # SB_LUT4 (LogicCell: RTD.i22_4_lut_4_lut_LC_329)
set_location RTD.i24_4_lut_4_lut 3 9 2 # SB_LUT4 (LogicCell: RTD.i24_4_lut_4_lut_LC_330)
set_location RTD.i27_4_lut_4_lut 2 9 6 # SB_LUT4 (LogicCell: RTD.i27_4_lut_4_lut_LC_331)
set_location RTD.i2_2_lut_3_lut 5 8 0 # SB_LUT4 (LogicCell: RTD.i2_2_lut_3_lut_LC_332)
set_location RTD.i2_3_lut 6 8 6 # SB_LUT4 (LogicCell: RTD.i2_3_lut_LC_333)
set_location RTD.i2_3_lut_adj_24 5 9 2 # SB_LUT4 (LogicCell: RTD.i2_3_lut_adj_24_LC_334)
set_location RTD.i2_3_lut_adj_26 3 10 2 # SB_LUT4 (LogicCell: RTD.i2_3_lut_adj_26_LC_335)
set_location RTD.i2_4_lut 3 7 5 # SB_LUT4 (LogicCell: RTD.i2_4_lut_LC_336)
set_location RTD.i30_4_lut 5 9 6 # SB_LUT4 (LogicCell: RTD.i30_4_lut_LC_337)
set_location RTD.i31_3_lut_3_lut 5 9 5 # SB_LUT4 (LogicCell: RTD.i31_3_lut_3_lut_LC_338)
set_location RTD.i34_4_lut_4_lut 5 7 2 # SB_LUT4 (LogicCell: RTD.i34_4_lut_4_lut_LC_339)
set_location RTD.i35_4_lut_4_lut 5 7 3 # SB_LUT4 (LogicCell: RTD.i35_4_lut_4_lut_LC_340)
set_location RTD.i3_4_lut 3 7 4 # SB_LUT4 (LogicCell: RTD.i3_4_lut_LC_341)
set_location RTD.i4903_2_lut 3 8 1 # SB_LUT4 (LogicCell: RTD.i4903_2_lut_LC_342)
set_location RTD.i4933_2_lut 5 8 4 # SB_LUT4 (LogicCell: RTD.i4933_2_lut_LC_343)
set_location RTD.i4_4_lut 3 8 7 # SB_LUT4 (LogicCell: RTD.i4_4_lut_LC_344)
set_location RTD.i7_4_lut 3 7 2 # SB_LUT4 (LogicCell: RTD.i7_4_lut_LC_345)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut 12 15 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i0_LC_346)
set_location SIG_DDS.tmp_buf_i0 12 15 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i0_LC_346)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut 11 15 0 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i10_LC_347)
set_location SIG_DDS.tmp_buf_i10 11 15 0 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i10_LC_347)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut 11 15 1 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i11_LC_348)
set_location SIG_DDS.tmp_buf_i11 11 15 1 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i11_LC_348)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut 11 15 5 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i12_LC_349)
set_location SIG_DDS.tmp_buf_i12 11 15 5 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i12_LC_349)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut 11 15 3 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i13_LC_350)
set_location SIG_DDS.tmp_buf_i13 11 15 3 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i13_LC_350)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut 11 15 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i14_LC_351)
set_location SIG_DDS.tmp_buf_i14 11 15 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i14_LC_351)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut 12 15 4 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i15_LC_352)
set_location SIG_DDS.tmp_buf_i15 12 15 4 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i15_LC_352)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut 12 15 1 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i1_LC_353)
set_location SIG_DDS.tmp_buf_i1 12 15 1 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i1_LC_353)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut 12 15 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i2_LC_354)
set_location SIG_DDS.tmp_buf_i2 12 15 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i2_LC_354)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut 12 15 3 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i3_LC_355)
set_location SIG_DDS.tmp_buf_i3 12 15 3 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i3_LC_355)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut 12 15 5 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i4_LC_356)
set_location SIG_DDS.tmp_buf_i4 12 15 5 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i4_LC_356)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut 11 15 2 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i5_LC_357)
set_location SIG_DDS.tmp_buf_i5 11 15 2 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i5_LC_357)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut 11 15 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i6_LC_358)
set_location SIG_DDS.tmp_buf_i6 11 15 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i6_LC_358)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut 12 15 7 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i7_LC_359)
set_location SIG_DDS.tmp_buf_i7 12 15 7 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i7_LC_359)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut 12 15 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i8_LC_360)
set_location SIG_DDS.tmp_buf_i8 12 15 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i8_LC_360)
set_location SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut 11 15 6 # SB_LUT4 (LogicCell: SIG_DDS.tmp_buf_i9_LC_361)
set_location SIG_DDS.tmp_buf_i9 11 15 6 # SB_DFFE (LogicCell: SIG_DDS.tmp_buf_i9_LC_361)
set_location SIG_DDS.dds_state_2__I_0_i7_3_lut 14 20 1 # SB_LUT4 (LogicCell: SIG_DDS.CS_28_LC_362)
set_location SIG_DDS.CS_28 14 20 1 # SB_DFFE (LogicCell: SIG_DDS.CS_28_LC_362)
set_location SIG_DDS.i12141_2_lut 13 20 0 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i1_LC_363)
set_location SIG_DDS.dds_state_i1 13 20 0 # SB_DFFESR (LogicCell: SIG_DDS.dds_state_i1_LC_363)
set_location SIG_DDS.i12163_4_lut 12 14 0 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i0_LC_364)
set_location SIG_DDS.dds_state_i0 12 14 0 # SB_DFFE (LogicCell: SIG_DDS.dds_state_i0_LC_364)
set_location SIG_DDS.i12467_3_lut 10 9 4 # SB_LUT4 (LogicCell: SIG_DDS.i12467_3_lut_LC_365)
set_location SIG_DDS.i19009_2_lut 14 12 5 # SB_LUT4 (LogicCell: SIG_DDS.i19009_2_lut_LC_366)
set_location SIG_DDS.i19329_4_lut 16 18 7 # SB_LUT4 (LogicCell: SIG_DDS.i19329_4_lut_LC_367)
set_location SIG_DDS.i19372_4_lut 14 15 4 # SB_LUT4 (LogicCell: SIG_DDS.i19372_4_lut_LC_368)
set_location SIG_DDS.i23_4_lut 13 19 3 # SB_LUT4 (LogicCell: SIG_DDS.i23_4_lut_LC_369)
set_location SIG_DDS.i3830_2_lut 17 11 1 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i1_LC_370)
set_location SIG_DDS.bit_cnt_i1 17 11 1 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i1_LC_370)
set_location SIG_DDS.i3837_2_lut_3_lut 17 11 2 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i2_LC_371)
set_location SIG_DDS.bit_cnt_i2 17 11 2 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i2_LC_371)
set_location SIG_DDS.i3844_3_lut_4_lut 17 11 0 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i3_LC_372)
set_location SIG_DDS.bit_cnt_i3 17 11 0 # SB_DFFESR (LogicCell: SIG_DDS.bit_cnt_i3_LC_372)
set_location SIG_DDS.i4_4_lut 12 9 1 # SB_LUT4 (LogicCell: SIG_DDS.i4_4_lut_LC_373)
set_location THERMOSTAT_I_0_1_lut 10 11 0 # SB_LUT4 (LogicCell: buf_control_i7_LC_374)
set_location buf_control_i7 10 11 0 # SB_DFFESR (LogicCell: buf_control_i7_LC_374)
set_location acadc_rst_I_0_1_lut 6 19 7 # SB_LUT4 (LogicCell: acadc_rst_I_0_1_lut_LC_375)
set_location add_125_10_lut 14 19 0 # SB_LUT4 (LogicCell: add_125_10_lut_LC_376)
set_location add_125_10 14 19 0 # SB_CARRY (LogicCell: add_125_10_lut_LC_376)
set_location add_125_11_lut 14 19 1 # SB_LUT4 (LogicCell: add_125_11_lut_LC_377)
set_location add_125_2_lut 14 18 0 # SB_LUT4 (LogicCell: add_125_2_lut_LC_378)
set_location add_125_2 14 18 0 # SB_CARRY (LogicCell: add_125_2_lut_LC_378)
set_location add_125_3_lut 14 18 1 # SB_LUT4 (LogicCell: add_125_3_lut_LC_379)
set_location add_125_3 14 18 1 # SB_CARRY (LogicCell: add_125_3_lut_LC_379)
set_location add_125_4_lut 14 18 2 # SB_LUT4 (LogicCell: add_125_4_lut_LC_380)
set_location add_125_4 14 18 2 # SB_CARRY (LogicCell: add_125_4_lut_LC_380)
set_location add_125_5_lut 14 18 3 # SB_LUT4 (LogicCell: add_125_5_lut_LC_381)
set_location add_125_5 14 18 3 # SB_CARRY (LogicCell: add_125_5_lut_LC_381)
set_location add_125_6_lut 14 18 4 # SB_LUT4 (LogicCell: add_125_6_lut_LC_382)
set_location add_125_6 14 18 4 # SB_CARRY (LogicCell: add_125_6_lut_LC_382)
set_location add_125_7_lut 14 18 5 # SB_LUT4 (LogicCell: add_125_7_lut_LC_383)
set_location add_125_7 14 18 5 # SB_CARRY (LogicCell: add_125_7_lut_LC_383)
set_location add_125_8_lut 14 18 6 # SB_LUT4 (LogicCell: add_125_8_lut_LC_384)
set_location add_125_8 14 18 6 # SB_CARRY (LogicCell: add_125_8_lut_LC_384)
set_location add_125_9_lut 14 18 7 # SB_LUT4 (LogicCell: add_125_9_lut_LC_385)
set_location add_125_9 14 18 7 # SB_CARRY (LogicCell: add_125_9_lut_LC_385)
set_location add_126_10_lut 15 15 0 # SB_LUT4 (LogicCell: data_idxvec_i8_LC_386)
set_location data_idxvec_i8 15 15 0 # SB_DFFE (LogicCell: data_idxvec_i8_LC_386)
set_location add_126_10 15 15 0 # SB_CARRY (LogicCell: data_idxvec_i8_LC_386)
set_location add_126_11_lut 15 15 1 # SB_LUT4 (LogicCell: data_idxvec_i9_LC_387)
set_location data_idxvec_i9 15 15 1 # SB_DFFE (LogicCell: data_idxvec_i9_LC_387)
set_location add_126_11 15 15 1 # SB_CARRY (LogicCell: data_idxvec_i9_LC_387)
set_location add_126_12_lut 15 15 2 # SB_LUT4 (LogicCell: data_idxvec_i10_LC_388)
set_location data_idxvec_i10 15 15 2 # SB_DFFE (LogicCell: data_idxvec_i10_LC_388)
set_location add_126_12 15 15 2 # SB_CARRY (LogicCell: data_idxvec_i10_LC_388)
set_location add_126_13_lut 15 15 3 # SB_LUT4 (LogicCell: data_idxvec_i11_LC_389)
set_location data_idxvec_i11 15 15 3 # SB_DFFE (LogicCell: data_idxvec_i11_LC_389)
set_location add_126_13 15 15 3 # SB_CARRY (LogicCell: data_idxvec_i11_LC_389)
set_location add_126_14_lut 15 15 4 # SB_LUT4 (LogicCell: data_idxvec_i12_LC_390)
set_location data_idxvec_i12 15 15 4 # SB_DFFE (LogicCell: data_idxvec_i12_LC_390)
set_location add_126_14 15 15 4 # SB_CARRY (LogicCell: data_idxvec_i12_LC_390)
set_location add_126_15_lut 15 15 5 # SB_LUT4 (LogicCell: data_idxvec_i13_LC_391)
set_location data_idxvec_i13 15 15 5 # SB_DFFE (LogicCell: data_idxvec_i13_LC_391)
set_location add_126_15 15 15 5 # SB_CARRY (LogicCell: data_idxvec_i13_LC_391)
set_location add_126_16_lut 15 15 6 # SB_LUT4 (LogicCell: data_idxvec_i14_LC_392)
set_location data_idxvec_i14 15 15 6 # SB_DFFE (LogicCell: data_idxvec_i14_LC_392)
set_location add_126_16 15 15 6 # SB_CARRY (LogicCell: data_idxvec_i14_LC_392)
set_location add_126_17_lut 15 15 7 # SB_LUT4 (LogicCell: data_idxvec_i15_LC_393)
set_location data_idxvec_i15 15 15 7 # SB_DFFE (LogicCell: data_idxvec_i15_LC_393)
set_location add_126_2_lut 15 14 0 # SB_LUT4 (LogicCell: data_idxvec_i0_LC_394)
set_location data_idxvec_i0 15 14 0 # SB_DFFE (LogicCell: data_idxvec_i0_LC_394)
set_location add_126_2 15 14 0 # SB_CARRY (LogicCell: data_idxvec_i0_LC_394)
set_location add_126_3_lut 15 14 1 # SB_LUT4 (LogicCell: data_idxvec_i1_LC_395)
set_location data_idxvec_i1 15 14 1 # SB_DFFE (LogicCell: data_idxvec_i1_LC_395)
set_location add_126_3 15 14 1 # SB_CARRY (LogicCell: data_idxvec_i1_LC_395)
set_location add_126_4_lut 15 14 2 # SB_LUT4 (LogicCell: data_idxvec_i2_LC_396)
set_location data_idxvec_i2 15 14 2 # SB_DFFE (LogicCell: data_idxvec_i2_LC_396)
set_location add_126_4 15 14 2 # SB_CARRY (LogicCell: data_idxvec_i2_LC_396)
set_location add_126_5_lut 15 14 3 # SB_LUT4 (LogicCell: data_idxvec_i3_LC_397)
set_location data_idxvec_i3 15 14 3 # SB_DFFE (LogicCell: data_idxvec_i3_LC_397)
set_location add_126_5 15 14 3 # SB_CARRY (LogicCell: data_idxvec_i3_LC_397)
set_location add_126_6_lut 15 14 4 # SB_LUT4 (LogicCell: data_idxvec_i4_LC_398)
set_location data_idxvec_i4 15 14 4 # SB_DFFE (LogicCell: data_idxvec_i4_LC_398)
set_location add_126_6 15 14 4 # SB_CARRY (LogicCell: data_idxvec_i4_LC_398)
set_location add_126_7_lut 15 14 5 # SB_LUT4 (LogicCell: data_idxvec_i5_LC_399)
set_location data_idxvec_i5 15 14 5 # SB_DFFE (LogicCell: data_idxvec_i5_LC_399)
set_location add_126_7 15 14 5 # SB_CARRY (LogicCell: data_idxvec_i5_LC_399)
set_location add_126_8_lut 15 14 6 # SB_LUT4 (LogicCell: data_idxvec_i6_LC_400)
set_location data_idxvec_i6 15 14 6 # SB_DFFE (LogicCell: data_idxvec_i6_LC_400)
set_location add_126_8 15 14 6 # SB_CARRY (LogicCell: data_idxvec_i6_LC_400)
set_location add_126_9_lut 15 14 7 # SB_LUT4 (LogicCell: data_idxvec_i7_LC_401)
set_location data_idxvec_i7 15 14 7 # SB_DFFE (LogicCell: data_idxvec_i7_LC_401)
set_location add_126_9 15 14 7 # SB_CARRY (LogicCell: data_idxvec_i7_LC_401)
set_location add_67_10_lut 11 14 0 # SB_LUT4 (LogicCell: data_count_i0_i8_LC_402)
set_location data_count_i0_i8 11 14 0 # SB_DFFNESR (LogicCell: data_count_i0_i8_LC_402)
set_location add_67_10 11 14 0 # SB_CARRY (LogicCell: data_count_i0_i8_LC_402)
set_location add_67_11_lut 11 14 1 # SB_LUT4 (LogicCell: data_count_i0_i9_LC_403)
set_location data_count_i0_i9 11 14 1 # SB_DFFNESR (LogicCell: data_count_i0_i9_LC_403)
set_location add_67_2_lut 11 13 0 # SB_LUT4 (LogicCell: data_count_i0_i0_LC_404)
set_location data_count_i0_i0 11 13 0 # SB_DFFNESR (LogicCell: data_count_i0_i0_LC_404)
set_location add_67_2 11 13 0 # SB_CARRY (LogicCell: data_count_i0_i0_LC_404)
set_location add_67_3_lut 11 13 1 # SB_LUT4 (LogicCell: data_count_i0_i1_LC_405)
set_location data_count_i0_i1 11 13 1 # SB_DFFNESR (LogicCell: data_count_i0_i1_LC_405)
set_location add_67_3 11 13 1 # SB_CARRY (LogicCell: data_count_i0_i1_LC_405)
set_location add_67_4_lut 11 13 2 # SB_LUT4 (LogicCell: data_count_i0_i2_LC_406)
set_location data_count_i0_i2 11 13 2 # SB_DFFNESR (LogicCell: data_count_i0_i2_LC_406)
set_location add_67_4 11 13 2 # SB_CARRY (LogicCell: data_count_i0_i2_LC_406)
set_location add_67_5_lut 11 13 3 # SB_LUT4 (LogicCell: data_count_i0_i3_LC_407)
set_location data_count_i0_i3 11 13 3 # SB_DFFNESR (LogicCell: data_count_i0_i3_LC_407)
set_location add_67_5 11 13 3 # SB_CARRY (LogicCell: data_count_i0_i3_LC_407)
set_location add_67_6_lut 11 13 4 # SB_LUT4 (LogicCell: data_count_i0_i4_LC_408)
set_location data_count_i0_i4 11 13 4 # SB_DFFNESR (LogicCell: data_count_i0_i4_LC_408)
set_location add_67_6 11 13 4 # SB_CARRY (LogicCell: data_count_i0_i4_LC_408)
set_location add_67_7_lut 11 13 5 # SB_LUT4 (LogicCell: data_count_i0_i5_LC_409)
set_location data_count_i0_i5 11 13 5 # SB_DFFNESR (LogicCell: data_count_i0_i5_LC_409)
set_location add_67_7 11 13 5 # SB_CARRY (LogicCell: data_count_i0_i5_LC_409)
set_location add_67_8_lut 11 13 6 # SB_LUT4 (LogicCell: data_count_i0_i6_LC_410)
set_location data_count_i0_i6 11 13 6 # SB_DFFNESR (LogicCell: data_count_i0_i6_LC_410)
set_location add_67_8 11 13 6 # SB_CARRY (LogicCell: data_count_i0_i6_LC_410)
set_location add_67_9_lut 11 13 7 # SB_LUT4 (LogicCell: data_count_i0_i7_LC_411)
set_location data_count_i0_i7 11 13 7 # SB_DFFNESR (LogicCell: data_count_i0_i7_LC_411)
set_location add_67_9 11 13 7 # SB_CARRY (LogicCell: data_count_i0_i7_LC_411)
set_location add_68_10_lut 15 17 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i8_LC_412)
set_location data_cntvec_i0_i8 15 17 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i8_LC_412)
set_location add_68_10 15 17 0 # SB_CARRY (LogicCell: data_cntvec_i0_i8_LC_412)
set_location add_68_11_lut 15 17 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i9_LC_413)
set_location data_cntvec_i0_i9 15 17 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i9_LC_413)
set_location add_68_11 15 17 1 # SB_CARRY (LogicCell: data_cntvec_i0_i9_LC_413)
set_location add_68_12_lut 15 17 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i10_LC_414)
set_location data_cntvec_i0_i10 15 17 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i10_LC_414)
set_location add_68_12 15 17 2 # SB_CARRY (LogicCell: data_cntvec_i0_i10_LC_414)
set_location add_68_13_lut 15 17 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i11_LC_415)
set_location data_cntvec_i0_i11 15 17 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i11_LC_415)
set_location add_68_13 15 17 3 # SB_CARRY (LogicCell: data_cntvec_i0_i11_LC_415)
set_location add_68_14_lut 15 17 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i12_LC_416)
set_location data_cntvec_i0_i12 15 17 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i12_LC_416)
set_location add_68_14 15 17 4 # SB_CARRY (LogicCell: data_cntvec_i0_i12_LC_416)
set_location add_68_15_lut 15 17 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i13_LC_417)
set_location data_cntvec_i0_i13 15 17 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i13_LC_417)
set_location add_68_15 15 17 5 # SB_CARRY (LogicCell: data_cntvec_i0_i13_LC_417)
set_location add_68_16_lut 15 17 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i14_LC_418)
set_location data_cntvec_i0_i14 15 17 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i14_LC_418)
set_location add_68_16 15 17 6 # SB_CARRY (LogicCell: data_cntvec_i0_i14_LC_418)
set_location add_68_17_lut 15 17 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i15_LC_419)
set_location data_cntvec_i0_i15 15 17 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i15_LC_419)
set_location add_68_2_lut 15 16 0 # SB_LUT4 (LogicCell: data_cntvec_i0_i0_LC_420)
set_location data_cntvec_i0_i0 15 16 0 # SB_DFFNESR (LogicCell: data_cntvec_i0_i0_LC_420)
set_location add_68_2 15 16 0 # SB_CARRY (LogicCell: data_cntvec_i0_i0_LC_420)
set_location add_68_3_lut 15 16 1 # SB_LUT4 (LogicCell: data_cntvec_i0_i1_LC_421)
set_location data_cntvec_i0_i1 15 16 1 # SB_DFFNESR (LogicCell: data_cntvec_i0_i1_LC_421)
set_location add_68_3 15 16 1 # SB_CARRY (LogicCell: data_cntvec_i0_i1_LC_421)
set_location add_68_4_lut 15 16 2 # SB_LUT4 (LogicCell: data_cntvec_i0_i2_LC_422)
set_location data_cntvec_i0_i2 15 16 2 # SB_DFFNESR (LogicCell: data_cntvec_i0_i2_LC_422)
set_location add_68_4 15 16 2 # SB_CARRY (LogicCell: data_cntvec_i0_i2_LC_422)
set_location add_68_5_lut 15 16 3 # SB_LUT4 (LogicCell: data_cntvec_i0_i3_LC_423)
set_location data_cntvec_i0_i3 15 16 3 # SB_DFFNESR (LogicCell: data_cntvec_i0_i3_LC_423)
set_location add_68_5 15 16 3 # SB_CARRY (LogicCell: data_cntvec_i0_i3_LC_423)
set_location add_68_6_lut 15 16 4 # SB_LUT4 (LogicCell: data_cntvec_i0_i4_LC_424)
set_location data_cntvec_i0_i4 15 16 4 # SB_DFFNESR (LogicCell: data_cntvec_i0_i4_LC_424)
set_location add_68_6 15 16 4 # SB_CARRY (LogicCell: data_cntvec_i0_i4_LC_424)
set_location add_68_7_lut 15 16 5 # SB_LUT4 (LogicCell: data_cntvec_i0_i5_LC_425)
set_location data_cntvec_i0_i5 15 16 5 # SB_DFFNESR (LogicCell: data_cntvec_i0_i5_LC_425)
set_location add_68_7 15 16 5 # SB_CARRY (LogicCell: data_cntvec_i0_i5_LC_425)
set_location add_68_8_lut 15 16 6 # SB_LUT4 (LogicCell: data_cntvec_i0_i6_LC_426)
set_location data_cntvec_i0_i6 15 16 6 # SB_DFFNESR (LogicCell: data_cntvec_i0_i6_LC_426)
set_location add_68_8 15 16 6 # SB_CARRY (LogicCell: data_cntvec_i0_i6_LC_426)
set_location add_68_9_lut 15 16 7 # SB_LUT4 (LogicCell: data_cntvec_i0_i7_LC_427)
set_location data_cntvec_i0_i7 15 16 7 # SB_DFFNESR (LogicCell: data_cntvec_i0_i7_LC_427)
set_location add_68_9 15 16 7 # SB_CARRY (LogicCell: data_cntvec_i0_i7_LC_427)
set_location add_73_10_lut 12 19 7 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i8_LC_428)
set_location acadc_skipcnt_i0_i8 12 19 7 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i8_LC_428)
set_location add_73_10 12 19 7 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i8_LC_428)
set_location add_73_11_lut 12 20 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i9_LC_429)
set_location acadc_skipcnt_i0_i9 12 20 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i9_LC_429)
set_location add_73_11 12 20 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i9_LC_429)
set_location add_73_12_lut 12 20 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i10_LC_430)
set_location acadc_skipcnt_i0_i10 12 20 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i10_LC_430)
set_location add_73_12 12 20 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i10_LC_430)
set_location add_73_13_lut 12 20 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i11_LC_431)
set_location acadc_skipcnt_i0_i11 12 20 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i11_LC_431)
set_location add_73_13 12 20 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i11_LC_431)
set_location add_73_14_lut 12 20 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i12_LC_432)
set_location acadc_skipcnt_i0_i12 12 20 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i12_LC_432)
set_location add_73_14 12 20 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i12_LC_432)
set_location add_73_15_lut 12 20 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i13_LC_433)
set_location acadc_skipcnt_i0_i13 12 20 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i13_LC_433)
set_location add_73_15 12 20 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i13_LC_433)
set_location add_73_16_lut 12 20 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i14_LC_434)
set_location acadc_skipcnt_i0_i14 12 20 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i14_LC_434)
set_location add_73_16 12 20 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i14_LC_434)
set_location add_73_17_lut 12 20 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i15_LC_435)
set_location acadc_skipcnt_i0_i15 12 20 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i15_LC_435)
set_location add_73_2_lut 12 18 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i0_LC_436)
set_location acadc_skipcnt_i0_i0 12 18 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i0_LC_436)
set_location add_73_2 12 18 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i0_LC_436)
set_location add_73_3_lut 12 19 0 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i1_LC_437)
set_location acadc_skipcnt_i0_i1 12 19 0 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i1_LC_437)
set_location add_73_3 12 19 0 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i1_LC_437)
set_location add_73_4_lut 12 19 1 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i2_LC_438)
set_location acadc_skipcnt_i0_i2 12 19 1 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i2_LC_438)
set_location add_73_4 12 19 1 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i2_LC_438)
set_location add_73_5_lut 12 19 2 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i3_LC_439)
set_location acadc_skipcnt_i0_i3 12 19 2 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i3_LC_439)
set_location add_73_5 12 19 2 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i3_LC_439)
set_location add_73_6_lut 12 19 3 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i4_LC_440)
set_location acadc_skipcnt_i0_i4 12 19 3 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i4_LC_440)
set_location add_73_6 12 19 3 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i4_LC_440)
set_location add_73_7_lut 12 19 4 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i5_LC_441)
set_location acadc_skipcnt_i0_i5 12 19 4 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i5_LC_441)
set_location add_73_7 12 19 4 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i5_LC_441)
set_location add_73_8_lut 12 19 5 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i6_LC_442)
set_location acadc_skipcnt_i0_i6 12 19 5 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i6_LC_442)
set_location add_73_8 12 19 5 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i6_LC_442)
set_location add_73_9_lut 12 19 6 # SB_LUT4 (LogicCell: acadc_skipcnt_i0_i7_LC_443)
set_location acadc_skipcnt_i0_i7 12 19 6 # SB_DFFNESR (LogicCell: acadc_skipcnt_i0_i7_LC_443)
set_location add_73_9 12 19 6 # SB_CARRY (LogicCell: acadc_skipcnt_i0_i7_LC_443)
set_location clk_16MHz_I_0_3_lut 15 20 1 # SB_LUT4 (LogicCell: clk_16MHz_I_0_3_lut_LC_444)
set_location clk_cnt_3761_3762_add_4_2_lut 11 5 0 # SB_LUT4 (LogicCell: clk_cnt_3761_3762__i1_LC_445)
set_location clk_cnt_3761_3762__i1 11 5 0 # SB_DFFSR (LogicCell: clk_cnt_3761_3762__i1_LC_445)
set_location clk_cnt_3761_3762_add_4_2 11 5 0 # SB_CARRY (LogicCell: clk_cnt_3761_3762__i1_LC_445)
set_location clk_cnt_3761_3762_add_4_3_lut 11 5 1 # SB_LUT4 (LogicCell: clk_cnt_3761_3762__i2_LC_446)
set_location clk_cnt_3761_3762__i2 11 5 1 # SB_DFFSR (LogicCell: clk_cnt_3761_3762__i2_LC_446)
set_location clk_cnt_3761_3762_add_4_3 11 5 1 # SB_CARRY (LogicCell: clk_cnt_3761_3762__i2_LC_446)
set_location clk_cnt_3761_3762_add_4_4_lut 11 5 2 # SB_LUT4 (LogicCell: clk_cnt_3761_3762__i3_LC_447)
set_location clk_cnt_3761_3762__i3 11 5 2 # SB_DFFSR (LogicCell: clk_cnt_3761_3762__i3_LC_447)
set_location clk_cnt_3761_3762_add_4_4 11 5 2 # SB_CARRY (LogicCell: clk_cnt_3761_3762__i3_LC_447)
set_location clk_cnt_3761_3762_add_4_5_lut 11 5 3 # SB_LUT4 (LogicCell: clk_cnt_3761_3762__i4_LC_448)
set_location clk_cnt_3761_3762__i4 11 5 3 # SB_DFFSR (LogicCell: clk_cnt_3761_3762__i4_LC_448)
set_location clk_cnt_3761_3762_add_4_5 11 5 3 # SB_CARRY (LogicCell: clk_cnt_3761_3762__i4_LC_448)
set_location clk_cnt_3761_3762_add_4_6_lut 11 5 4 # SB_LUT4 (LogicCell: clk_cnt_3761_3762__i5_LC_449)
set_location clk_cnt_3761_3762__i5 11 5 4 # SB_DFFSR (LogicCell: clk_cnt_3761_3762__i5_LC_449)
set_location comm_cmd_0__bdd_4_lut 6 13 3 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_LC_450)
set_location comm_cmd_0__bdd_4_lut_19616 17 15 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19616_LC_451)
set_location comm_cmd_0__bdd_4_lut_19664 16 11 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19664_LC_452)
set_location comm_cmd_0__bdd_4_lut_19669 17 14 1 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19669_LC_453)
set_location comm_cmd_0__bdd_4_lut_19679 16 13 0 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19679_LC_454)
set_location comm_cmd_0__bdd_4_lut_19729 8 14 6 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19729_LC_455)
set_location comm_cmd_0__bdd_4_lut_19754 13 18 3 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19754_LC_456)
set_location comm_cmd_0__bdd_4_lut_19764 5 13 4 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19764_LC_457)
set_location comm_cmd_0__bdd_4_lut_19778 8 13 4 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19778_LC_458)
set_location comm_cmd_0__bdd_4_lut_19783 9 11 5 # SB_LUT4 (LogicCell: comm_cmd_0__bdd_4_lut_19783_LC_459)
set_location comm_cmd_1__bdd_4_lut 18 14 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_LC_460)
set_location comm_cmd_1__bdd_4_lut_19593 17 13 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19593_LC_461)
set_location comm_cmd_1__bdd_4_lut_19598 18 14 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19598_LC_462)
set_location comm_cmd_1__bdd_4_lut_19611 17 13 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19611_LC_463)
set_location comm_cmd_1__bdd_4_lut_19621 8 13 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19621_LC_464)
set_location comm_cmd_1__bdd_4_lut_19634 16 13 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19634_LC_465)
set_location comm_cmd_1__bdd_4_lut_19644 15 11 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19644_LC_466)
set_location comm_cmd_1__bdd_4_lut_19649 16 12 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19649_LC_467)
set_location comm_cmd_1__bdd_4_lut_19654 10 15 0 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19654_LC_468)
set_location comm_cmd_1__bdd_4_lut_19659 16 12 6 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19659_LC_469)
set_location comm_cmd_1__bdd_4_lut_19689 8 14 5 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19689_LC_470)
set_location comm_cmd_1__bdd_4_lut_19704 8 14 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19704_LC_471)
set_location comm_cmd_1__bdd_4_lut_19709 19 14 4 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19709_LC_472)
set_location comm_cmd_1__bdd_4_lut_19714 18 13 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19714_LC_473)
set_location comm_cmd_1__bdd_4_lut_19719 16 14 1 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19719_LC_474)
set_location comm_cmd_1__bdd_4_lut_19749 10 15 2 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19749_LC_475)
set_location comm_cmd_1__bdd_4_lut_19759 19 14 2 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19759_LC_476)
set_location comm_cmd_1__bdd_4_lut_19773 15 11 3 # SB_LUT4 (LogicCell: comm_cmd_1__bdd_4_lut_19773_LC_477)
set_location comm_cmd_2__bdd_4_lut 16 11 4 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_LC_478)
set_location comm_cmd_2__bdd_4_lut_19639 18 12 0 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19639_LC_479)
set_location comm_cmd_2__bdd_4_lut_19674 19 11 0 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19674_LC_480)
set_location comm_cmd_2__bdd_4_lut_19684 17 16 7 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19684_LC_481)
set_location comm_cmd_2__bdd_4_lut_19694 7 14 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19694_LC_482)
set_location comm_cmd_2__bdd_4_lut_19788 19 12 2 # SB_LUT4 (LogicCell: comm_cmd_2__bdd_4_lut_19788_LC_483)
set_location comm_cmd_6__I_0_363_i9_2_lut_3_lut 13 12 4 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_363_i9_2_lut_3_lut_LC_484)
set_location comm_cmd_6__I_0_368_i8_2_lut 18 15 3 # SB_LUT4 (LogicCell: comm_cmd_6__I_0_368_i8_2_lut_LC_485)
set_location comm_index_0__bdd_4_lut 16 9 0 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_LC_486)
set_location comm_index_0__bdd_4_lut_19734 13 7 4 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_19734_LC_487)
set_location comm_index_0__bdd_4_lut_19739 13 7 6 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_19739_LC_488)
set_location comm_index_0__bdd_4_lut_19744 13 9 2 # SB_LUT4 (LogicCell: comm_index_0__bdd_4_lut_19744_LC_489)
set_location comm_index_1__bdd_4_lut 16 8 3 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_LC_490)
set_location comm_index_1__bdd_4_lut_19580 17 8 0 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19580_LC_491)
set_location comm_index_1__bdd_4_lut_19699 17 9 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19699_LC_492)
set_location comm_index_1__bdd_4_lut_19724 18 8 5 # SB_LUT4 (LogicCell: comm_index_1__bdd_4_lut_19724_LC_493)
set_location comm_spi.RESET_I_0_100_2_lut 14 11 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_100_2_lut_LC_494)
set_location comm_spi.RESET_I_0_101_2_lut 17 7 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_101_2_lut_LC_495)
set_location comm_spi.RESET_I_0_102_2_lut 17 7 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_102_2_lut_LC_496)
set_location comm_spi.RESET_I_0_103_2_lut 16 8 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_103_2_lut_LC_497)
set_location comm_spi.RESET_I_0_104_2_lut 13 11 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_104_2_lut_LC_498)
set_location comm_spi.RESET_I_0_105_2_lut 16 4 5 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_105_2_lut_LC_499)
set_location comm_spi.RESET_I_0_106_2_lut 16 4 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_106_2_lut_LC_500)
set_location comm_spi.RESET_I_0_2_lut 14 4 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_2_lut_LC_501)
set_location comm_spi.RESET_I_0_86_2_lut 20 7 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_86_2_lut_LC_502)
set_location comm_spi.RESET_I_0_87_2_lut 20 7 1 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_87_2_lut_LC_503)
set_location comm_spi.RESET_I_0_88_2_lut 20 10 3 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_88_2_lut_LC_504)
set_location comm_spi.RESET_I_0_89_2_lut 12 7 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_89_2_lut_LC_505)
set_location comm_spi.RESET_I_0_90_2_lut 10 6 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_90_2_lut_LC_506)
set_location comm_spi.RESET_I_0_91_2_lut 10 3 2 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_91_2_lut_LC_507)
set_location comm_spi.RESET_I_0_92_2_lut 14 11 4 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_92_2_lut_LC_508)
set_location comm_spi.RESET_I_0_93_2_lut 18 7 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_93_2_lut_LC_509)
set_location comm_spi.RESET_I_0_94_2_lut 17 9 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_94_2_lut_LC_510)
set_location comm_spi.RESET_I_0_95_2_lut 16 8 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_95_2_lut_LC_511)
set_location comm_spi.RESET_I_0_96_2_lut 12 11 1 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_96_2_lut_LC_512)
set_location comm_spi.RESET_I_0_97_2_lut 16 4 6 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_97_2_lut_LC_513)
set_location comm_spi.RESET_I_0_98_2_lut 16 4 0 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_98_2_lut_LC_514)
set_location comm_spi.RESET_I_0_99_2_lut 17 8 7 # SB_LUT4 (LogicCell: comm_spi.RESET_I_0_99_2_lut_LC_515)
set_location comm_spi.i12176_3_lut 16 4 2 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12200_12201_set_LC_516)
set_location comm_spi.data_tx_i1_12200_12201_set 16 4 2 # SB_DFFS (LogicCell: comm_spi.data_tx_i1_12200_12201_set_LC_516)
set_location comm_spi.i12180_3_lut 10 6 4 # SB_LUT4 (LogicCell: comm_spi.i12180_3_lut_LC_517)
set_location comm_spi.i12184_3_lut 20 7 5 # SB_LUT4 (LogicCell: comm_spi.i12184_3_lut_LC_518)
set_location comm_spi.i12188_3_lut 14 3 0 # SB_LUT4 (LogicCell: comm_spi.i12188_3_lut_LC_519)
set_location comm_spi.i12191_3_lut 12 12 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12192_12193_set_LC_520)
set_location comm_spi.imiso_83_12192_12193_set 12 12 0 # SB_DFFNS (LogicCell: comm_spi.imiso_83_12192_12193_set_LC_520)
set_location comm_spi.i12194_3_lut 12 7 0 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12186_12187_set_LC_521)
set_location comm_spi.MISO_48_12186_12187_set 12 7 0 # SB_DFFNS (LogicCell: comm_spi.MISO_48_12186_12187_set_LC_521)
set_location comm_spi.i12198_3_lut 20 7 3 # SB_LUT4 (LogicCell: comm_spi.i12198_3_lut_LC_522)
set_location comm_spi.i12202_3_lut 15 13 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12204_12205_set_LC_523)
set_location comm_spi.data_tx_i2_12204_12205_set 15 13 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i2_12204_12205_set_LC_523)
set_location comm_spi.i12206_3_lut 15 12 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12208_12209_set_LC_524)
set_location comm_spi.data_tx_i3_12208_12209_set 15 12 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i3_12208_12209_set_LC_524)
set_location comm_spi.i12210_3_lut 16 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12212_12213_set_LC_525)
set_location comm_spi.data_tx_i4_12212_12213_set 16 6 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i4_12212_12213_set_LC_525)
set_location comm_spi.i12214_3_lut 18 5 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12216_12217_set_LC_526)
set_location comm_spi.data_tx_i5_12216_12217_set 18 5 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i5_12216_12217_set_LC_526)
set_location comm_spi.i12218_3_lut 18 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12220_12221_set_LC_527)
set_location comm_spi.data_tx_i6_12220_12221_set 18 6 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i6_12220_12221_set_LC_527)
set_location comm_spi.i12222_3_lut 14 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12189_12190_set_LC_528)
set_location comm_spi.data_tx_i7_12189_12190_set 14 6 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i7_12189_12190_set_LC_528)
set_location comm_spi.i17153_1_lut 10 8 3 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3767__i0_LC_529)
set_location comm_spi.bit_cnt_3767__i0 10 8 3 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3767__i0_LC_529)
set_location comm_spi.i17155_2_lut 10 8 2 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3767__i1_LC_530)
set_location comm_spi.bit_cnt_3767__i1 10 8 2 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3767__i1_LC_530)
set_location comm_spi.i17162_2_lut_3_lut 10 8 1 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3767__i2_LC_531)
set_location comm_spi.bit_cnt_3767__i2 10 8 1 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3767__i2_LC_531)
set_location comm_spi.i17169_3_lut_4_lut 10 8 0 # SB_LUT4 (LogicCell: comm_spi.bit_cnt_3767__i3_LC_532)
set_location comm_spi.bit_cnt_3767__i3 10 8 0 # SB_DFFNR (LogicCell: comm_spi.bit_cnt_3767__i3_LC_532)
set_location comm_spi.i19415_4_lut_3_lut 10 6 3 # SB_LUT4 (LogicCell: comm_spi.i19415_4_lut_3_lut_LC_533)
set_location comm_spi.i19420_4_lut_3_lut 20 7 4 # SB_LUT4 (LogicCell: comm_spi.i19420_4_lut_3_lut_LC_534)
set_location comm_spi.i19425_4_lut_3_lut 14 11 2 # SB_LUT4 (LogicCell: comm_spi.i19425_4_lut_3_lut_LC_535)
set_location comm_spi.i19430_4_lut_3_lut 16 4 4 # SB_LUT4 (LogicCell: comm_spi.i19430_4_lut_3_lut_LC_536)
set_location comm_spi.i19435_4_lut_3_lut 20 8 1 # SB_LUT4 (LogicCell: comm_spi.i19435_4_lut_3_lut_LC_537)
set_location comm_spi.i19440_4_lut_3_lut 16 4 7 # SB_LUT4 (LogicCell: comm_spi.i19440_4_lut_3_lut_LC_538)
set_location comm_spi.i19445_4_lut_3_lut 14 11 7 # SB_LUT4 (LogicCell: comm_spi.i19445_4_lut_3_lut_LC_539)
set_location comm_spi.i19450_4_lut_3_lut 15 13 1 # SB_LUT4 (LogicCell: comm_spi.i19450_4_lut_3_lut_LC_540)
set_location comm_spi.i19455_4_lut_3_lut 17 7 7 # SB_LUT4 (LogicCell: comm_spi.i19455_4_lut_3_lut_LC_541)
set_location comm_spi.i19460_4_lut_3_lut 15 13 3 # SB_LUT4 (LogicCell: comm_spi.i19460_4_lut_3_lut_LC_542)
set_location comm_spi.i19465_4_lut_3_lut 16 4 1 # SB_LUT4 (LogicCell: comm_spi.i19465_4_lut_3_lut_LC_543)
set_location comm_spi.i1_2_lut 14 10 0 # SB_LUT4 (LogicCell: comm_spi.data_valid_85_LC_544)
set_location comm_spi.data_valid_85 14 10 0 # SB_DFFNR (LogicCell: comm_spi.data_valid_85_LC_544)
set_location comm_spi.i1_2_lut_3_lut 12 8 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i7_LC_545)
set_location comm_spi.data_rx_i7 12 8 0 # SB_DFFR (LogicCell: comm_spi.data_rx_i7_LC_545)
set_location comm_spi.i1_2_lut_3_lut_adj_41 12 8 1 # SB_LUT4 (LogicCell: comm_spi.data_rx_i6_LC_546)
set_location comm_spi.data_rx_i6 12 8 1 # SB_DFFR (LogicCell: comm_spi.data_rx_i6_LC_546)
set_location comm_spi.i1_2_lut_3_lut_adj_42 12 8 2 # SB_LUT4 (LogicCell: comm_spi.data_rx_i5_LC_547)
set_location comm_spi.data_rx_i5 12 8 2 # SB_DFFR (LogicCell: comm_spi.data_rx_i5_LC_547)
set_location comm_spi.i1_2_lut_3_lut_adj_43 12 8 3 # SB_LUT4 (LogicCell: comm_spi.data_rx_i4_LC_548)
set_location comm_spi.data_rx_i4 12 8 3 # SB_DFFR (LogicCell: comm_spi.data_rx_i4_LC_548)
set_location comm_spi.i1_2_lut_3_lut_adj_44 12 8 4 # SB_LUT4 (LogicCell: comm_spi.data_rx_i3_LC_549)
set_location comm_spi.data_rx_i3 12 8 4 # SB_DFFR (LogicCell: comm_spi.data_rx_i3_LC_549)
set_location comm_spi.i1_2_lut_3_lut_adj_45 12 8 5 # SB_LUT4 (LogicCell: comm_spi.data_rx_i2_LC_550)
set_location comm_spi.data_rx_i2 12 8 5 # SB_DFFR (LogicCell: comm_spi.data_rx_i2_LC_550)
set_location comm_spi.i1_2_lut_3_lut_adj_46 12 8 6 # SB_LUT4 (LogicCell: comm_spi.data_rx_i1_LC_551)
set_location comm_spi.data_rx_i1 12 8 6 # SB_DFFR (LogicCell: comm_spi.data_rx_i1_LC_551)
set_location comm_spi.i2_3_lut 11 8 2 # SB_LUT4 (LogicCell: comm_spi.i2_3_lut_LC_552)
set_location comm_state_1__bdd_4_lut 15 9 0 # SB_LUT4 (LogicCell: comm_state_1__bdd_4_lut_LC_553)
set_location comm_state_3__I_0_342_Mux_0_i15_3_lut 14 9 1 # SB_LUT4 (LogicCell: comm_state_i0_LC_554)
set_location comm_state_i0 14 9 1 # SB_DFFE (LogicCell: comm_state_i0_LC_554)
set_location comm_state_3__I_0_342_Mux_1_i15_4_lut 15 9 5 # SB_LUT4 (LogicCell: comm_state_i1_LC_555)
set_location comm_state_i1 15 9 5 # SB_DFFE (LogicCell: comm_state_i1_LC_555)
set_location comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut 15 9 1 # SB_LUT4 (LogicCell: comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut_LC_556)
set_location comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut 15 10 0 # SB_LUT4 (LogicCell: comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut_LC_557)
set_location comm_state_3__I_0_342_Mux_3_i15_4_lut 15 10 3 # SB_LUT4 (LogicCell: comm_state_i3_LC_558)
set_location comm_state_i3 15 10 3 # SB_DFFE (LogicCell: comm_state_i3_LC_558)
set_location comm_state_3__I_0_342_Mux_3_i7_4_lut 19 9 0 # SB_LUT4 (LogicCell: comm_state_3__I_0_342_Mux_3_i7_4_lut_LC_559)
set_location comm_state_3__I_0_354_Mux_0_i15_4_lut 14 17 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_0_i15_4_lut_LC_560)
set_location comm_state_3__I_0_354_Mux_1_i15_4_lut 14 19 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_1_i15_4_lut_LC_561)
set_location comm_state_3__I_0_354_Mux_2_i15_4_lut 17 17 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_2_i15_4_lut_LC_562)
set_location comm_state_3__I_0_354_Mux_3_i15_4_lut 15 18 6 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_3_i15_4_lut_LC_563)
set_location comm_state_3__I_0_354_Mux_4_i15_4_lut 18 19 5 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_4_i15_4_lut_LC_564)
set_location comm_state_3__I_0_354_Mux_6_i15_4_lut 15 19 2 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_6_i15_4_lut_LC_565)
set_location comm_state_3__I_0_354_Mux_7_i15_4_lut 15 19 7 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_7_i15_4_lut_LC_566)
set_location comm_state_3__I_0_354_Mux_8_i15_4_lut 15 19 5 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_8_i15_4_lut_LC_567)
set_location comm_state_3__I_0_354_Mux_9_i15_4_lut 15 19 4 # SB_LUT4 (LogicCell: comm_state_3__I_0_354_Mux_9_i15_4_lut_LC_568)
set_location comm_state_3__I_0_366_i15_4_lut_4_lut 14 13 0 # SB_LUT4 (LogicCell: comm_response_302_LC_569)
set_location comm_response_302 14 13 0 # SB_DFFE (LogicCell: comm_response_302_LC_569)
set_location dds0_mclkcnt_i7_3772_add_4_2_lut 12 4 0 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i0_LC_570)
set_location dds0_mclkcnt_i7_3772__i0 12 4 0 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i0_LC_570)
set_location dds0_mclkcnt_i7_3772_add_4_2 12 4 0 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i0_LC_570)
set_location dds0_mclkcnt_i7_3772_add_4_3_lut 12 4 1 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i1_LC_571)
set_location dds0_mclkcnt_i7_3772__i1 12 4 1 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i1_LC_571)
set_location dds0_mclkcnt_i7_3772_add_4_3 12 4 1 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i1_LC_571)
set_location dds0_mclkcnt_i7_3772_add_4_4_lut 12 4 2 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i2_LC_572)
set_location dds0_mclkcnt_i7_3772__i2 12 4 2 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i2_LC_572)
set_location dds0_mclkcnt_i7_3772_add_4_4 12 4 2 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i2_LC_572)
set_location dds0_mclkcnt_i7_3772_add_4_5_lut 12 4 3 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i3_LC_573)
set_location dds0_mclkcnt_i7_3772__i3 12 4 3 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i3_LC_573)
set_location dds0_mclkcnt_i7_3772_add_4_5 12 4 3 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i3_LC_573)
set_location dds0_mclkcnt_i7_3772_add_4_6_lut 12 4 4 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i4_LC_574)
set_location dds0_mclkcnt_i7_3772__i4 12 4 4 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i4_LC_574)
set_location dds0_mclkcnt_i7_3772_add_4_6 12 4 4 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i4_LC_574)
set_location dds0_mclkcnt_i7_3772_add_4_7_lut 12 4 5 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i5_LC_575)
set_location dds0_mclkcnt_i7_3772__i5 12 4 5 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i5_LC_575)
set_location dds0_mclkcnt_i7_3772_add_4_7 12 4 5 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i5_LC_575)
set_location dds0_mclkcnt_i7_3772_add_4_8_lut 12 4 6 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i6_LC_576)
set_location dds0_mclkcnt_i7_3772__i6 12 4 6 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i6_LC_576)
set_location dds0_mclkcnt_i7_3772_add_4_8 12 4 6 # SB_CARRY (LogicCell: dds0_mclkcnt_i7_3772__i6_LC_576)
set_location dds0_mclkcnt_i7_3772_add_4_9_lut 12 4 7 # SB_LUT4 (LogicCell: dds0_mclkcnt_i7_3772__i7_LC_577)
set_location dds0_mclkcnt_i7_3772__i7 12 4 7 # SB_DFFN (LogicCell: dds0_mclkcnt_i7_3772__i7_LC_577)
set_location eis_state_1__bdd_4_lut_4_lut 10 17 2 # SB_LUT4 (LogicCell: eis_state_1__bdd_4_lut_4_lut_LC_578)
set_location equal_187_i9_2_lut_3_lut 17 16 2 # SB_LUT4 (LogicCell: equal_187_i9_2_lut_3_lut_LC_579)
set_location equal_188_i9_2_lut_3_lut 15 18 5 # SB_LUT4 (LogicCell: equal_188_i9_2_lut_3_lut_LC_580)
set_location equal_61_i14_2_lut 11 17 5 # SB_LUT4 (LogicCell: equal_61_i14_2_lut_LC_581)
set_location i10_4_lut 11 17 6 # SB_LUT4 (LogicCell: i10_4_lut_LC_582)
set_location i10_4_lut_adj_193 12 10 0 # SB_LUT4 (LogicCell: i10_4_lut_adj_193_LC_583)
set_location i11132_3_lut 17 15 6 # SB_LUT4 (LogicCell: comm_buf_0__i0_LC_584)
set_location comm_buf_0__i0 17 15 6 # SB_DFFESR (LogicCell: comm_buf_0__i0_LC_584)
set_location i11136_3_lut 17 13 6 # SB_LUT4 (LogicCell: comm_buf_1__i0_LC_585)
set_location comm_buf_1__i0 17 13 6 # SB_DFFESR (LogicCell: comm_buf_1__i0_LC_585)
set_location i11140_3_lut 13 8 0 # SB_LUT4 (LogicCell: comm_buf_2__i0_LC_586)
set_location comm_buf_2__i0 13 8 0 # SB_DFFESR (LogicCell: comm_buf_2__i0_LC_586)
set_location i11144_3_lut 18 9 0 # SB_LUT4 (LogicCell: comm_buf_3__i0_LC_587)
set_location comm_buf_3__i0 18 9 0 # SB_DFFESR (LogicCell: comm_buf_3__i0_LC_587)
set_location i11148_3_lut 17 10 0 # SB_LUT4 (LogicCell: comm_buf_4__i0_LC_588)
set_location comm_buf_4__i0 17 10 0 # SB_DFFESR (LogicCell: comm_buf_4__i0_LC_588)
set_location i11152_3_lut 16 10 0 # SB_LUT4 (LogicCell: comm_buf_5__i0_LC_589)
set_location comm_buf_5__i0 16 10 0 # SB_DFFESR (LogicCell: comm_buf_5__i0_LC_589)
set_location i11208_3_lut 18 9 1 # SB_LUT4 (LogicCell: comm_buf_3__i4_LC_590)
set_location comm_buf_3__i4 18 9 1 # SB_DFFESR (LogicCell: comm_buf_3__i4_LC_590)
set_location i11510_3_lut 16 10 1 # SB_LUT4 (LogicCell: comm_buf_5__i7_LC_591)
set_location comm_buf_5__i7 16 10 1 # SB_DFFESR (LogicCell: comm_buf_5__i7_LC_591)
set_location i11514_3_lut 16 10 2 # SB_LUT4 (LogicCell: comm_buf_5__i6_LC_592)
set_location comm_buf_5__i6 16 10 2 # SB_DFFESR (LogicCell: comm_buf_5__i6_LC_592)
set_location i11518_3_lut 16 10 3 # SB_LUT4 (LogicCell: comm_buf_5__i5_LC_593)
set_location comm_buf_5__i5 16 10 3 # SB_DFFESR (LogicCell: comm_buf_5__i5_LC_593)
set_location i11522_3_lut 16 10 4 # SB_LUT4 (LogicCell: comm_buf_5__i4_LC_594)
set_location comm_buf_5__i4 16 10 4 # SB_DFFESR (LogicCell: comm_buf_5__i4_LC_594)
set_location i11526_3_lut 16 10 5 # SB_LUT4 (LogicCell: comm_buf_5__i3_LC_595)
set_location comm_buf_5__i3 16 10 5 # SB_DFFESR (LogicCell: comm_buf_5__i3_LC_595)
set_location i11530_3_lut 16 10 6 # SB_LUT4 (LogicCell: comm_buf_5__i2_LC_596)
set_location comm_buf_5__i2 16 10 6 # SB_DFFESR (LogicCell: comm_buf_5__i2_LC_596)
set_location i11534_3_lut 16 10 7 # SB_LUT4 (LogicCell: comm_buf_5__i1_LC_597)
set_location comm_buf_5__i1 16 10 7 # SB_DFFESR (LogicCell: comm_buf_5__i1_LC_597)
set_location i11538_3_lut 17 10 1 # SB_LUT4 (LogicCell: comm_buf_4__i7_LC_598)
set_location comm_buf_4__i7 17 10 1 # SB_DFFESR (LogicCell: comm_buf_4__i7_LC_598)
set_location i11542_3_lut 17 10 2 # SB_LUT4 (LogicCell: comm_buf_4__i6_LC_599)
set_location comm_buf_4__i6 17 10 2 # SB_DFFESR (LogicCell: comm_buf_4__i6_LC_599)
set_location i11546_3_lut 17 10 3 # SB_LUT4 (LogicCell: comm_buf_4__i5_LC_600)
set_location comm_buf_4__i5 17 10 3 # SB_DFFESR (LogicCell: comm_buf_4__i5_LC_600)
set_location i11550_3_lut 17 10 4 # SB_LUT4 (LogicCell: comm_buf_4__i4_LC_601)
set_location comm_buf_4__i4 17 10 4 # SB_DFFESR (LogicCell: comm_buf_4__i4_LC_601)
set_location i11554_3_lut 17 10 5 # SB_LUT4 (LogicCell: comm_buf_4__i3_LC_602)
set_location comm_buf_4__i3 17 10 5 # SB_DFFESR (LogicCell: comm_buf_4__i3_LC_602)
set_location i11558_3_lut 17 10 6 # SB_LUT4 (LogicCell: comm_buf_4__i2_LC_603)
set_location comm_buf_4__i2 17 10 6 # SB_DFFESR (LogicCell: comm_buf_4__i2_LC_603)
set_location i11562_3_lut 17 10 7 # SB_LUT4 (LogicCell: comm_buf_4__i1_LC_604)
set_location comm_buf_4__i1 17 10 7 # SB_DFFESR (LogicCell: comm_buf_4__i1_LC_604)
set_location i11566_3_lut 18 9 2 # SB_LUT4 (LogicCell: comm_buf_3__i7_LC_605)
set_location comm_buf_3__i7 18 9 2 # SB_DFFESR (LogicCell: comm_buf_3__i7_LC_605)
set_location i11570_3_lut 18 9 3 # SB_LUT4 (LogicCell: comm_buf_3__i6_LC_606)
set_location comm_buf_3__i6 18 9 3 # SB_DFFESR (LogicCell: comm_buf_3__i6_LC_606)
set_location i11574_3_lut 18 9 4 # SB_LUT4 (LogicCell: comm_buf_3__i5_LC_607)
set_location comm_buf_3__i5 18 9 4 # SB_DFFESR (LogicCell: comm_buf_3__i5_LC_607)
set_location i11578_3_lut 18 9 5 # SB_LUT4 (LogicCell: comm_buf_3__i3_LC_608)
set_location comm_buf_3__i3 18 9 5 # SB_DFFESR (LogicCell: comm_buf_3__i3_LC_608)
set_location i11582_3_lut 18 9 6 # SB_LUT4 (LogicCell: comm_buf_3__i2_LC_609)
set_location comm_buf_3__i2 18 9 6 # SB_DFFESR (LogicCell: comm_buf_3__i2_LC_609)
set_location i11586_3_lut 18 9 7 # SB_LUT4 (LogicCell: comm_buf_3__i1_LC_610)
set_location comm_buf_3__i1 18 9 7 # SB_DFFESR (LogicCell: comm_buf_3__i1_LC_610)
set_location i11590_3_lut 13 8 1 # SB_LUT4 (LogicCell: comm_buf_2__i7_LC_611)
set_location comm_buf_2__i7 13 8 1 # SB_DFFESR (LogicCell: comm_buf_2__i7_LC_611)
set_location i11594_3_lut 13 8 2 # SB_LUT4 (LogicCell: comm_buf_2__i6_LC_612)
set_location comm_buf_2__i6 13 8 2 # SB_DFFESR (LogicCell: comm_buf_2__i6_LC_612)
set_location i11600_3_lut 13 8 3 # SB_LUT4 (LogicCell: comm_buf_2__i5_LC_613)
set_location comm_buf_2__i5 13 8 3 # SB_DFFESR (LogicCell: comm_buf_2__i5_LC_613)
set_location i11604_3_lut 13 8 4 # SB_LUT4 (LogicCell: comm_buf_2__i4_LC_614)
set_location comm_buf_2__i4 13 8 4 # SB_DFFESR (LogicCell: comm_buf_2__i4_LC_614)
set_location i11608_3_lut 13 8 5 # SB_LUT4 (LogicCell: comm_buf_2__i3_LC_615)
set_location comm_buf_2__i3 13 8 5 # SB_DFFESR (LogicCell: comm_buf_2__i3_LC_615)
set_location i11612_3_lut 13 8 6 # SB_LUT4 (LogicCell: comm_buf_2__i2_LC_616)
set_location comm_buf_2__i2 13 8 6 # SB_DFFESR (LogicCell: comm_buf_2__i2_LC_616)
set_location i11616_3_lut 13 7 0 # SB_LUT4 (LogicCell: comm_buf_2__i1_LC_617)
set_location comm_buf_2__i1 13 7 0 # SB_DFFESR (LogicCell: comm_buf_2__i1_LC_617)
set_location i11620_3_lut 19 11 4 # SB_LUT4 (LogicCell: comm_buf_1__i7_LC_618)
set_location comm_buf_1__i7 19 11 4 # SB_DFFESR (LogicCell: comm_buf_1__i7_LC_618)
set_location i11624_3_lut 18 12 4 # SB_LUT4 (LogicCell: comm_buf_1__i6_LC_619)
set_location comm_buf_1__i6 18 12 4 # SB_DFFESR (LogicCell: comm_buf_1__i6_LC_619)
set_location i11628_3_lut 19 14 0 # SB_LUT4 (LogicCell: comm_buf_1__i5_LC_620)
set_location comm_buf_1__i5 19 14 0 # SB_DFFESR (LogicCell: comm_buf_1__i5_LC_620)
set_location i11632_3_lut 18 13 6 # SB_LUT4 (LogicCell: comm_buf_1__i4_LC_621)
set_location comm_buf_1__i4 18 13 6 # SB_DFFESR (LogicCell: comm_buf_1__i4_LC_621)
set_location i11636_3_lut 19 12 4 # SB_LUT4 (LogicCell: comm_buf_1__i3_LC_622)
set_location comm_buf_1__i3 19 12 4 # SB_DFFESR (LogicCell: comm_buf_1__i3_LC_622)
set_location i11640_3_lut 18 14 6 # SB_LUT4 (LogicCell: comm_buf_1__i2_LC_623)
set_location comm_buf_1__i2 18 14 6 # SB_DFFESR (LogicCell: comm_buf_1__i2_LC_623)
set_location i11644_3_lut 15 11 6 # SB_LUT4 (LogicCell: comm_buf_1__i1_LC_624)
set_location comm_buf_1__i1 15 11 6 # SB_DFFESR (LogicCell: comm_buf_1__i1_LC_624)
set_location i11648_3_lut 17 12 0 # SB_LUT4 (LogicCell: comm_buf_0__i7_LC_625)
set_location comm_buf_0__i7 17 12 0 # SB_DFFESR (LogicCell: comm_buf_0__i7_LC_625)
set_location i11656_3_lut 16 12 4 # SB_LUT4 (LogicCell: comm_buf_0__i6_LC_626)
set_location comm_buf_0__i6 16 12 4 # SB_DFFESR (LogicCell: comm_buf_0__i6_LC_626)
set_location i11660_3_lut 17 12 1 # SB_LUT4 (LogicCell: comm_buf_0__i5_LC_627)
set_location comm_buf_0__i5 17 12 1 # SB_DFFESR (LogicCell: comm_buf_0__i5_LC_627)
set_location i11664_3_lut 16 13 7 # SB_LUT4 (LogicCell: comm_buf_0__i4_LC_628)
set_location comm_buf_0__i4 16 13 7 # SB_DFFESR (LogicCell: comm_buf_0__i4_LC_628)
set_location i11668_3_lut 17 14 6 # SB_LUT4 (LogicCell: comm_buf_0__i3_LC_629)
set_location comm_buf_0__i3 17 14 6 # SB_DFFESR (LogicCell: comm_buf_0__i3_LC_629)
set_location i11672_3_lut 16 14 4 # SB_LUT4 (LogicCell: comm_buf_0__i2_LC_630)
set_location comm_buf_0__i2 16 14 4 # SB_DFFESR (LogicCell: comm_buf_0__i2_LC_630)
set_location i11676_3_lut 16 11 6 # SB_LUT4 (LogicCell: comm_buf_0__i1_LC_631)
set_location comm_buf_0__i1 16 11 6 # SB_DFFESR (LogicCell: comm_buf_0__i1_LC_631)
set_location i11712_2_lut 19 9 5 # SB_LUT4 (LogicCell: i11712_2_lut_LC_632)
set_location i11_3_lut_4_lut 13 18 7 # SB_LUT4 (LogicCell: trig_dds0_304_LC_633)
set_location trig_dds0_304 13 18 7 # SB_DFF (LogicCell: trig_dds0_304_LC_633)
set_location i11_4_lut 13 11 1 # SB_LUT4 (LogicCell: comm_cmd_i4_LC_634)
set_location comm_cmd_i4 13 11 1 # SB_DFF (LogicCell: comm_cmd_i4_LC_634)
set_location i11_4_lut_adj_114 13 13 1 # SB_LUT4 (LogicCell: comm_cmd_i3_LC_635)
set_location comm_cmd_i3 13 13 1 # SB_DFF (LogicCell: comm_cmd_i3_LC_635)
set_location i11_4_lut_adj_116 14 12 7 # SB_LUT4 (LogicCell: comm_cmd_i2_LC_636)
set_location comm_cmd_i2 14 12 7 # SB_DFF (LogicCell: comm_cmd_i2_LC_636)
set_location i11_4_lut_adj_118 13 12 3 # SB_LUT4 (LogicCell: comm_cmd_i1_LC_637)
set_location comm_cmd_i1 13 12 3 # SB_DFF (LogicCell: comm_cmd_i1_LC_637)
set_location i11_4_lut_adj_144 5 7 0 # SB_LUT4 (LogicCell: RTD.adress_i5_LC_638)
set_location RTD.adress_i5 5 7 0 # SB_DFF (LogicCell: RTD.adress_i5_LC_638)
set_location i11_4_lut_adj_145 5 8 7 # SB_LUT4 (LogicCell: RTD.adress_i3_LC_639)
set_location RTD.adress_i3 5 8 7 # SB_DFF (LogicCell: RTD.adress_i3_LC_639)
set_location i11_4_lut_adj_148 5 7 6 # SB_LUT4 (LogicCell: RTD.adress_i2_LC_640)
set_location RTD.adress_i2 5 7 6 # SB_DFF (LogicCell: RTD.adress_i2_LC_640)
set_location i11_4_lut_adj_152 5 7 4 # SB_LUT4 (LogicCell: RTD.adress_i1_LC_641)
set_location RTD.adress_i1 5 7 4 # SB_DFF (LogicCell: RTD.adress_i1_LC_641)
set_location i11_4_lut_adj_175 5 7 7 # SB_LUT4 (LogicCell: RTD.adress_i4_LC_642)
set_location RTD.adress_i4 5 7 7 # SB_DFF (LogicCell: RTD.adress_i4_LC_642)
set_location i11_4_lut_adj_196 12 9 4 # SB_LUT4 (LogicCell: i11_4_lut_adj_196_LC_643)
set_location i11_4_lut_adj_246 13 11 2 # SB_LUT4 (LogicCell: comm_cmd_i0_LC_644)
set_location comm_cmd_i0 13 11 2 # SB_DFF (LogicCell: comm_cmd_i0_LC_644)
set_location i12096_2_lut 10 11 6 # SB_LUT4 (LogicCell: i12096_2_lut_LC_645)
set_location i12225_2_lut 15 13 4 # SB_LUT4 (LogicCell: i12225_2_lut_LC_646)
set_location i12237_3_lut 20 11 5 # SB_LUT4 (LogicCell: i12237_3_lut_LC_647)
set_location i12337_2_lut 17 11 5 # SB_LUT4 (LogicCell: i12337_2_lut_LC_648)
set_location i12344_2_lut 18 11 3 # SB_LUT4 (LogicCell: i12344_2_lut_LC_649)
set_location i12351_2_lut 13 10 4 # SB_LUT4 (LogicCell: i12351_2_lut_LC_650)
set_location i12358_2_lut 18 10 4 # SB_LUT4 (LogicCell: i12358_2_lut_LC_651)
set_location i12365_2_lut 17 11 6 # SB_LUT4 (LogicCell: i12365_2_lut_LC_652)
set_location i12372_2_lut 17 11 4 # SB_LUT4 (LogicCell: i12372_2_lut_LC_653)
set_location i12386_3_lut 16 7 6 # SB_LUT4 (LogicCell: i12386_3_lut_LC_654)
set_location i12674_3_lut_4_lut 16 19 5 # SB_LUT4 (LogicCell: buf_control_i0_LC_655)
set_location buf_control_i0 16 19 5 # SB_DFF (LogicCell: buf_control_i0_LC_655)
set_location i12675_3_lut_4_lut 13 14 3 # SB_LUT4 (LogicCell: buf_dds0_i0_LC_656)
set_location buf_dds0_i0 13 14 3 # SB_DFF (LogicCell: buf_dds0_i0_LC_656)
set_location i12676_3_lut_4_lut 10 16 1 # SB_LUT4 (LogicCell: buf_device_acadc_i1_LC_657)
set_location buf_device_acadc_i1 10 16 1 # SB_DFF (LogicCell: buf_device_acadc_i1_LC_657)
set_location i12677_3_lut_4_lut 8 15 4 # SB_LUT4 (LogicCell: buf_cfgRTD_i0_LC_658)
set_location buf_cfgRTD_i0 8 15 4 # SB_DFF (LogicCell: buf_cfgRTD_i0_LC_658)
set_location i12678_3_lut_4_lut 16 18 3 # SB_LUT4 (LogicCell: acadc_skipCount_i0_LC_659)
set_location acadc_skipCount_i0 16 18 3 # SB_DFF (LogicCell: acadc_skipCount_i0_LC_659)
set_location i12679_3_lut 14 14 0 # SB_LUT4 (LogicCell: req_data_cnt_i0_LC_660)
set_location req_data_cnt_i0 14 14 0 # SB_DFF (LogicCell: req_data_cnt_i0_LC_660)
set_location i12680_3_lut 10 16 4 # SB_LUT4 (LogicCell: acadc_rst_327_LC_661)
set_location acadc_rst_327 10 16 4 # SB_DFF (LogicCell: acadc_rst_327_LC_661)
set_location i12681_3_lut 13 15 6 # SB_LUT4 (LogicCell: eis_stop_328_LC_662)
set_location eis_stop_328 13 15 6 # SB_DFF (LogicCell: eis_stop_328_LC_662)
set_location i12682_3_lut 10 18 3 # SB_LUT4 (LogicCell: eis_start_329_LC_663)
set_location eis_start_329 10 18 3 # SB_DFF (LogicCell: eis_start_329_LC_663)
set_location i12689_3_lut_4_lut 13 19 2 # SB_LUT4 (LogicCell: SIG_DDS.SCLK_27_LC_664)
set_location SIG_DDS.SCLK_27 13 19 2 # SB_DFF (LogicCell: SIG_DDS.SCLK_27_LC_664)
set_location i12690_3_lut_4_lut 10 9 5 # SB_LUT4 (LogicCell: CLK_DDS.SCLK_27_LC_665)
set_location CLK_DDS.SCLK_27 10 9 5 # SB_DFF (LogicCell: CLK_DDS.SCLK_27_LC_665)
set_location i12691_3_lut 14 19 6 # SB_LUT4 (LogicCell: SIG_DDS.MOSI_31_LC_666)
set_location SIG_DDS.MOSI_31 14 19 6 # SB_DFF (LogicCell: SIG_DDS.MOSI_31_LC_666)
set_location i12692_4_lut_4_lut 11 16 6 # SB_LUT4 (LogicCell: eis_end_299_LC_667)
set_location eis_end_299 11 16 6 # SB_DFFN (LogicCell: eis_end_299_LC_667)
set_location i12693_3_lut 9 11 4 # SB_LUT4 (LogicCell: CLK_DDS.MOSI_31_LC_668)
set_location CLK_DDS.MOSI_31 9 11 4 # SB_DFF (LogicCell: CLK_DDS.MOSI_31_LC_668)
set_location i12694_3_lut_4_lut 14 19 5 # SB_LUT4 (LogicCell: buf_control_i1_LC_669)
set_location buf_control_i1 14 19 5 # SB_DFF (LogicCell: buf_control_i1_LC_669)
set_location i12695_3_lut_4_lut 11 18 7 # SB_LUT4 (LogicCell: buf_control_i2_LC_670)
set_location buf_control_i2 11 18 7 # SB_DFF (LogicCell: buf_control_i2_LC_670)
set_location i12696_3_lut_4_lut 14 19 3 # SB_LUT4 (LogicCell: buf_control_i3_LC_671)
set_location buf_control_i3 14 19 3 # SB_DFF (LogicCell: buf_control_i3_LC_671)
set_location i12697_3_lut_4_lut 10 16 5 # SB_LUT4 (LogicCell: buf_control_i4_LC_672)
set_location buf_control_i4 10 16 5 # SB_DFF (LogicCell: buf_control_i4_LC_672)
set_location i12698_3_lut_4_lut 5 14 2 # SB_LUT4 (LogicCell: buf_control_i5_LC_673)
set_location buf_control_i5 5 14 2 # SB_DFF (LogicCell: buf_control_i5_LC_673)
set_location i12699_3_lut_4_lut 12 16 2 # SB_LUT4 (LogicCell: buf_control_i6_LC_674)
set_location buf_control_i6 12 16 2 # SB_DFF (LogicCell: buf_control_i6_LC_674)
set_location i12700_3_lut_4_lut 10 16 7 # SB_LUT4 (LogicCell: buf_dds0_i1_LC_675)
set_location buf_dds0_i1 10 16 7 # SB_DFF (LogicCell: buf_dds0_i1_LC_675)
set_location i12701_3_lut_4_lut 18 16 4 # SB_LUT4 (LogicCell: buf_dds0_i2_LC_676)
set_location buf_dds0_i2 18 16 4 # SB_DFF (LogicCell: buf_dds0_i2_LC_676)
set_location i12702_3_lut_4_lut 17 17 0 # SB_LUT4 (LogicCell: buf_dds0_i3_LC_677)
set_location buf_dds0_i3 17 17 0 # SB_DFF (LogicCell: buf_dds0_i3_LC_677)
set_location i12703_3_lut_4_lut 12 16 0 # SB_LUT4 (LogicCell: buf_dds0_i4_LC_678)
set_location buf_dds0_i4 12 16 0 # SB_DFF (LogicCell: buf_dds0_i4_LC_678)
set_location i12704_3_lut_4_lut 10 14 5 # SB_LUT4 (LogicCell: buf_dds0_i5_LC_679)
set_location buf_dds0_i5 10 14 5 # SB_DFF (LogicCell: buf_dds0_i5_LC_679)
set_location i12705_3_lut_4_lut 16 15 6 # SB_LUT4 (LogicCell: buf_dds0_i6_LC_680)
set_location buf_dds0_i6 16 15 6 # SB_DFF (LogicCell: buf_dds0_i6_LC_680)
set_location i12706_3_lut_4_lut 10 13 4 # SB_LUT4 (LogicCell: buf_dds0_i7_LC_681)
set_location buf_dds0_i7 10 13 4 # SB_DFF (LogicCell: buf_dds0_i7_LC_681)
set_location i12707_3_lut_4_lut 10 16 3 # SB_LUT4 (LogicCell: buf_dds0_i8_LC_682)
set_location buf_dds0_i8 10 16 3 # SB_DFF (LogicCell: buf_dds0_i8_LC_682)
set_location i12708_3_lut_4_lut 10 16 0 # SB_LUT4 (LogicCell: buf_dds0_i9_LC_683)
set_location buf_dds0_i9 10 16 0 # SB_DFF (LogicCell: buf_dds0_i9_LC_683)
set_location i12709_3_lut_4_lut 16 17 3 # SB_LUT4 (LogicCell: buf_dds0_i10_LC_684)
set_location buf_dds0_i10 16 17 3 # SB_DFF (LogicCell: buf_dds0_i10_LC_684)
set_location i12710_3_lut_4_lut 10 14 4 # SB_LUT4 (LogicCell: buf_dds0_i11_LC_685)
set_location buf_dds0_i11 10 14 4 # SB_DFF (LogicCell: buf_dds0_i11_LC_685)
set_location i12711_3_lut_4_lut 10 13 2 # SB_LUT4 (LogicCell: buf_dds0_i12_LC_686)
set_location buf_dds0_i12 10 13 2 # SB_DFF (LogicCell: buf_dds0_i12_LC_686)
set_location i12712_3_lut_4_lut 16 17 6 # SB_LUT4 (LogicCell: buf_dds0_i13_LC_687)
set_location buf_dds0_i13 16 17 6 # SB_DFF (LogicCell: buf_dds0_i13_LC_687)
set_location i12713_3_lut_4_lut 9 15 6 # SB_LUT4 (LogicCell: buf_dds0_i14_LC_688)
set_location buf_dds0_i14 9 15 6 # SB_DFF (LogicCell: buf_dds0_i14_LC_688)
set_location i12714_3_lut_4_lut 10 16 2 # SB_LUT4 (LogicCell: buf_dds0_i15_LC_689)
set_location buf_dds0_i15 10 16 2 # SB_DFF (LogicCell: buf_dds0_i15_LC_689)
set_location i12715_3_lut_4_lut 10 14 7 # SB_LUT4 (LogicCell: buf_device_acadc_i2_LC_690)
set_location buf_device_acadc_i2 10 14 7 # SB_DFF (LogicCell: buf_device_acadc_i2_LC_690)
set_location i12716_3_lut_4_lut 17 18 5 # SB_LUT4 (LogicCell: buf_device_acadc_i3_LC_691)
set_location buf_device_acadc_i3 17 18 5 # SB_DFF (LogicCell: buf_device_acadc_i3_LC_691)
set_location i12717_3_lut_4_lut 17 17 2 # SB_LUT4 (LogicCell: buf_device_acadc_i4_LC_692)
set_location buf_device_acadc_i4 17 17 2 # SB_DFF (LogicCell: buf_device_acadc_i4_LC_692)
set_location i12718_3_lut_4_lut 16 18 1 # SB_LUT4 (LogicCell: buf_device_acadc_i5_LC_693)
set_location buf_device_acadc_i5 16 18 1 # SB_DFF (LogicCell: buf_device_acadc_i5_LC_693)
set_location i12719_3_lut_4_lut 8 15 7 # SB_LUT4 (LogicCell: buf_device_acadc_i6_LC_694)
set_location buf_device_acadc_i6 8 15 7 # SB_DFF (LogicCell: buf_device_acadc_i6_LC_694)
set_location i12720_3_lut_4_lut 8 13 5 # SB_LUT4 (LogicCell: buf_device_acadc_i7_LC_695)
set_location buf_device_acadc_i7 8 13 5 # SB_DFF (LogicCell: buf_device_acadc_i7_LC_695)
set_location i12721_3_lut_4_lut 9 15 7 # SB_LUT4 (LogicCell: buf_device_acadc_i8_LC_696)
set_location buf_device_acadc_i8 9 15 7 # SB_DFF (LogicCell: buf_device_acadc_i8_LC_696)
set_location i12722_3_lut_4_lut 6 14 4 # SB_LUT4 (LogicCell: buf_cfgRTD_i1_LC_697)
set_location buf_cfgRTD_i1 6 14 4 # SB_DFF (LogicCell: buf_cfgRTD_i1_LC_697)
set_location i12723_3_lut_4_lut 7 13 4 # SB_LUT4 (LogicCell: buf_cfgRTD_i2_LC_698)
set_location buf_cfgRTD_i2 7 13 4 # SB_DFF (LogicCell: buf_cfgRTD_i2_LC_698)
set_location i12724_3_lut_4_lut 7 13 3 # SB_LUT4 (LogicCell: buf_cfgRTD_i3_LC_699)
set_location buf_cfgRTD_i3 7 13 3 # SB_DFF (LogicCell: buf_cfgRTD_i3_LC_699)
set_location i12725_3_lut_4_lut 8 13 1 # SB_LUT4 (LogicCell: buf_cfgRTD_i4_LC_700)
set_location buf_cfgRTD_i4 8 13 1 # SB_DFF (LogicCell: buf_cfgRTD_i4_LC_700)
set_location i12726_3_lut_4_lut 7 13 5 # SB_LUT4 (LogicCell: buf_cfgRTD_i5_LC_701)
set_location buf_cfgRTD_i5 7 13 5 # SB_DFF (LogicCell: buf_cfgRTD_i5_LC_701)
set_location i12727_3_lut_4_lut 8 15 3 # SB_LUT4 (LogicCell: buf_cfgRTD_i6_LC_702)
set_location buf_cfgRTD_i6 8 15 3 # SB_DFF (LogicCell: buf_cfgRTD_i6_LC_702)
set_location i12728_3_lut_4_lut 9 13 2 # SB_LUT4 (LogicCell: buf_cfgRTD_i7_LC_703)
set_location buf_cfgRTD_i7 9 13 2 # SB_DFF (LogicCell: buf_cfgRTD_i7_LC_703)
set_location i12729_3_lut_4_lut 10 18 4 # SB_LUT4 (LogicCell: acadc_skipCount_i1_LC_704)
set_location acadc_skipCount_i1 10 18 4 # SB_DFF (LogicCell: acadc_skipCount_i1_LC_704)
set_location i12730_3_lut_4_lut 16 17 0 # SB_LUT4 (LogicCell: acadc_skipCount_i2_LC_705)
set_location acadc_skipCount_i2 16 17 0 # SB_DFF (LogicCell: acadc_skipCount_i2_LC_705)
set_location i12731_3_lut_4_lut 13 14 2 # SB_LUT4 (LogicCell: acadc_skipCount_i3_LC_706)
set_location acadc_skipCount_i3 13 14 2 # SB_DFF (LogicCell: acadc_skipCount_i3_LC_706)
set_location i12732_3_lut_4_lut 11 18 2 # SB_LUT4 (LogicCell: acadc_skipCount_i4_LC_707)
set_location acadc_skipCount_i4 11 18 2 # SB_DFF (LogicCell: acadc_skipCount_i4_LC_707)
set_location i12733_3_lut_4_lut 12 16 5 # SB_LUT4 (LogicCell: acadc_skipCount_i5_LC_708)
set_location acadc_skipCount_i5 12 16 5 # SB_DFF (LogicCell: acadc_skipCount_i5_LC_708)
set_location i12734_3_lut_4_lut 16 18 5 # SB_LUT4 (LogicCell: acadc_skipCount_i6_LC_709)
set_location acadc_skipCount_i6 16 18 5 # SB_DFF (LogicCell: acadc_skipCount_i6_LC_709)
set_location i12735_3_lut_4_lut 17 17 1 # SB_LUT4 (LogicCell: acadc_skipCount_i7_LC_710)
set_location acadc_skipCount_i7 17 17 1 # SB_DFF (LogicCell: acadc_skipCount_i7_LC_710)
set_location i12736_3_lut_4_lut 12 17 3 # SB_LUT4 (LogicCell: acadc_skipCount_i8_LC_711)
set_location acadc_skipCount_i8 12 17 3 # SB_DFF (LogicCell: acadc_skipCount_i8_LC_711)
set_location i12737_3_lut_4_lut 12 17 6 # SB_LUT4 (LogicCell: acadc_skipCount_i9_LC_712)
set_location acadc_skipCount_i9 12 17 6 # SB_DFF (LogicCell: acadc_skipCount_i9_LC_712)
set_location i12738_3_lut_4_lut 12 16 3 # SB_LUT4 (LogicCell: acadc_skipCount_i10_LC_713)
set_location acadc_skipCount_i10 12 16 3 # SB_DFF (LogicCell: acadc_skipCount_i10_LC_713)
set_location i12739_3_lut_4_lut 11 18 6 # SB_LUT4 (LogicCell: acadc_skipCount_i11_LC_714)
set_location acadc_skipCount_i11 11 18 6 # SB_DFF (LogicCell: acadc_skipCount_i11_LC_714)
set_location i12740_3_lut_4_lut 12 16 1 # SB_LUT4 (LogicCell: acadc_skipCount_i12_LC_715)
set_location acadc_skipCount_i12 12 16 1 # SB_DFF (LogicCell: acadc_skipCount_i12_LC_715)
set_location i12741_3_lut_4_lut 12 16 4 # SB_LUT4 (LogicCell: acadc_skipCount_i13_LC_716)
set_location acadc_skipCount_i13 12 16 4 # SB_DFF (LogicCell: acadc_skipCount_i13_LC_716)
set_location i12742_3_lut_4_lut 12 17 7 # SB_LUT4 (LogicCell: acadc_skipCount_i14_LC_717)
set_location acadc_skipCount_i14 12 17 7 # SB_DFF (LogicCell: acadc_skipCount_i14_LC_717)
set_location i12743_3_lut_4_lut 12 17 5 # SB_LUT4 (LogicCell: acadc_skipCount_i15_LC_718)
set_location acadc_skipCount_i15 12 17 5 # SB_DFF (LogicCell: acadc_skipCount_i15_LC_718)
set_location i12744_3_lut 13 17 2 # SB_LUT4 (LogicCell: req_data_cnt_i1_LC_719)
set_location req_data_cnt_i1 13 17 2 # SB_DFF (LogicCell: req_data_cnt_i1_LC_719)
set_location i12745_3_lut 13 15 0 # SB_LUT4 (LogicCell: req_data_cnt_i2_LC_720)
set_location req_data_cnt_i2 13 15 0 # SB_DFF (LogicCell: req_data_cnt_i2_LC_720)
set_location i12746_3_lut 13 17 3 # SB_LUT4 (LogicCell: req_data_cnt_i3_LC_721)
set_location req_data_cnt_i3 13 17 3 # SB_DFF (LogicCell: req_data_cnt_i3_LC_721)
set_location i12747_3_lut 14 16 5 # SB_LUT4 (LogicCell: req_data_cnt_i4_LC_722)
set_location req_data_cnt_i4 14 16 5 # SB_DFF (LogicCell: req_data_cnt_i4_LC_722)
set_location i12748_3_lut 14 17 7 # SB_LUT4 (LogicCell: req_data_cnt_i5_LC_723)
set_location req_data_cnt_i5 14 17 7 # SB_DFF (LogicCell: req_data_cnt_i5_LC_723)
set_location i12749_3_lut 13 13 6 # SB_LUT4 (LogicCell: req_data_cnt_i6_LC_724)
set_location req_data_cnt_i6 13 13 6 # SB_DFF (LogicCell: req_data_cnt_i6_LC_724)
set_location i12750_3_lut 14 15 5 # SB_LUT4 (LogicCell: req_data_cnt_i7_LC_725)
set_location req_data_cnt_i7 14 15 5 # SB_DFF (LogicCell: req_data_cnt_i7_LC_725)
set_location i12752_3_lut 13 15 2 # SB_LUT4 (LogicCell: req_data_cnt_i9_LC_726)
set_location req_data_cnt_i9 13 15 2 # SB_DFF (LogicCell: req_data_cnt_i9_LC_726)
set_location i12753_3_lut 14 16 2 # SB_LUT4 (LogicCell: req_data_cnt_i10_LC_727)
set_location req_data_cnt_i10 14 16 2 # SB_DFF (LogicCell: req_data_cnt_i10_LC_727)
set_location i12754_3_lut 14 16 3 # SB_LUT4 (LogicCell: req_data_cnt_i11_LC_728)
set_location req_data_cnt_i11 14 16 3 # SB_DFF (LogicCell: req_data_cnt_i11_LC_728)
set_location i12755_3_lut 13 17 1 # SB_LUT4 (LogicCell: req_data_cnt_i12_LC_729)
set_location req_data_cnt_i12 13 17 1 # SB_DFF (LogicCell: req_data_cnt_i12_LC_729)
set_location i12756_3_lut 12 13 2 # SB_LUT4 (LogicCell: req_data_cnt_i13_LC_730)
set_location req_data_cnt_i13 12 13 2 # SB_DFF (LogicCell: req_data_cnt_i13_LC_730)
set_location i12757_3_lut 14 15 2 # SB_LUT4 (LogicCell: req_data_cnt_i14_LC_731)
set_location req_data_cnt_i14 14 15 2 # SB_DFF (LogicCell: req_data_cnt_i14_LC_731)
set_location i12758_3_lut 14 16 6 # SB_LUT4 (LogicCell: req_data_cnt_i15_LC_732)
set_location req_data_cnt_i15 14 16 6 # SB_DFF (LogicCell: req_data_cnt_i15_LC_732)
set_location i12915_4_lut 2 7 6 # SB_LUT4 (LogicCell: RTD.cfg_buf_i1_LC_733)
set_location RTD.cfg_buf_i1 2 7 6 # SB_DFF (LogicCell: RTD.cfg_buf_i1_LC_733)
set_location i12_4_lut 6 7 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_734)
set_location ADC_IAC.cmd_rdadctmp_i13 6 7 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i13_LC_734)
set_location i12_4_lut_adj_100 6 15 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_735)
set_location ADC_VAC.cmd_rdadctmp_i4 6 15 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i4_LC_735)
set_location i12_4_lut_adj_102 6 15 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_736)
set_location ADC_VAC.cmd_rdadctmp_i5 6 15 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i5_LC_736)
set_location i12_4_lut_adj_103 7 15 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_737)
set_location ADC_VAC.cmd_rdadctmp_i6 7 15 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i6_LC_737)
set_location i12_4_lut_adj_104 7 15 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_738)
set_location ADC_VAC.cmd_rdadctmp_i7 7 15 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i7_LC_738)
set_location i12_4_lut_adj_105 8 11 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_739)
set_location ADC_VAC.cmd_rdadctmp_i8 8 11 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i8_LC_739)
set_location i12_4_lut_adj_106 9 12 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_740)
set_location ADC_VAC.cmd_rdadctmp_i9 9 12 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i9_LC_740)
set_location i12_4_lut_adj_107 18 11 5 # SB_LUT4 (LogicCell: comm_cmd_i7_LC_741)
set_location comm_cmd_i7 18 11 5 # SB_DFF (LogicCell: comm_cmd_i7_LC_741)
set_location i12_4_lut_adj_108 8 5 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_742)
set_location ADC_VDC.cmd_rdadctmp_i2 8 5 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i2_LC_742)
set_location i12_4_lut_adj_109 13 14 1 # SB_LUT4 (LogicCell: comm_cmd_i6_LC_743)
set_location comm_cmd_i6 13 14 1 # SB_DFF (LogicCell: comm_cmd_i6_LC_743)
set_location i12_4_lut_adj_110 5 8 3 # SB_LUT4 (LogicCell: RTD.READ_DATA_i7_LC_744)
set_location RTD.READ_DATA_i7 5 8 3 # SB_DFF (LogicCell: RTD.READ_DATA_i7_LC_744)
set_location i12_4_lut_adj_111 5 11 4 # SB_LUT4 (LogicCell: RTD.READ_DATA_i6_LC_745)
set_location RTD.READ_DATA_i6 5 11 4 # SB_DFF (LogicCell: RTD.READ_DATA_i6_LC_745)
set_location i12_4_lut_adj_112 14 14 6 # SB_LUT4 (LogicCell: comm_cmd_i5_LC_746)
set_location comm_cmd_i5 14 14 6 # SB_DFF (LogicCell: comm_cmd_i5_LC_746)
set_location i12_4_lut_adj_113 8 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_747)
set_location ADC_VAC.cmd_rdadctmp_i10 8 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i10_LC_747)
set_location i12_4_lut_adj_115 5 12 3 # SB_LUT4 (LogicCell: RTD.READ_DATA_i5_LC_748)
set_location RTD.READ_DATA_i5 5 12 3 # SB_DFF (LogicCell: RTD.READ_DATA_i5_LC_748)
set_location i12_4_lut_adj_117 5 8 6 # SB_LUT4 (LogicCell: RTD.READ_DATA_i4_LC_749)
set_location RTD.READ_DATA_i4 5 8 6 # SB_DFF (LogicCell: RTD.READ_DATA_i4_LC_749)
set_location i12_4_lut_adj_119 3 11 2 # SB_LUT4 (LogicCell: RTD.READ_DATA_i3_LC_750)
set_location RTD.READ_DATA_i3 3 11 2 # SB_DFF (LogicCell: RTD.READ_DATA_i3_LC_750)
set_location i12_4_lut_adj_120 2 11 3 # SB_LUT4 (LogicCell: RTD.READ_DATA_i2_LC_751)
set_location RTD.READ_DATA_i2 2 11 3 # SB_DFF (LogicCell: RTD.READ_DATA_i2_LC_751)
set_location i12_4_lut_adj_122 19 13 1 # SB_LUT4 (LogicCell: comm_length_i2_LC_752)
set_location comm_length_i2 19 13 1 # SB_DFF (LogicCell: comm_length_i2_LC_752)
set_location i12_4_lut_adj_123 5 11 2 # SB_LUT4 (LogicCell: RTD.READ_DATA_i1_LC_753)
set_location RTD.READ_DATA_i1 5 11 2 # SB_DFF (LogicCell: RTD.READ_DATA_i1_LC_753)
set_location i12_4_lut_adj_124 8 5 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_754)
set_location ADC_VDC.cmd_rdadctmp_i1 8 5 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i1_LC_754)
set_location i12_4_lut_adj_125 5 12 5 # SB_LUT4 (LogicCell: RTD.read_buf_i15_LC_755)
set_location RTD.read_buf_i15 5 12 5 # SB_DFF (LogicCell: RTD.read_buf_i15_LC_755)
set_location i12_4_lut_adj_126 5 12 1 # SB_LUT4 (LogicCell: RTD.read_buf_i14_LC_756)
set_location RTD.read_buf_i14 5 12 1 # SB_DFF (LogicCell: RTD.read_buf_i14_LC_756)
set_location i12_4_lut_adj_127 5 12 6 # SB_LUT4 (LogicCell: RTD.read_buf_i13_LC_757)
set_location RTD.read_buf_i13 5 12 6 # SB_DFF (LogicCell: RTD.read_buf_i13_LC_757)
set_location i12_4_lut_adj_128 11 8 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_758)
set_location ADC_VAC.cmd_rdadctmp_i11 11 8 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i11_LC_758)
set_location i12_4_lut_adj_129 6 12 0 # SB_LUT4 (LogicCell: RTD.read_buf_i11_LC_759)
set_location RTD.read_buf_i11 6 12 0 # SB_DFF (LogicCell: RTD.read_buf_i11_LC_759)
set_location i12_4_lut_adj_131 6 12 2 # SB_LUT4 (LogicCell: RTD.read_buf_i8_LC_760)
set_location RTD.read_buf_i8 6 12 2 # SB_DFF (LogicCell: RTD.read_buf_i8_LC_760)
set_location i12_4_lut_adj_132 5 12 2 # SB_LUT4 (LogicCell: RTD.read_buf_i7_LC_761)
set_location RTD.read_buf_i7 5 12 2 # SB_DFF (LogicCell: RTD.read_buf_i7_LC_761)
set_location i12_4_lut_adj_134 5 12 4 # SB_LUT4 (LogicCell: RTD.read_buf_i6_LC_762)
set_location RTD.read_buf_i6 5 12 4 # SB_DFF (LogicCell: RTD.read_buf_i6_LC_762)
set_location i12_4_lut_adj_135 5 11 0 # SB_LUT4 (LogicCell: RTD.read_buf_i5_LC_763)
set_location RTD.read_buf_i5 5 11 0 # SB_DFF (LogicCell: RTD.read_buf_i5_LC_763)
set_location i12_4_lut_adj_136 3 10 3 # SB_LUT4 (LogicCell: RTD.read_buf_i4_LC_764)
set_location RTD.read_buf_i4 3 10 3 # SB_DFF (LogicCell: RTD.read_buf_i4_LC_764)
set_location i12_4_lut_adj_137 3 11 0 # SB_LUT4 (LogicCell: RTD.read_buf_i3_LC_765)
set_location RTD.read_buf_i3 3 11 0 # SB_DFF (LogicCell: RTD.read_buf_i3_LC_765)
set_location i12_4_lut_adj_138 3 11 4 # SB_LUT4 (LogicCell: RTD.read_buf_i2_LC_766)
set_location RTD.read_buf_i2 3 11 4 # SB_DFF (LogicCell: RTD.read_buf_i2_LC_766)
set_location i12_4_lut_adj_140 5 11 3 # SB_LUT4 (LogicCell: RTD.read_buf_i1_LC_767)
set_location RTD.read_buf_i1 5 11 3 # SB_DFF (LogicCell: RTD.read_buf_i1_LC_767)
set_location i12_4_lut_adj_142 11 8 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_768)
set_location ADC_VAC.cmd_rdadctmp_i12 11 8 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i12_LC_768)
set_location i12_4_lut_adj_143 5 7 1 # SB_LUT4 (LogicCell: RTD.adress_i6_LC_769)
set_location RTD.adress_i6 5 7 1 # SB_DFF (LogicCell: RTD.adress_i6_LC_769)
set_location i12_4_lut_adj_147 9 18 5 # SB_LUT4 (LogicCell: acadc_trig_300_LC_770)
set_location acadc_trig_300 9 18 5 # SB_DFFN (LogicCell: acadc_trig_300_LC_770)
set_location i12_4_lut_adj_149 5 11 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i0_LC_771)
set_location RTD.READ_DATA_i0 5 11 1 # SB_DFF (LogicCell: RTD.READ_DATA_i0_LC_771)
set_location i12_4_lut_adj_150 3 10 0 # SB_LUT4 (LogicCell: RTD.read_buf_i0_LC_772)
set_location RTD.read_buf_i0 3 10 0 # SB_DFF (LogicCell: RTD.read_buf_i0_LC_772)
set_location i12_4_lut_adj_151 7 8 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_773)
set_location ADC_VAC.cmd_rdadctmp_i13 7 8 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i13_LC_773)
set_location i12_4_lut_adj_153 9 9 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i23_LC_774)
set_location ADC_VDC.ADC_DATA_i23 9 9 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i23_LC_774)
set_location i12_4_lut_adj_154 9 9 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i21_LC_775)
set_location ADC_VDC.ADC_DATA_i21 9 9 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i21_LC_775)
set_location i12_4_lut_adj_155 9 9 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i20_LC_776)
set_location ADC_VDC.ADC_DATA_i20 9 9 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i20_LC_776)
set_location i12_4_lut_adj_156 9 9 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i19_LC_777)
set_location ADC_VDC.ADC_DATA_i19 9 9 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i19_LC_777)
set_location i12_4_lut_adj_157 9 9 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i18_LC_778)
set_location ADC_VDC.ADC_DATA_i18 9 9 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i18_LC_778)
set_location i12_4_lut_adj_158 9 9 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i17_LC_779)
set_location ADC_VDC.ADC_DATA_i17 9 9 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i17_LC_779)
set_location i12_4_lut_adj_159 9 5 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i16_LC_780)
set_location ADC_VDC.ADC_DATA_i16 9 5 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i16_LC_780)
set_location i12_4_lut_adj_160 7 13 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_781)
set_location ADC_VAC.cmd_rdadctmp_i25 7 13 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i25_LC_781)
set_location i12_4_lut_adj_162 10 5 6 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i15_LC_782)
set_location ADC_VDC.ADC_DATA_i15 10 5 6 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i15_LC_782)
set_location i12_4_lut_adj_163 9 8 2 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i14_LC_783)
set_location ADC_VDC.ADC_DATA_i14 9 8 2 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i14_LC_783)
set_location i12_4_lut_adj_164 9 8 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i13_LC_784)
set_location ADC_VDC.ADC_DATA_i13 9 8 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i13_LC_784)
set_location i12_4_lut_adj_166 9 8 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i12_LC_785)
set_location ADC_VDC.ADC_DATA_i12 9 8 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i12_LC_785)
set_location i12_4_lut_adj_167 10 5 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i22_LC_786)
set_location ADC_VDC.ADC_DATA_i22 10 5 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i22_LC_786)
set_location i12_4_lut_adj_169 9 9 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i11_LC_787)
set_location ADC_VDC.ADC_DATA_i11 9 9 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i11_LC_787)
set_location i12_4_lut_adj_172 10 5 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i10_LC_788)
set_location ADC_VDC.ADC_DATA_i10 10 5 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i10_LC_788)
set_location i12_4_lut_adj_176 9 8 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i9_LC_789)
set_location ADC_VDC.ADC_DATA_i9 9 8 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i9_LC_789)
set_location i12_4_lut_adj_180 10 5 3 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i0_LC_790)
set_location ADC_VDC.ADC_DATA_i0 10 5 3 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i0_LC_790)
set_location i12_4_lut_adj_181 8 5 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_791)
set_location ADC_VDC.cmd_rdadctmp_i0 8 5 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i0_LC_791)
set_location i12_4_lut_adj_183 7 11 3 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_792)
set_location ADC_VAC.cmd_rdadctmp_i14 7 11 3 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i14_LC_792)
set_location i12_4_lut_adj_185 6 12 6 # SB_LUT4 (LogicCell: RTD.read_buf_i10_LC_793)
set_location RTD.read_buf_i10 6 12 6 # SB_DFF (LogicCell: RTD.read_buf_i10_LC_793)
set_location i12_4_lut_adj_189 12 10 3 # SB_LUT4 (LogicCell: i12_4_lut_adj_189_LC_794)
set_location i12_4_lut_adj_190 7 11 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_795)
set_location ADC_VAC.cmd_rdadctmp_i15 7 11 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i15_LC_795)
set_location i12_4_lut_adj_191 7 8 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_796)
set_location ADC_VAC.cmd_rdadctmp_i16 7 8 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i16_LC_796)
set_location i12_4_lut_adj_194 5 13 0 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_797)
set_location ADC_VAC.cmd_rdadctmp_i0 5 13 0 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i0_LC_797)
set_location i12_4_lut_adj_201 5 11 7 # SB_LUT4 (LogicCell: RTD.read_buf_i12_LC_798)
set_location RTD.read_buf_i12 5 11 7 # SB_DFF (LogicCell: RTD.read_buf_i12_LC_798)
set_location i12_4_lut_adj_202 7 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_799)
set_location ADC_VAC.cmd_rdadctmp_i24 7 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i24_LC_799)
set_location i12_4_lut_adj_204 7 12 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_800)
set_location ADC_VAC.cmd_rdadctmp_i23 7 12 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i23_LC_800)
set_location i12_4_lut_adj_208 6 18 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_801)
set_location ADC_IAC.cmd_rdadctmp_i0 6 18 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i0_LC_801)
set_location i12_4_lut_adj_209 7 8 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_802)
set_location ADC_VAC.cmd_rdadctmp_i17 7 8 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i17_LC_802)
set_location i12_4_lut_adj_210 9 5 5 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i8_LC_803)
set_location ADC_VDC.ADC_DATA_i8 9 5 5 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i8_LC_803)
set_location i12_4_lut_adj_212 9 7 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i7_LC_804)
set_location ADC_VDC.ADC_DATA_i7 9 7 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i7_LC_804)
set_location i12_4_lut_adj_215 13 11 5 # SB_LUT4 (LogicCell: comm_buf_6__i0_LC_805)
set_location comm_buf_6__i0 13 11 5 # SB_DFF (LogicCell: comm_buf_6__i0_LC_805)
set_location i12_4_lut_adj_216 12 11 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_806)
set_location ADC_VAC.cmd_rdadctmp_i18 12 11 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i18_LC_806)
set_location i12_4_lut_adj_218 9 8 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i6_LC_807)
set_location ADC_VDC.ADC_DATA_i6 9 8 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i6_LC_807)
set_location i12_4_lut_adj_220 7 5 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i5_LC_808)
set_location ADC_VDC.ADC_DATA_i5 7 5 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i5_LC_808)
set_location i12_4_lut_adj_221 9 7 4 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i4_LC_809)
set_location ADC_VDC.ADC_DATA_i4 9 7 4 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i4_LC_809)
set_location i12_4_lut_adj_222 12 11 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_810)
set_location ADC_VAC.cmd_rdadctmp_i19 12 11 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i19_LC_810)
set_location i12_4_lut_adj_223 9 7 7 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i3_LC_811)
set_location ADC_VDC.ADC_DATA_i3 9 7 7 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i3_LC_811)
set_location i12_4_lut_adj_224 9 6 1 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i2_LC_812)
set_location ADC_VDC.ADC_DATA_i2 9 6 1 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i2_LC_812)
set_location i12_4_lut_adj_227 9 6 0 # SB_LUT4 (LogicCell: ADC_VDC.ADC_DATA_i1_LC_813)
set_location ADC_VDC.ADC_DATA_i1 9 6 0 # SB_DFF (LogicCell: ADC_VDC.ADC_DATA_i1_LC_813)
set_location i12_4_lut_adj_229 9 12 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_814)
set_location ADC_VAC.cmd_rdadctmp_i20 9 12 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i20_LC_814)
set_location i12_4_lut_adj_230 7 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_815)
set_location ADC_VDC.cmd_rdadctmp_i22 7 7 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i22_LC_815)
set_location i12_4_lut_adj_233 7 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_816)
set_location ADC_VDC.cmd_rdadctmp_i21 7 7 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i21_LC_816)
set_location i12_4_lut_adj_234 8 12 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_817)
set_location ADC_VAC.cmd_rdadctmp_i22 8 12 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i22_LC_817)
set_location i12_4_lut_adj_236 7 7 4 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_818)
set_location ADC_VDC.cmd_rdadctmp_i20 7 7 4 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i20_LC_818)
set_location i12_4_lut_adj_242 9 12 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_819)
set_location ADC_VAC.cmd_rdadctmp_i21 9 12 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i21_LC_819)
set_location i12_4_lut_adj_243 9 8 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_820)
set_location ADC_VDC.cmd_rdadctmp_i19 9 8 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i19_LC_820)
set_location i12_4_lut_adj_245 7 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_821)
set_location ADC_VDC.cmd_rdadctmp_i18 7 7 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i18_LC_821)
set_location i12_4_lut_adj_249 7 7 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_822)
set_location ADC_VDC.cmd_rdadctmp_i17 7 7 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i17_LC_822)
set_location i12_4_lut_adj_282 9 14 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_823)
set_location ADC_IAC.cmd_rdadctmp_i29 9 14 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i29_LC_823)
set_location i12_4_lut_adj_283 10 14 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_824)
set_location ADC_IAC.cmd_rdadctmp_i28 10 14 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i28_LC_824)
set_location i12_4_lut_adj_285 9 13 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_825)
set_location ADC_IAC.cmd_rdadctmp_i27 9 13 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i27_LC_825)
set_location i12_4_lut_adj_286 10 13 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_826)
set_location ADC_IAC.cmd_rdadctmp_i26 10 13 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i26_LC_826)
set_location i12_4_lut_adj_287 8 13 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_827)
set_location ADC_IAC.cmd_rdadctmp_i25 8 13 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i25_LC_827)
set_location i12_4_lut_adj_288 9 13 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_828)
set_location ADC_IAC.cmd_rdadctmp_i24 9 13 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i24_LC_828)
set_location i12_4_lut_adj_289 6 14 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_829)
set_location ADC_IAC.cmd_rdadctmp_i23 6 14 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i23_LC_829)
set_location i12_4_lut_adj_290 6 14 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_830)
set_location ADC_IAC.cmd_rdadctmp_i22 6 14 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i22_LC_830)
set_location i12_4_lut_adj_291 9 13 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_831)
set_location ADC_IAC.cmd_rdadctmp_i21 9 13 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i21_LC_831)
set_location i12_4_lut_adj_293 7 13 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_832)
set_location ADC_IAC.cmd_rdadctmp_i20 7 13 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i20_LC_832)
set_location i12_4_lut_adj_294 9 8 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_833)
set_location ADC_VDC.cmd_rdadctmp_i16 9 8 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i16_LC_833)
set_location i12_4_lut_adj_295 9 6 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_834)
set_location ADC_VDC.cmd_rdadctmp_i15 9 6 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i15_LC_834)
set_location i12_4_lut_adj_297 7 7 1 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_835)
set_location ADC_VDC.cmd_rdadctmp_i14 7 7 1 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i14_LC_835)
set_location i12_4_lut_adj_299 8 16 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_836)
set_location ADC_IAC.cmd_rdadctmp_i19 8 16 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i19_LC_836)
set_location i12_4_lut_adj_300 8 16 2 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_837)
set_location ADC_IAC.cmd_rdadctmp_i18 8 16 2 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i18_LC_837)
set_location i12_4_lut_adj_302 7 18 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_838)
set_location ADC_IAC.cmd_rdadctmp_i17 7 18 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i17_LC_838)
set_location i12_4_lut_adj_303 6 15 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_839)
set_location ADC_IAC.cmd_rdadctmp_i16 6 15 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i16_LC_839)
set_location i12_4_lut_adj_305 6 15 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_840)
set_location ADC_IAC.cmd_rdadctmp_i15 6 15 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i15_LC_840)
set_location i12_4_lut_adj_307 6 7 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_841)
set_location ADC_IAC.cmd_rdadctmp_i14 6 7 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i14_LC_841)
set_location i12_4_lut_adj_308 9 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_842)
set_location ADC_VDC.cmd_rdadctmp_i13 9 7 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i13_LC_842)
set_location i12_4_lut_adj_314 7 7 5 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_843)
set_location ADC_VDC.cmd_rdadctmp_i12 7 7 5 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i12_LC_843)
set_location i12_4_lut_adj_316 7 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_844)
set_location ADC_VDC.cmd_rdadctmp_i11 7 7 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i11_LC_844)
set_location i12_4_lut_adj_49 6 7 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_845)
set_location ADC_IAC.cmd_rdadctmp_i12 6 7 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i12_LC_845)
set_location i12_4_lut_adj_52 7 13 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_846)
set_location ADC_VAC.cmd_rdadctmp_i30 7 13 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i30_LC_846)
set_location i12_4_lut_adj_53 7 11 2 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_847)
set_location ADC_VAC.cmd_rdadctmp_i29 7 11 2 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i29_LC_847)
set_location i12_4_lut_adj_54 11 7 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_848)
set_location ADC_IAC.cmd_rdadctmp_i11 11 7 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i11_LC_848)
set_location i12_4_lut_adj_55 8 11 4 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_849)
set_location ADC_VAC.cmd_rdadctmp_i28 8 11 4 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i28_LC_849)
set_location i12_4_lut_adj_56 6 11 1 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_850)
set_location ADC_VAC.cmd_rdadctmp_i27 6 11 1 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i27_LC_850)
set_location i12_4_lut_adj_57 8 12 6 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_851)
set_location ADC_VAC.cmd_rdadctmp_i26 8 12 6 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i26_LC_851)
set_location i12_4_lut_adj_58 9 7 6 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_852)
set_location ADC_VDC.cmd_rdadctmp_i10 9 7 6 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i10_LC_852)
set_location i12_4_lut_adj_59 8 12 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_853)
set_location ADC_VAC.cmd_rdadctmp_i31 8 12 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i31_LC_853)
set_location i12_4_lut_adj_60 9 6 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_854)
set_location ADC_VDC.cmd_rdadctmp_i9 9 6 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i9_LC_854)
set_location i12_4_lut_adj_61 11 7 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_855)
set_location ADC_IAC.cmd_rdadctmp_i10 11 7 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i10_LC_855)
set_location i12_4_lut_adj_62 9 7 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_856)
set_location ADC_VDC.cmd_rdadctmp_i8 9 7 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i8_LC_856)
set_location i12_4_lut_adj_64 9 7 3 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_857)
set_location ADC_VDC.cmd_rdadctmp_i7 9 7 3 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i7_LC_857)
set_location i12_4_lut_adj_65 9 7 2 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_858)
set_location ADC_VDC.cmd_rdadctmp_i6 9 7 2 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i6_LC_858)
set_location i12_4_lut_adj_66 10 7 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_859)
set_location ADC_IAC.cmd_rdadctmp_i9 10 7 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i9_LC_859)
set_location i12_4_lut_adj_67 9 11 3 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_860)
set_location ADC_IAC.cmd_rdadctmp_i8 9 11 3 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i8_LC_860)
set_location i12_4_lut_adj_68 9 10 4 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_861)
set_location ADC_IAC.cmd_rdadctmp_i7 9 10 4 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i7_LC_861)
set_location i12_4_lut_adj_69 10 10 0 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_862)
set_location ADC_IAC.cmd_rdadctmp_i6 10 10 0 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i6_LC_862)
set_location i12_4_lut_adj_70 9 15 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_863)
set_location ADC_IAC.cmd_rdadctmp_i30 9 15 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i30_LC_863)
set_location i12_4_lut_adj_71 10 10 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_864)
set_location ADC_IAC.cmd_rdadctmp_i5 10 10 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i5_LC_864)
set_location i12_4_lut_adj_72 8 11 1 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_865)
set_location ADC_IAC.cmd_rdadctmp_i4 8 11 1 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i4_LC_865)
set_location i12_4_lut_adj_73 9 5 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_866)
set_location ADC_VDC.cmd_rdadctmp_i5 9 5 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i5_LC_866)
set_location i12_4_lut_adj_74 9 6 7 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_867)
set_location ADC_VDC.cmd_rdadctmp_i4 9 6 7 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i4_LC_867)
set_location i12_4_lut_adj_75 8 5 0 # SB_LUT4 (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_868)
set_location ADC_VDC.cmd_rdadctmp_i3 8 5 0 # SB_DFF (LogicCell: ADC_VDC.cmd_rdadctmp_i3_LC_868)
set_location i12_4_lut_adj_76 6 14 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_869)
set_location ADC_IAC.cmd_rdadctmp_i3 6 14 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i3_LC_869)
set_location i12_4_lut_adj_77 6 18 7 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_870)
set_location ADC_IAC.cmd_rdadctmp_i2 6 18 7 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i2_LC_870)
set_location i12_4_lut_adj_79 6 18 6 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_871)
set_location ADC_IAC.cmd_rdadctmp_i1 6 18 6 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i1_LC_871)
set_location i12_4_lut_adj_81 9 14 5 # SB_LUT4 (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_872)
set_location ADC_IAC.cmd_rdadctmp_i31 9 14 5 # SB_DFF (LogicCell: ADC_IAC.cmd_rdadctmp_i31_LC_872)
set_location i12_4_lut_adj_82 13 10 6 # SB_LUT4 (LogicCell: comm_buf_6__i7_LC_873)
set_location comm_buf_6__i7 13 10 6 # SB_DFF (LogicCell: comm_buf_6__i7_LC_873)
set_location i12_4_lut_adj_83 13 10 7 # SB_LUT4 (LogicCell: comm_buf_6__i6_LC_874)
set_location comm_buf_6__i6 13 10 7 # SB_DFF (LogicCell: comm_buf_6__i6_LC_874)
set_location i12_4_lut_adj_85 6 12 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i15_LC_875)
set_location RTD.READ_DATA_i15 6 12 1 # SB_DFF (LogicCell: RTD.READ_DATA_i15_LC_875)
set_location i12_4_lut_adj_86 13 11 4 # SB_LUT4 (LogicCell: comm_buf_6__i5_LC_876)
set_location comm_buf_6__i5 13 11 4 # SB_DFF (LogicCell: comm_buf_6__i5_LC_876)
set_location i12_4_lut_adj_87 10 10 5 # SB_LUT4 (LogicCell: comm_buf_6__i4_LC_877)
set_location comm_buf_6__i4 10 10 5 # SB_DFF (LogicCell: comm_buf_6__i4_LC_877)
set_location i12_4_lut_adj_88 5 12 7 # SB_LUT4 (LogicCell: RTD.READ_DATA_i14_LC_878)
set_location RTD.READ_DATA_i14 5 12 7 # SB_DFF (LogicCell: RTD.READ_DATA_i14_LC_878)
set_location i12_4_lut_adj_89 6 13 0 # SB_LUT4 (LogicCell: RTD.READ_DATA_i13_LC_879)
set_location RTD.READ_DATA_i13 6 13 0 # SB_DFF (LogicCell: RTD.READ_DATA_i13_LC_879)
set_location i12_4_lut_adj_90 13 11 6 # SB_LUT4 (LogicCell: comm_buf_6__i3_LC_880)
set_location comm_buf_6__i3 13 11 6 # SB_DFF (LogicCell: comm_buf_6__i3_LC_880)
set_location i12_4_lut_adj_91 5 11 6 # SB_LUT4 (LogicCell: RTD.READ_DATA_i12_LC_881)
set_location RTD.READ_DATA_i12 5 11 6 # SB_DFF (LogicCell: RTD.READ_DATA_i12_LC_881)
set_location i12_4_lut_adj_92 10 10 6 # SB_LUT4 (LogicCell: comm_buf_6__i2_LC_882)
set_location comm_buf_6__i2 10 10 6 # SB_DFF (LogicCell: comm_buf_6__i2_LC_882)
set_location i12_4_lut_adj_93 6 12 7 # SB_LUT4 (LogicCell: RTD.READ_DATA_i11_LC_883)
set_location RTD.READ_DATA_i11 6 12 7 # SB_DFF (LogicCell: RTD.READ_DATA_i11_LC_883)
set_location i12_4_lut_adj_94 5 15 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_884)
set_location ADC_VAC.cmd_rdadctmp_i1 5 15 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i1_LC_884)
set_location i12_4_lut_adj_95 14 11 5 # SB_LUT4 (LogicCell: comm_buf_6__i1_LC_885)
set_location comm_buf_6__i1 14 11 5 # SB_DFF (LogicCell: comm_buf_6__i1_LC_885)
set_location i12_4_lut_adj_96 6 8 1 # SB_LUT4 (LogicCell: RTD.READ_DATA_i10_LC_886)
set_location RTD.READ_DATA_i10 6 8 1 # SB_DFF (LogicCell: RTD.READ_DATA_i10_LC_886)
set_location i12_4_lut_adj_97 5 15 7 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_887)
set_location ADC_VAC.cmd_rdadctmp_i2 5 15 7 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i2_LC_887)
set_location i12_4_lut_adj_98 6 15 5 # SB_LUT4 (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_888)
set_location ADC_VAC.cmd_rdadctmp_i3 6 15 5 # SB_DFF (LogicCell: ADC_VAC.cmd_rdadctmp_i3_LC_888)
set_location i12_4_lut_adj_99 6 13 5 # SB_LUT4 (LogicCell: RTD.READ_DATA_i9_LC_889)
set_location RTD.READ_DATA_i9 6 13 5 # SB_DFF (LogicCell: RTD.READ_DATA_i9_LC_889)
set_location i13320_4_lut 9 15 2 # SB_LUT4 (LogicCell: buf_dds1_i15_LC_890)
set_location buf_dds1_i15 9 15 2 # SB_DFF (LogicCell: buf_dds1_i15_LC_890)
set_location i13323_4_lut 9 12 2 # SB_LUT4 (LogicCell: buf_dds1_i14_LC_891)
set_location buf_dds1_i14 9 12 2 # SB_DFF (LogicCell: buf_dds1_i14_LC_891)
set_location i13326_4_lut_4_lut 10 13 1 # SB_LUT4 (LogicCell: buf_dds1_i13_LC_892)
set_location buf_dds1_i13 10 13 1 # SB_DFF (LogicCell: buf_dds1_i13_LC_892)
set_location i13329_4_lut 14 15 0 # SB_LUT4 (LogicCell: buf_dds1_i12_LC_893)
set_location buf_dds1_i12 14 15 0 # SB_DFF (LogicCell: buf_dds1_i12_LC_893)
set_location i13332_4_lut 16 16 0 # SB_LUT4 (LogicCell: buf_dds1_i11_LC_894)
set_location buf_dds1_i11 16 16 0 # SB_DFF (LogicCell: buf_dds1_i11_LC_894)
set_location i13335_4_lut 12 13 5 # SB_LUT4 (LogicCell: buf_dds1_i10_LC_895)
set_location buf_dds1_i10 12 13 5 # SB_DFF (LogicCell: buf_dds1_i10_LC_895)
set_location i13338_4_lut 14 12 4 # SB_LUT4 (LogicCell: buf_dds1_i9_LC_896)
set_location buf_dds1_i9 14 12 4 # SB_DFF (LogicCell: buf_dds1_i9_LC_896)
set_location i13341_4_lut 9 11 6 # SB_LUT4 (LogicCell: buf_dds1_i8_LC_897)
set_location buf_dds1_i8 9 11 6 # SB_DFF (LogicCell: buf_dds1_i8_LC_897)
set_location i13344_4_lut 13 13 2 # SB_LUT4 (LogicCell: buf_dds1_i7_LC_898)
set_location buf_dds1_i7 13 13 2 # SB_DFF (LogicCell: buf_dds1_i7_LC_898)
set_location i13347_4_lut 16 15 5 # SB_LUT4 (LogicCell: buf_dds1_i6_LC_899)
set_location buf_dds1_i6 16 15 5 # SB_DFF (LogicCell: buf_dds1_i6_LC_899)
set_location i13349_4_lut_4_lut 13 13 0 # SB_LUT4 (LogicCell: buf_dds1_i5_LC_900)
set_location buf_dds1_i5 13 13 0 # SB_DFF (LogicCell: buf_dds1_i5_LC_900)
set_location i13352_4_lut 13 13 7 # SB_LUT4 (LogicCell: buf_dds1_i4_LC_901)
set_location buf_dds1_i4 13 13 7 # SB_DFF (LogicCell: buf_dds1_i4_LC_901)
set_location i13354_4_lut_4_lut 17 18 1 # SB_LUT4 (LogicCell: buf_dds1_i3_LC_902)
set_location buf_dds1_i3 17 18 1 # SB_DFF (LogicCell: buf_dds1_i3_LC_902)
set_location i13374_4_lut 2 7 7 # SB_LUT4 (LogicCell: RTD.cfg_buf_i0_LC_903)
set_location RTD.cfg_buf_i0 2 7 7 # SB_DFF (LogicCell: RTD.cfg_buf_i0_LC_903)
set_location i13393_3_lut 12 10 4 # SB_LUT4 (LogicCell: SIG_DDS.bit_cnt_i0_LC_904)
set_location SIG_DDS.bit_cnt_i0 12 10 4 # SB_DFF (LogicCell: SIG_DDS.bit_cnt_i0_LC_904)
set_location i13_2_lut 6 10 2 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i1_LC_905)
set_location CLK_DDS.bit_cnt_i1 6 10 2 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i1_LC_905)
set_location i13_4_lut 13 15 4 # SB_LUT4 (LogicCell: i13_4_lut_LC_906)
set_location i14145_4_lut 10 17 0 # SB_LUT4 (LogicCell: i14145_4_lut_LC_907)
set_location i14177_3_lut 13 13 5 # SB_LUT4 (LogicCell: req_data_cnt_i8_LC_908)
set_location req_data_cnt_i8 13 13 5 # SB_DFF (LogicCell: req_data_cnt_i8_LC_908)
set_location i14490_4_lut 7 9 0 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i0_LC_909)
set_location CLK_DDS.dds_state_i0 7 9 0 # SB_DFFE (LogicCell: CLK_DDS.dds_state_i0_LC_909)
set_location i14515_3_lut 6 10 1 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i2_LC_910)
set_location CLK_DDS.bit_cnt_i2 6 10 1 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i2_LC_910)
set_location i14_4_lut 11 17 1 # SB_LUT4 (LogicCell: i14_4_lut_LC_911)
set_location i14_4_lut_adj_187 13 16 4 # SB_LUT4 (LogicCell: i14_4_lut_adj_187_LC_912)
set_location i15080_3_lut 17 9 0 # SB_LUT4 (LogicCell: i15080_3_lut_LC_913)
set_location i15081_3_lut 17 9 3 # SB_LUT4 (LogicCell: i15081_3_lut_LC_914)
set_location i15083_3_lut 17 9 4 # SB_LUT4 (LogicCell: i15083_3_lut_LC_915)
set_location i15090_3_lut 15 18 4 # SB_LUT4 (LogicCell: i15090_3_lut_LC_916)
set_location i15092_4_lut 20 19 4 # SB_LUT4 (LogicCell: i15092_4_lut_LC_917)
set_location i15107_2_lut_2_lut 17 20 6 # SB_LUT4 (LogicCell: i15107_2_lut_2_lut_LC_918)
set_location i15109_2_lut 11 17 4 # SB_LUT4 (LogicCell: i15109_2_lut_LC_919)
set_location i15166_2_lut 10 11 4 # SB_LUT4 (LogicCell: i15166_2_lut_LC_920)
set_location i15167_2_lut_3_lut 14 7 0 # SB_LUT4 (LogicCell: comm_clear_301_LC_921)
set_location comm_clear_301 14 7 0 # SB_DFFE (LogicCell: comm_clear_301_LC_921)
set_location i15170_2_lut 9 11 2 # SB_LUT4 (LogicCell: i15170_2_lut_LC_922)
set_location i15251_2_lut 12 5 5 # SB_LUT4 (LogicCell: i15251_2_lut_LC_923)
set_location i15321_4_lut 6 10 0 # SB_LUT4 (LogicCell: CLK_DDS.bit_cnt_i3_LC_924)
set_location CLK_DDS.bit_cnt_i3 6 10 0 # SB_DFFESR (LogicCell: CLK_DDS.bit_cnt_i3_LC_924)
set_location i15326_2_lut_3_lut 18 15 1 # SB_LUT4 (LogicCell: i15326_2_lut_3_lut_LC_925)
set_location i15327_2_lut_3_lut 14 14 1 # SB_LUT4 (LogicCell: i15327_2_lut_3_lut_LC_926)
set_location i15336_2_lut_3_lut 10 11 7 # SB_LUT4 (LogicCell: i15336_2_lut_3_lut_LC_927)
set_location i15337_2_lut_3_lut 13 14 6 # SB_LUT4 (LogicCell: i15337_2_lut_3_lut_LC_928)
set_location i15338_2_lut_3_lut 17 16 1 # SB_LUT4 (LogicCell: i15338_2_lut_3_lut_LC_929)
set_location i15339_2_lut_3_lut 13 17 7 # SB_LUT4 (LogicCell: i15339_2_lut_3_lut_LC_930)
set_location i15340_2_lut_3_lut 6 9 6 # SB_LUT4 (LogicCell: i15340_2_lut_3_lut_LC_931)
set_location i15341_2_lut_3_lut 6 9 7 # SB_LUT4 (LogicCell: i15341_2_lut_3_lut_LC_932)
set_location i15342_2_lut_3_lut 18 17 0 # SB_LUT4 (LogicCell: i15342_2_lut_3_lut_LC_933)
set_location i15343_2_lut_3_lut 8 16 6 # SB_LUT4 (LogicCell: i15343_2_lut_3_lut_LC_934)
set_location i15344_2_lut_3_lut 14 14 3 # SB_LUT4 (LogicCell: i15344_2_lut_3_lut_LC_935)
set_location i15345_2_lut_3_lut 12 17 4 # SB_LUT4 (LogicCell: i15345_2_lut_3_lut_LC_936)
set_location i15346_2_lut_3_lut 14 14 5 # SB_LUT4 (LogicCell: i15346_2_lut_3_lut_LC_937)
set_location i15347_2_lut_3_lut 13 17 6 # SB_LUT4 (LogicCell: i15347_2_lut_3_lut_LC_938)
set_location i15385_2_lut_3_lut 14 14 7 # SB_LUT4 (LogicCell: i15385_2_lut_3_lut_LC_939)
set_location i1551349_i1_3_lut 16 13 6 # SB_LUT4 (LogicCell: i1551349_i1_3_lut_LC_940)
set_location i1552555_i1_3_lut 16 12 3 # SB_LUT4 (LogicCell: i1552555_i1_3_lut_LC_941)
set_location i1553158_i1_3_lut 10 15 4 # SB_LUT4 (LogicCell: i1553158_i1_3_lut_LC_942)
set_location i1553761_i1_3_lut 15 11 5 # SB_LUT4 (LogicCell: i1553761_i1_3_lut_LC_943)
set_location i1554364_i1_3_lut 18 14 5 # SB_LUT4 (LogicCell: i1554364_i1_3_lut_LC_944)
set_location i1555570_i1_3_lut 18 13 5 # SB_LUT4 (LogicCell: i1555570_i1_3_lut_LC_945)
set_location i1556173_i1_3_lut 17 13 5 # SB_LUT4 (LogicCell: i1556173_i1_3_lut_LC_946)
set_location i1556776_i1_3_lut 19 14 6 # SB_LUT4 (LogicCell: i1556776_i1_3_lut_LC_947)
set_location i15_2_lut 16 5 2 # SB_LUT4 (LogicCell: wdtick_cnt_3763_3764__i2_LC_948)
set_location wdtick_cnt_3763_3764__i2 16 5 2 # SB_DFFER (LogicCell: wdtick_cnt_3763_3764__i2_LC_948)
set_location i15_4_lut 11 17 2 # SB_LUT4 (LogicCell: i15_4_lut_LC_949)
set_location i15_4_lut_adj_205 12 10 1 # SB_LUT4 (LogicCell: i15_4_lut_adj_205_LC_950)
set_location i15_4_lut_adj_267 14 17 0 # SB_LUT4 (LogicCell: i15_4_lut_adj_267_LC_951)
set_location i17178_2_lut 15 13 5 # SB_LUT4 (LogicCell: i17178_2_lut_LC_952)
set_location i17_3_lut_3_lut 14 13 2 # SB_LUT4 (LogicCell: i17_3_lut_3_lut_LC_953)
set_location i18376_4_lut 11 18 5 # SB_LUT4 (LogicCell: i18376_4_lut_LC_954)
set_location i18382_2_lut 16 7 1 # SB_LUT4 (LogicCell: i18382_2_lut_LC_955)
set_location i18404_2_lut_3_lut 14 13 7 # SB_LUT4 (LogicCell: i18404_2_lut_3_lut_LC_956)
set_location i18435_3_lut 18 15 4 # SB_LUT4 (LogicCell: i18435_3_lut_LC_957)
set_location i18436_3_lut 18 12 6 # SB_LUT4 (LogicCell: i18436_3_lut_LC_958)
set_location i18438_3_lut 19 13 6 # SB_LUT4 (LogicCell: i18438_3_lut_LC_959)
set_location i18439_3_lut 19 11 6 # SB_LUT4 (LogicCell: i18439_3_lut_LC_960)
set_location i18442_4_lut 16 9 6 # SB_LUT4 (LogicCell: i18442_4_lut_LC_961)
set_location i18443_3_lut 16 9 7 # SB_LUT4 (LogicCell: comm_tx_buf_i1_LC_962)
set_location comm_tx_buf_i1 16 9 7 # SB_DFFESR (LogicCell: comm_tx_buf_i1_LC_962)
set_location i18444_3_lut 18 15 5 # SB_LUT4 (LogicCell: i18444_3_lut_LC_963)
set_location i18445_4_lut 19 11 3 # SB_LUT4 (LogicCell: i18445_4_lut_LC_964)
set_location i18450_3_lut 16 16 3 # SB_LUT4 (LogicCell: i18450_3_lut_LC_965)
set_location i18452_4_lut 16 11 3 # SB_LUT4 (LogicCell: i18452_4_lut_LC_966)
set_location i18460_3_lut 17 16 4 # SB_LUT4 (LogicCell: i18460_3_lut_LC_967)
set_location i18461_3_lut 17 15 5 # SB_LUT4 (LogicCell: i18461_3_lut_LC_968)
set_location i18462_3_lut 12 14 1 # SB_LUT4 (LogicCell: i18462_3_lut_LC_969)
set_location i18463_3_lut 16 15 7 # SB_LUT4 (LogicCell: i18463_3_lut_LC_970)
set_location i18471_3_lut 10 9 7 # SB_LUT4 (LogicCell: i18471_3_lut_LC_971)
set_location i18472_3_lut 6 12 5 # SB_LUT4 (LogicCell: i18472_3_lut_LC_972)
set_location i18474_4_lut 16 16 7 # SB_LUT4 (LogicCell: i18474_4_lut_LC_973)
set_location i18475_4_lut 16 15 2 # SB_LUT4 (LogicCell: i18475_4_lut_LC_974)
set_location i18477_3_lut 12 14 3 # SB_LUT4 (LogicCell: i18477_3_lut_LC_975)
set_location i18478_3_lut 16 15 3 # SB_LUT4 (LogicCell: i18478_3_lut_LC_976)
set_location i18482_3_lut 16 13 5 # SB_LUT4 (LogicCell: i18482_3_lut_LC_977)
set_location i18510_3_lut 14 9 2 # SB_LUT4 (LogicCell: i18510_3_lut_LC_978)
set_location i18512_4_lut 14 9 0 # SB_LUT4 (LogicCell: i18512_4_lut_LC_979)
set_location i18513_4_lut 8 14 1 # SB_LUT4 (LogicCell: i18513_4_lut_LC_980)
set_location i18514_4_lut 14 11 1 # SB_LUT4 (LogicCell: i18514_4_lut_LC_981)
set_location i18516_3_lut 19 15 0 # SB_LUT4 (LogicCell: i18516_3_lut_LC_982)
set_location i18517_3_lut 19 12 0 # SB_LUT4 (LogicCell: i18517_3_lut_LC_983)
set_location i18522_3_lut 19 12 1 # SB_LUT4 (LogicCell: i18522_3_lut_LC_984)
set_location i18523_4_lut 19 12 7 # SB_LUT4 (LogicCell: i18523_4_lut_LC_985)
set_location i18527_3_lut 16 14 3 # SB_LUT4 (LogicCell: i18527_3_lut_LC_986)
set_location i18528_3_lut 9 14 0 # SB_LUT4 (LogicCell: i18528_3_lut_LC_987)
set_location i18529_3_lut 8 13 3 # SB_LUT4 (LogicCell: i18529_3_lut_LC_988)
set_location i18540_3_lut 16 16 2 # SB_LUT4 (LogicCell: i18540_3_lut_LC_989)
set_location i18555_3_lut 16 16 6 # SB_LUT4 (LogicCell: i18555_3_lut_LC_990)
set_location i18557_4_lut 17 16 3 # SB_LUT4 (LogicCell: i18557_4_lut_LC_991)
set_location i18565_4_lut 13 9 6 # SB_LUT4 (LogicCell: i18565_4_lut_LC_992)
set_location i18566_3_lut 13 9 7 # SB_LUT4 (LogicCell: comm_tx_buf_i7_LC_993)
set_location comm_tx_buf_i7 13 9 7 # SB_DFFESR (LogicCell: comm_tx_buf_i7_LC_993)
set_location i18567_3_lut 16 15 4 # SB_LUT4 (LogicCell: i18567_3_lut_LC_994)
set_location i18568_4_lut 18 12 3 # SB_LUT4 (LogicCell: i18568_4_lut_LC_995)
set_location i18583_4_lut 13 9 1 # SB_LUT4 (LogicCell: i18583_4_lut_LC_996)
set_location i18584_3_lut 13 9 4 # SB_LUT4 (LogicCell: comm_tx_buf_i3_LC_997)
set_location comm_tx_buf_i3 13 9 4 # SB_DFFESR (LogicCell: comm_tx_buf_i3_LC_997)
set_location i18586_4_lut 16 9 3 # SB_LUT4 (LogicCell: i18586_4_lut_LC_998)
set_location i18587_3_lut 16 9 4 # SB_LUT4 (LogicCell: comm_tx_buf_i2_LC_999)
set_location comm_tx_buf_i2 16 9 4 # SB_DFFESR (LogicCell: comm_tx_buf_i2_LC_999)
set_location i18591_3_lut 8 11 0 # SB_LUT4 (LogicCell: i18591_3_lut_LC_1000)
set_location i18592_3_lut 8 15 5 # SB_LUT4 (LogicCell: i18592_3_lut_LC_1001)
set_location i18964_2_lut 17 8 3 # SB_LUT4 (LogicCell: i18964_2_lut_LC_1002)
set_location i18970_2_lut 19 18 2 # SB_LUT4 (LogicCell: i18970_2_lut_LC_1003)
set_location i18974_2_lut 7 10 2 # SB_LUT4 (LogicCell: i18974_2_lut_LC_1004)
set_location i18978_2_lut 20 13 3 # SB_LUT4 (LogicCell: i18978_2_lut_LC_1005)
set_location i18989_2_lut_3_lut 11 17 0 # SB_LUT4 (LogicCell: i18989_2_lut_3_lut_LC_1006)
set_location i19037_2_lut 15 12 2 # SB_LUT4 (LogicCell: i19037_2_lut_LC_1007)
set_location i19053_2_lut 20 3 2 # SB_LUT4 (LogicCell: i19053_2_lut_LC_1008)
set_location i19058_2_lut 10 14 2 # SB_LUT4 (LogicCell: i19058_2_lut_LC_1009)
set_location i19064_2_lut 14 15 1 # SB_LUT4 (LogicCell: i19064_2_lut_LC_1010)
set_location i19084_2_lut 13 16 5 # SB_LUT4 (LogicCell: i19084_2_lut_LC_1011)
set_location i19085_2_lut 17 2 2 # SB_LUT4 (LogicCell: i19085_2_lut_LC_1012)
set_location i19092_2_lut 17 3 0 # SB_LUT4 (LogicCell: i19092_2_lut_LC_1013)
set_location i19098_4_lut 19 13 0 # SB_LUT4 (LogicCell: i19098_4_lut_LC_1014)
set_location i19106_2_lut 15 12 5 # SB_LUT4 (LogicCell: i19106_2_lut_LC_1015)
set_location i19109_2_lut 11 19 0 # SB_LUT4 (LogicCell: i19109_2_lut_LC_1016)
set_location i19112_4_lut 13 12 7 # SB_LUT4 (LogicCell: i19112_4_lut_LC_1017)
set_location i19114_2_lut 15 10 2 # SB_LUT4 (LogicCell: i19114_2_lut_LC_1018)
set_location i19115_4_lut_4_lut 17 15 7 # SB_LUT4 (LogicCell: i19115_4_lut_4_lut_LC_1019)
set_location i19119_2_lut 20 14 2 # SB_LUT4 (LogicCell: i19119_2_lut_LC_1020)
set_location i19129_2_lut_3_lut 15 8 7 # SB_LUT4 (LogicCell: i19129_2_lut_3_lut_LC_1021)
set_location i19194_2_lut 19 13 5 # SB_LUT4 (LogicCell: i19194_2_lut_LC_1022)
set_location i19274_2_lut 18 10 1 # SB_LUT4 (LogicCell: i19274_2_lut_LC_1023)
set_location i19276_2_lut 18 8 4 # SB_LUT4 (LogicCell: i19276_2_lut_LC_1024)
set_location i19278_3_lut 19 13 4 # SB_LUT4 (LogicCell: i19278_3_lut_LC_1025)
set_location i19281_2_lut 15 13 7 # SB_LUT4 (LogicCell: i19281_2_lut_LC_1026)
set_location i19282_2_lut 17 9 2 # SB_LUT4 (LogicCell: i19282_2_lut_LC_1027)
set_location i19283_2_lut 20 19 1 # SB_LUT4 (LogicCell: i19283_2_lut_LC_1028)
set_location i19294_2_lut 16 8 2 # SB_LUT4 (LogicCell: i19294_2_lut_LC_1029)
set_location i19296_4_lut 15 9 3 # SB_LUT4 (LogicCell: i19296_4_lut_LC_1030)
set_location i19308_2_lut_3_lut 19 10 1 # SB_LUT4 (LogicCell: i19308_2_lut_3_lut_LC_1031)
set_location i19318_3_lut_4_lut 19 10 6 # SB_LUT4 (LogicCell: i19318_3_lut_4_lut_LC_1032)
set_location i19319_2_lut 20 13 0 # SB_LUT4 (LogicCell: i19319_2_lut_LC_1033)
set_location i19322_2_lut 19 17 3 # SB_LUT4 (LogicCell: i19322_2_lut_LC_1034)
set_location i19331_4_lut 11 16 5 # SB_LUT4 (LogicCell: i19331_4_lut_LC_1035)
set_location i19350_2_lut 11 20 7 # SB_LUT4 (LogicCell: i19350_2_lut_LC_1036)
set_location i19371_4_lut 10 17 5 # SB_LUT4 (LogicCell: i19371_4_lut_LC_1037)
set_location i19384_3_lut 11 19 4 # SB_LUT4 (LogicCell: i19384_3_lut_LC_1038)
set_location i19388_4_lut 15 9 4 # SB_LUT4 (LogicCell: i19388_4_lut_LC_1039)
set_location i19391_4_lut 19 9 2 # SB_LUT4 (LogicCell: i19391_4_lut_LC_1040)
set_location i19395_4_lut 6 15 3 # SB_LUT4 (LogicCell: ADC_VAC.CS_37_LC_1041)
set_location ADC_VAC.CS_37 6 15 3 # SB_DFF (LogicCell: ADC_VAC.CS_37_LC_1041)
set_location i19398_4_lut 6 18 0 # SB_LUT4 (LogicCell: ADC_IAC.CS_37_LC_1042)
set_location ADC_IAC.CS_37 6 18 0 # SB_DFF (LogicCell: ADC_IAC.CS_37_LC_1042)
set_location i19404_2_lut_3_lut 10 10 4 # SB_LUT4 (LogicCell: i19404_2_lut_3_lut_LC_1043)
set_location i19_4_lut 18 10 2 # SB_LUT4 (LogicCell: i19_4_lut_LC_1044)
set_location i19_4_lut_adj_273 18 11 6 # SB_LUT4 (LogicCell: i19_4_lut_adj_273_LC_1045)
set_location i19_4_lut_adj_276 18 11 1 # SB_LUT4 (LogicCell: i19_4_lut_adj_276_LC_1046)
set_location i19_4_lut_adj_301 17 17 3 # SB_LUT4 (LogicCell: trig_dds1_305_LC_1047)
set_location trig_dds1_305 17 17 3 # SB_DFF (LogicCell: trig_dds1_305_LC_1047)
set_location i1_2_lut 7 17 0 # SB_LUT4 (LogicCell: i1_2_lut_LC_1048)
set_location i1_2_lut_3_lut 12 14 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_LC_1049)
set_location i1_2_lut_3_lut_4_lut 19 10 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_LC_1050)
set_location i1_2_lut_3_lut_4_lut_adj_50 18 10 5 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_50_LC_1051)
set_location i1_2_lut_3_lut_4_lut_adj_51 14 12 3 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_4_lut_adj_51_LC_1052)
set_location i1_2_lut_3_lut_adj_217 11 16 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_217_LC_1053)
set_location i1_2_lut_3_lut_adj_232 12 16 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_232_LC_1054)
set_location i1_2_lut_3_lut_adj_278 16 5 0 # SB_LUT4 (LogicCell: wdtick_cnt_3763_3764__i1_LC_1055)
set_location wdtick_cnt_3763_3764__i1 16 5 0 # SB_DFFER (LogicCell: wdtick_cnt_3763_3764__i1_LC_1055)
set_location i1_2_lut_3_lut_adj_306 13 16 6 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_306_LC_1056)
set_location i1_2_lut_3_lut_adj_310 14 17 4 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_310_LC_1057)
set_location i1_2_lut_3_lut_adj_311 15 10 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_311_LC_1058)
set_location i1_2_lut_3_lut_adj_312 13 15 1 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_312_LC_1059)
set_location i1_2_lut_3_lut_adj_47 18 11 0 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_47_LC_1060)
set_location i1_2_lut_3_lut_adj_48 18 11 4 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_48_LC_1061)
set_location i1_2_lut_3_lut_adj_63 16 7 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_adj_63_LC_1062)
set_location i1_2_lut_4_lut 11 18 3 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_LC_1063)
set_location i1_2_lut_4_lut_adj_207 15 5 0 # SB_LUT4 (LogicCell: wdtick_flag_289_LC_1064)
set_location wdtick_flag_289 15 5 0 # SB_DFFR (LogicCell: wdtick_flag_289_LC_1064)
set_location i1_2_lut_4_lut_adj_241 14 13 4 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_241_LC_1065)
set_location i1_2_lut_4_lut_adj_255 13 10 1 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_255_LC_1066)
set_location i1_2_lut_4_lut_adj_284 13 14 0 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_284_LC_1067)
set_location i1_2_lut_4_lut_adj_318 19 9 6 # SB_LUT4 (LogicCell: i1_2_lut_4_lut_adj_318_LC_1068)
set_location i1_2_lut_adj_101 15 10 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_101_LC_1069)
set_location i1_2_lut_adj_133 5 6 2 # SB_LUT4 (LogicCell: CLK_DDS.dds_state_i2_LC_1070)
set_location CLK_DDS.dds_state_i2 5 6 2 # SB_DFF (LogicCell: CLK_DDS.dds_state_i2_LC_1070)
set_location i1_2_lut_adj_139 13 19 4 # SB_LUT4 (LogicCell: SIG_DDS.dds_state_i2_LC_1071)
set_location SIG_DDS.dds_state_i2 13 19 4 # SB_DFF (LogicCell: SIG_DDS.dds_state_i2_LC_1071)
set_location i1_2_lut_adj_199 6 18 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_199_LC_1072)
set_location i1_2_lut_adj_200 10 18 7 # SB_LUT4 (LogicCell: i1_2_lut_adj_200_LC_1073)
set_location i1_2_lut_adj_203 6 16 5 # SB_LUT4 (LogicCell: i1_2_lut_adj_203_LC_1074)
set_location i1_2_lut_adj_211 15 13 6 # SB_LUT4 (LogicCell: i1_2_lut_adj_211_LC_1075)
set_location i1_2_lut_adj_225 10 11 1 # SB_LUT4 (LogicCell: i1_2_lut_adj_225_LC_1076)
set_location i1_2_lut_adj_239 7 10 0 # SB_LUT4 (LogicCell: SecClk_292_LC_1077)
set_location SecClk_292 7 10 0 # SB_DFF (LogicCell: SecClk_292_LC_1077)
set_location i1_2_lut_adj_250 12 5 0 # SB_LUT4 (LogicCell: i1_2_lut_adj_250_LC_1078)
set_location i1_2_lut_adj_254 12 5 2 # SB_LUT4 (LogicCell: clk_RTD_287_LC_1079)
set_location clk_RTD_287 12 5 2 # SB_DFF (LogicCell: clk_RTD_287_LC_1079)
set_location i1_2_lut_adj_256 12 14 7 # SB_LUT4 (LogicCell: i1_2_lut_adj_256_LC_1080)
set_location i1_2_lut_adj_264 13 15 3 # SB_LUT4 (LogicCell: i1_2_lut_adj_264_LC_1081)
set_location i1_2_lut_adj_275 15 10 4 # SB_LUT4 (LogicCell: i1_2_lut_adj_275_LC_1082)
set_location i1_2_lut_adj_309 10 11 5 # SB_LUT4 (LogicCell: i1_2_lut_adj_309_LC_1083)
set_location i1_2_lut_adj_80 8 15 2 # SB_LUT4 (LogicCell: i1_2_lut_adj_80_LC_1084)
set_location i1_3_lut 12 9 0 # SB_LUT4 (LogicCell: dds0_mclk_294_LC_1085)
set_location dds0_mclk_294 12 9 0 # SB_DFFN (LogicCell: dds0_mclk_294_LC_1085)
set_location i1_3_lut_4_lut 19 10 2 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_LC_1086)
set_location i1_3_lut_4_lut_adj_260 10 17 6 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_260_LC_1087)
set_location i1_3_lut_4_lut_adj_281 19 10 4 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_281_LC_1088)
set_location i1_3_lut_4_lut_adj_292 14 13 1 # SB_LUT4 (LogicCell: i1_3_lut_4_lut_adj_292_LC_1089)
set_location i1_3_lut_adj_198 13 15 5 # SB_LUT4 (LogicCell: i1_3_lut_adj_198_LC_1090)
set_location i1_3_lut_adj_214 13 10 5 # SB_LUT4 (LogicCell: i1_3_lut_adj_214_LC_1091)
set_location i1_3_lut_adj_247 10 16 6 # SB_LUT4 (LogicCell: i1_3_lut_adj_247_LC_1092)
set_location i1_3_lut_adj_251 14 14 4 # SB_LUT4 (LogicCell: i1_3_lut_adj_251_LC_1093)
set_location i1_3_lut_adj_261 14 13 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_261_LC_1094)
set_location i1_3_lut_adj_269 18 11 2 # SB_LUT4 (LogicCell: i1_3_lut_adj_269_LC_1095)
set_location i1_3_lut_adj_270 13 10 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_270_LC_1096)
set_location i1_3_lut_adj_272 18 10 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_272_LC_1097)
set_location i1_3_lut_adj_274 18 11 7 # SB_LUT4 (LogicCell: i1_3_lut_adj_274_LC_1098)
set_location i1_3_lut_adj_277 17 11 3 # SB_LUT4 (LogicCell: i1_3_lut_adj_277_LC_1099)
set_location i1_4_lut 15 8 6 # SB_LUT4 (LogicCell: i1_4_lut_LC_1100)
set_location i1_4_lut_3_lut 16 5 1 # SB_LUT4 (LogicCell: wdtick_cnt_3763_3764__i3_LC_1101)
set_location wdtick_cnt_3763_3764__i3 16 5 1 # SB_DFFER (LogicCell: wdtick_cnt_3763_3764__i3_LC_1101)
set_location i1_4_lut_4_lut 19 9 1 # SB_LUT4 (LogicCell: i1_4_lut_4_lut_LC_1102)
set_location i1_4_lut_4_lut_adj_237 7 15 5 # SB_LUT4 (LogicCell: ADC_VAC.SCLK_35_LC_1103)
set_location ADC_VAC.SCLK_35 7 15 5 # SB_DFF (LogicCell: ADC_VAC.SCLK_35_LC_1103)
set_location i1_4_lut_4_lut_adj_240 8 16 5 # SB_LUT4 (LogicCell: ADC_IAC.SCLK_35_LC_1104)
set_location ADC_IAC.SCLK_35 8 16 5 # SB_DFF (LogicCell: ADC_IAC.SCLK_35_LC_1104)
set_location i1_4_lut_4_lut_adj_317 15 8 4 # SB_LUT4 (LogicCell: i1_4_lut_4_lut_adj_317_LC_1105)
set_location i1_4_lut_adj_121 19 10 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_121_LC_1106)
set_location i1_4_lut_adj_141 14 12 2 # SB_LUT4 (LogicCell: buf_dds1_i2_LC_1107)
set_location buf_dds1_i2 14 12 2 # SB_DFF (LogicCell: buf_dds1_i2_LC_1107)
set_location i1_4_lut_adj_146 13 12 0 # SB_LUT4 (LogicCell: buf_dds1_i1_LC_1108)
set_location buf_dds1_i1 13 12 0 # SB_DFF (LogicCell: buf_dds1_i1_LC_1108)
set_location i1_4_lut_adj_161 10 17 7 # SB_LUT4 (LogicCell: eis_state_i1_LC_1109)
set_location eis_state_i1 10 17 7 # SB_DFFNER (LogicCell: eis_state_i1_LC_1109)
set_location i1_4_lut_adj_171 15 18 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_171_LC_1110)
set_location i1_4_lut_adj_186 14 14 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_186_LC_1111)
set_location i1_4_lut_adj_192 6 15 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_192_LC_1112)
set_location i1_4_lut_adj_195 6 18 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_195_LC_1113)
set_location i1_4_lut_adj_219 14 9 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_219_LC_1114)
set_location i1_4_lut_adj_226 14 13 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_226_LC_1115)
set_location i1_4_lut_adj_228 13 12 5 # SB_LUT4 (LogicCell: buf_dds1_i0_LC_1116)
set_location buf_dds1_i0 13 12 5 # SB_DFF (LogicCell: buf_dds1_i0_LC_1116)
set_location i1_4_lut_adj_231 10 15 6 # SB_LUT4 (LogicCell: ADC_VAC.DTRIG_39_LC_1117)
set_location ADC_VAC.DTRIG_39 10 15 6 # SB_DFF (LogicCell: ADC_VAC.DTRIG_39_LC_1117)
set_location i1_4_lut_adj_235 11 17 3 # SB_LUT4 (LogicCell: ADC_IAC.DTRIG_39_LC_1118)
set_location ADC_IAC.DTRIG_39 11 17 3 # SB_DFF (LogicCell: ADC_IAC.DTRIG_39_LC_1118)
set_location i1_4_lut_adj_238 11 16 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_238_LC_1119)
set_location i1_4_lut_adj_244 16 7 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_244_LC_1120)
set_location i1_4_lut_adj_248 16 18 0 # SB_LUT4 (LogicCell: i1_4_lut_adj_248_LC_1121)
set_location i1_4_lut_adj_252 10 14 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_252_LC_1122)
set_location i1_4_lut_adj_257 19 9 4 # SB_LUT4 (LogicCell: comm_state_i2_LC_1123)
set_location comm_state_i2 19 9 4 # SB_DFFESR (LogicCell: comm_state_i2_LC_1123)
set_location i1_4_lut_adj_259 16 7 3 # SB_LUT4 (LogicCell: i1_4_lut_adj_259_LC_1124)
set_location i1_4_lut_adj_262 10 11 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_262_LC_1125)
set_location i1_4_lut_adj_263 13 17 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_263_LC_1126)
set_location i1_4_lut_adj_265 18 10 6 # SB_LUT4 (LogicCell: i1_4_lut_adj_265_LC_1127)
set_location i1_4_lut_adj_266 18 10 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_266_LC_1128)
set_location i1_4_lut_adj_279 16 7 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_279_LC_1129)
set_location i1_4_lut_adj_280 10 18 5 # SB_LUT4 (LogicCell: i1_4_lut_adj_280_LC_1130)
set_location i1_4_lut_adj_296 15 9 7 # SB_LUT4 (LogicCell: i1_4_lut_adj_296_LC_1131)
set_location i1_4_lut_adj_304 16 17 4 # SB_LUT4 (LogicCell: i1_4_lut_adj_304_LC_1132)
set_location i1_4_lut_adj_315 19 13 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_315_LC_1133)
set_location i1_4_lut_adj_84 15 10 1 # SB_LUT4 (LogicCell: i1_4_lut_adj_84_LC_1134)
set_location i227_2_lut 15 9 6 # SB_LUT4 (LogicCell: i227_2_lut_LC_1135)
set_location i22_4_lut_4_lut 14 9 5 # SB_LUT4 (LogicCell: i22_4_lut_4_lut_LC_1136)
set_location i24_4_lut 11 16 4 # SB_LUT4 (LogicCell: i24_4_lut_LC_1137)
set_location i24_4_lut_adj_188 11 19 3 # SB_LUT4 (LogicCell: i24_4_lut_adj_188_LC_1138)
set_location i2_2_lut 12 11 0 # SB_LUT4 (LogicCell: i2_2_lut_LC_1139)
set_location i2_2_lut_3_lut 13 12 6 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_LC_1140)
set_location i2_2_lut_3_lut_adj_271 14 9 4 # SB_LUT4 (LogicCell: i2_2_lut_3_lut_adj_271_LC_1141)
set_location i2_2_lut_adj_313 14 9 3 # SB_LUT4 (LogicCell: i2_2_lut_adj_313_LC_1142)
set_location i2_3_lut 15 8 0 # SB_LUT4 (LogicCell: i2_3_lut_LC_1143)
set_location i2_3_lut_4_lut 13 17 0 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_LC_1144)
set_location i2_3_lut_4_lut_adj_258 15 8 1 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_258_LC_1145)
set_location i2_3_lut_4_lut_adj_268 15 10 5 # SB_LUT4 (LogicCell: i2_3_lut_4_lut_adj_268_LC_1146)
set_location i2_3_lut_adj_319 19 13 3 # SB_LUT4 (LogicCell: i2_3_lut_adj_319_LC_1147)
set_location i2_3_lut_adj_78 18 10 0 # SB_LUT4 (LogicCell: i2_3_lut_adj_78_LC_1148)
set_location i2_4_lut 15 8 2 # SB_LUT4 (LogicCell: i2_4_lut_LC_1149)
set_location i2_4_lut_adj_130 14 16 4 # SB_LUT4 (LogicCell: i2_4_lut_adj_130_LC_1150)
set_location i2_4_lut_adj_170 11 18 0 # SB_LUT4 (LogicCell: i2_4_lut_adj_170_LC_1151)
set_location i2_4_lut_adj_182 14 16 0 # SB_LUT4 (LogicCell: i2_4_lut_adj_182_LC_1152)
set_location i2_4_lut_adj_298 15 8 5 # SB_LUT4 (LogicCell: i2_4_lut_adj_298_LC_1153)
set_location i32_4_lut 19 9 3 # SB_LUT4 (LogicCell: i32_4_lut_LC_1154)
set_location i33_3_lut 19 9 7 # SB_LUT4 (LogicCell: i33_3_lut_LC_1155)
set_location i33_4_lut 11 19 2 # SB_LUT4 (LogicCell: eis_state_i2_LC_1156)
set_location eis_state_i2 11 19 2 # SB_DFFNER (LogicCell: eis_state_i2_LC_1156)
set_location i34_3_lut 11 19 1 # SB_LUT4 (LogicCell: i34_3_lut_LC_1157)
set_location i36_4_lut 13 10 2 # SB_LUT4 (LogicCell: i36_4_lut_LC_1158)
set_location i36_4_lut_4_lut 16 11 7 # SB_LUT4 (LogicCell: i36_4_lut_4_lut_LC_1159)
set_location i3787_3_lut_3_lut_4_lut 10 17 4 # SB_LUT4 (LogicCell: i3787_3_lut_3_lut_4_lut_LC_1160)
set_location i3879_2_lut_3_lut 14 8 1 # SB_LUT4 (LogicCell: comm_index_i0_LC_1161)
set_location comm_index_i0 14 8 1 # SB_DFFESR (LogicCell: comm_index_i0_LC_1161)
set_location i3887_2_lut_3_lut_4_lut 14 8 0 # SB_LUT4 (LogicCell: comm_index_i1_LC_1162)
set_location comm_index_i1 14 8 0 # SB_DFFESR (LogicCell: comm_index_i1_LC_1162)
set_location i3894_3_lut_4_lut 14 8 2 # SB_LUT4 (LogicCell: comm_index_i2_LC_1163)
set_location comm_index_i2 14 8 2 # SB_DFFESR (LogicCell: comm_index_i2_LC_1163)
set_location i38_3_lut 13 11 7 # SB_LUT4 (LogicCell: i38_3_lut_LC_1164)
set_location i3_4_lut 14 17 5 # SB_LUT4 (LogicCell: i3_4_lut_LC_1165)
set_location i3_4_lut_4_lut 15 8 3 # SB_LUT4 (LogicCell: i3_4_lut_4_lut_LC_1166)
set_location i3_4_lut_adj_184 13 14 7 # SB_LUT4 (LogicCell: i3_4_lut_adj_184_LC_1167)
set_location i3_4_lut_adj_213 13 11 0 # SB_LUT4 (LogicCell: i3_4_lut_adj_213_LC_1168)
set_location i42_4_lut 19 10 7 # SB_LUT4 (LogicCell: i42_4_lut_LC_1169)
set_location i4408_3_lut 14 17 1 # SB_LUT4 (LogicCell: i4408_3_lut_LC_1170)
set_location i458_2_lut 13 10 0 # SB_LUT4 (LogicCell: i458_2_lut_LC_1171)
set_location i46_2_lut 16 6 2 # SB_LUT4 (LogicCell: i46_2_lut_LC_1172)
set_location i4_4_lut 12 16 6 # SB_LUT4 (LogicCell: i4_4_lut_LC_1173)
set_location i4_4_lut_adj_179 13 16 7 # SB_LUT4 (LogicCell: i4_4_lut_adj_179_LC_1174)
set_location i4_4_lut_adj_253 12 5 1 # SB_LUT4 (LogicCell: i4_4_lut_adj_253_LC_1175)
set_location i5_4_lut 12 5 3 # SB_LUT4 (LogicCell: i5_4_lut_LC_1176)
set_location i5_4_lut_adj_168 11 16 1 # SB_LUT4 (LogicCell: i5_4_lut_adj_168_LC_1177)
set_location i5_4_lut_adj_178 13 16 3 # SB_LUT4 (LogicCell: i5_4_lut_adj_178_LC_1178)
set_location i6369_3_lut 15 19 3 # SB_LUT4 (LogicCell: i6369_3_lut_LC_1179)
set_location i6379_3_lut 16 19 0 # SB_LUT4 (LogicCell: i6379_3_lut_LC_1180)
set_location i6389_3_lut 15 18 0 # SB_LUT4 (LogicCell: i6389_3_lut_LC_1181)
set_location i6399_3_lut 15 18 2 # SB_LUT4 (LogicCell: i6399_3_lut_LC_1182)
set_location i6419_3_lut 18 18 2 # SB_LUT4 (LogicCell: i6419_3_lut_LC_1183)
set_location i6429_3_lut 14 17 6 # SB_LUT4 (LogicCell: i6429_3_lut_LC_1184)
set_location i6439_3_lut 16 17 1 # SB_LUT4 (LogicCell: i6439_3_lut_LC_1185)
set_location i6449_3_lut 13 18 1 # SB_LUT4 (LogicCell: i6449_3_lut_LC_1186)
set_location i6834_2_lut 16 7 2 # SB_LUT4 (LogicCell: i6834_2_lut_LC_1187)
set_location i6973_2_lut 16 17 5 # SB_LUT4 (LogicCell: i6973_2_lut_LC_1188)
set_location i6_4_lut 12 5 4 # SB_LUT4 (LogicCell: i6_4_lut_LC_1189)
set_location i6_4_lut_adj_165 16 17 7 # SB_LUT4 (LogicCell: i6_4_lut_adj_165_LC_1190)
set_location i6_4_lut_adj_174 14 15 6 # SB_LUT4 (LogicCell: i6_4_lut_adj_174_LC_1191)
set_location i6_4_lut_adj_197 12 11 7 # SB_LUT4 (LogicCell: i6_4_lut_adj_197_LC_1192)
set_location i7_4_lut 12 17 0 # SB_LUT4 (LogicCell: i7_4_lut_LC_1193)
set_location i7_4_lut_adj_177 14 16 1 # SB_LUT4 (LogicCell: i7_4_lut_adj_177_LC_1194)
set_location i7_4_lut_adj_206 12 10 2 # SB_LUT4 (LogicCell: i7_4_lut_adj_206_LC_1195)
set_location i8_4_lut 12 17 2 # SB_LUT4 (LogicCell: i8_4_lut_LC_1196)
set_location i8_4_lut_adj_173 13 16 2 # SB_LUT4 (LogicCell: i8_4_lut_adj_173_LC_1197)
set_location i9325_1_lut 16 6 4 # SB_LUT4 (LogicCell: i9325_1_lut_LC_1198)
set_location i9_4_lut 12 9 5 # SB_LUT4 (LogicCell: i9_4_lut_LC_1199)
set_location mux_127_Mux_0_i30_4_lut_4_lut 20 12 0 # SB_LUT4 (LogicCell: comm_length_i0_LC_1200)
set_location comm_length_i0 20 12 0 # SB_DFFESR (LogicCell: comm_length_i0_LC_1200)
set_location mux_127_Mux_1_i30_4_lut_4_lut 20 12 1 # SB_LUT4 (LogicCell: comm_length_i1_LC_1201)
set_location comm_length_i1 20 12 1 # SB_DFFESR (LogicCell: comm_length_i1_LC_1201)
set_location mux_128_Mux_3_i23_3_lut 16 19 4 # SB_LUT4 (LogicCell: mux_128_Mux_3_i23_3_lut_LC_1202)
set_location mux_128_Mux_3_i26_3_lut 16 15 1 # SB_LUT4 (LogicCell: mux_128_Mux_3_i26_3_lut_LC_1203)
set_location mux_128_Mux_4_i23_3_lut 12 13 6 # SB_LUT4 (LogicCell: mux_128_Mux_4_i23_3_lut_LC_1204)
set_location mux_128_Mux_5_i23_3_lut 8 14 0 # SB_LUT4 (LogicCell: mux_128_Mux_5_i23_3_lut_LC_1205)
set_location mux_128_Mux_6_i16_3_lut 9 15 5 # SB_LUT4 (LogicCell: mux_128_Mux_6_i16_3_lut_LC_1206)
set_location mux_128_Mux_6_i17_3_lut 12 13 4 # SB_LUT4 (LogicCell: mux_128_Mux_6_i17_3_lut_LC_1207)
set_location mux_128_Mux_6_i19_3_lut 16 12 5 # SB_LUT4 (LogicCell: mux_128_Mux_6_i19_3_lut_LC_1208)
set_location mux_128_Mux_6_i20_3_lut 12 12 2 # SB_LUT4 (LogicCell: mux_128_Mux_6_i20_3_lut_LC_1209)
set_location mux_128_Mux_6_i23_3_lut 13 13 3 # SB_LUT4 (LogicCell: mux_128_Mux_6_i23_3_lut_LC_1210)
set_location mux_128_Mux_7_i16_3_lut 10 15 5 # SB_LUT4 (LogicCell: mux_128_Mux_7_i16_3_lut_LC_1211)
set_location mux_128_Mux_7_i17_3_lut 9 15 3 # SB_LUT4 (LogicCell: mux_128_Mux_7_i17_3_lut_LC_1212)
set_location mux_128_Mux_7_i20_3_lut 12 12 4 # SB_LUT4 (LogicCell: mux_128_Mux_7_i20_3_lut_LC_1213)
set_location mux_128_Mux_7_i23_3_lut 10 11 3 # SB_LUT4 (LogicCell: mux_128_Mux_7_i23_3_lut_LC_1214)
set_location mux_128_Mux_7_i26_3_lut 11 16 7 # SB_LUT4 (LogicCell: mux_128_Mux_7_i26_3_lut_LC_1215)
set_location mux_129_Mux_0_i16_3_lut 12 12 5 # SB_LUT4 (LogicCell: mux_129_Mux_0_i16_3_lut_LC_1216)
set_location mux_129_Mux_0_i19_3_lut 7 11 4 # SB_LUT4 (LogicCell: mux_129_Mux_0_i19_3_lut_LC_1217)
set_location mux_129_Mux_0_i26_3_lut 17 13 2 # SB_LUT4 (LogicCell: mux_129_Mux_0_i26_3_lut_LC_1218)
set_location mux_129_Mux_1_i16_3_lut 12 12 6 # SB_LUT4 (LogicCell: mux_129_Mux_1_i16_3_lut_LC_1219)
set_location mux_129_Mux_1_i19_3_lut 14 11 6 # SB_LUT4 (LogicCell: mux_129_Mux_1_i19_3_lut_LC_1220)
set_location mux_129_Mux_1_i26_3_lut 15 11 2 # SB_LUT4 (LogicCell: mux_129_Mux_1_i26_3_lut_LC_1221)
set_location mux_129_Mux_2_i16_3_lut 18 16 1 # SB_LUT4 (LogicCell: mux_129_Mux_2_i16_3_lut_LC_1222)
set_location mux_129_Mux_2_i19_3_lut 14 12 6 # SB_LUT4 (LogicCell: mux_129_Mux_2_i19_3_lut_LC_1223)
set_location mux_129_Mux_2_i26_3_lut 18 15 0 # SB_LUT4 (LogicCell: mux_129_Mux_2_i26_3_lut_LC_1224)
set_location mux_129_Mux_3_i16_3_lut 18 15 7 # SB_LUT4 (LogicCell: mux_129_Mux_3_i16_3_lut_LC_1225)
set_location mux_129_Mux_3_i19_3_lut 19 12 5 # SB_LUT4 (LogicCell: mux_129_Mux_3_i19_3_lut_LC_1226)
set_location mux_129_Mux_3_i26_3_lut 19 12 6 # SB_LUT4 (LogicCell: mux_129_Mux_3_i26_3_lut_LC_1227)
set_location mux_129_Mux_4_i16_3_lut 13 13 4 # SB_LUT4 (LogicCell: mux_129_Mux_4_i16_3_lut_LC_1228)
set_location mux_129_Mux_4_i19_3_lut 9 12 0 # SB_LUT4 (LogicCell: mux_129_Mux_4_i19_3_lut_LC_1229)
set_location mux_129_Mux_4_i26_3_lut 18 13 2 # SB_LUT4 (LogicCell: mux_129_Mux_4_i26_3_lut_LC_1230)
set_location mux_129_Mux_5_i16_3_lut 10 14 0 # SB_LUT4 (LogicCell: mux_129_Mux_5_i16_3_lut_LC_1231)
set_location mux_129_Mux_5_i19_3_lut 9 12 3 # SB_LUT4 (LogicCell: mux_129_Mux_5_i19_3_lut_LC_1232)
set_location mux_129_Mux_5_i26_3_lut 19 14 3 # SB_LUT4 (LogicCell: mux_129_Mux_5_i26_3_lut_LC_1233)
set_location mux_129_Mux_6_i16_3_lut 16 15 0 # SB_LUT4 (LogicCell: mux_129_Mux_6_i16_3_lut_LC_1234)
set_location mux_129_Mux_6_i19_3_lut 18 12 5 # SB_LUT4 (LogicCell: mux_129_Mux_6_i19_3_lut_LC_1235)
set_location mux_129_Mux_6_i26_3_lut 18 12 2 # SB_LUT4 (LogicCell: mux_129_Mux_6_i26_3_lut_LC_1236)
set_location mux_129_Mux_7_i16_3_lut 10 13 7 # SB_LUT4 (LogicCell: mux_129_Mux_7_i16_3_lut_LC_1237)
set_location mux_129_Mux_7_i19_3_lut 19 11 5 # SB_LUT4 (LogicCell: mux_129_Mux_7_i19_3_lut_LC_1238)
set_location mux_129_Mux_7_i26_3_lut 19 11 2 # SB_LUT4 (LogicCell: mux_129_Mux_7_i26_3_lut_LC_1239)
set_location mux_130_Mux_0_i19_3_lut 10 7 0 # SB_LUT4 (LogicCell: mux_130_Mux_0_i19_3_lut_LC_1240)
set_location mux_130_Mux_0_i22_3_lut 10 7 1 # SB_LUT4 (LogicCell: mux_130_Mux_0_i22_3_lut_LC_1241)
set_location mux_130_Mux_0_i30_3_lut 10 7 2 # SB_LUT4 (LogicCell: mux_130_Mux_0_i30_3_lut_LC_1242)
set_location mux_130_Mux_1_i19_3_lut 13 7 1 # SB_LUT4 (LogicCell: mux_130_Mux_1_i19_3_lut_LC_1243)
set_location mux_130_Mux_1_i22_3_lut 13 7 2 # SB_LUT4 (LogicCell: mux_130_Mux_1_i22_3_lut_LC_1244)
set_location mux_130_Mux_1_i30_3_lut 13 7 3 # SB_LUT4 (LogicCell: mux_130_Mux_1_i30_3_lut_LC_1245)
set_location mux_130_Mux_2_i19_3_lut 11 7 1 # SB_LUT4 (LogicCell: mux_130_Mux_2_i19_3_lut_LC_1246)
set_location mux_130_Mux_2_i22_3_lut 11 7 2 # SB_LUT4 (LogicCell: mux_130_Mux_2_i22_3_lut_LC_1247)
set_location mux_130_Mux_2_i30_3_lut 11 8 7 # SB_LUT4 (LogicCell: mux_130_Mux_2_i30_3_lut_LC_1248)
set_location mux_130_Mux_3_i19_3_lut 11 8 0 # SB_LUT4 (LogicCell: mux_130_Mux_3_i19_3_lut_LC_1249)
set_location mux_130_Mux_3_i22_3_lut 12 10 6 # SB_LUT4 (LogicCell: mux_130_Mux_3_i22_3_lut_LC_1250)
set_location mux_130_Mux_3_i30_3_lut 12 11 2 # SB_LUT4 (LogicCell: mux_130_Mux_3_i30_3_lut_LC_1251)
set_location mux_130_Mux_4_i19_3_lut 6 7 0 # SB_LUT4 (LogicCell: mux_130_Mux_4_i19_3_lut_LC_1252)
set_location mux_130_Mux_4_i22_3_lut 6 7 1 # SB_LUT4 (LogicCell: mux_130_Mux_4_i22_3_lut_LC_1253)
set_location mux_130_Mux_4_i30_3_lut 7 8 7 # SB_LUT4 (LogicCell: mux_130_Mux_4_i30_3_lut_LC_1254)
set_location mux_130_Mux_5_i19_3_lut 6 6 3 # SB_LUT4 (LogicCell: mux_130_Mux_5_i19_3_lut_LC_1255)
set_location mux_130_Mux_5_i22_3_lut 6 6 4 # SB_LUT4 (LogicCell: mux_130_Mux_5_i22_3_lut_LC_1256)
set_location mux_130_Mux_5_i30_3_lut 11 7 3 # SB_LUT4 (LogicCell: mux_130_Mux_5_i30_3_lut_LC_1257)
set_location mux_130_Mux_6_i19_3_lut 7 8 1 # SB_LUT4 (LogicCell: mux_130_Mux_6_i19_3_lut_LC_1258)
set_location mux_130_Mux_6_i22_3_lut 6 7 4 # SB_LUT4 (LogicCell: mux_130_Mux_6_i22_3_lut_LC_1259)
set_location mux_130_Mux_6_i30_3_lut 6 6 7 # SB_LUT4 (LogicCell: mux_130_Mux_6_i30_3_lut_LC_1260)
set_location mux_130_Mux_7_i19_3_lut 9 8 6 # SB_LUT4 (LogicCell: mux_130_Mux_7_i19_3_lut_LC_1261)
set_location mux_130_Mux_7_i22_3_lut 9 10 6 # SB_LUT4 (LogicCell: mux_130_Mux_7_i22_3_lut_LC_1262)
set_location mux_130_Mux_7_i30_3_lut 9 10 7 # SB_LUT4 (LogicCell: mux_130_Mux_7_i30_3_lut_LC_1263)
set_location mux_137_Mux_0_i1_3_lut 17 8 4 # SB_LUT4 (LogicCell: mux_137_Mux_0_i1_3_lut_LC_1264)
set_location mux_137_Mux_0_i2_3_lut 17 8 5 # SB_LUT4 (LogicCell: mux_137_Mux_0_i2_3_lut_LC_1265)
set_location mux_137_Mux_0_i4_3_lut 17 8 2 # SB_LUT4 (LogicCell: mux_137_Mux_0_i4_3_lut_LC_1266)
set_location mux_137_Mux_1_i4_3_lut 16 9 5 # SB_LUT4 (LogicCell: mux_137_Mux_1_i4_3_lut_LC_1267)
set_location mux_137_Mux_2_i4_3_lut 16 9 2 # SB_LUT4 (LogicCell: mux_137_Mux_2_i4_3_lut_LC_1268)
set_location mux_137_Mux_3_i4_3_lut 13 9 0 # SB_LUT4 (LogicCell: mux_137_Mux_3_i4_3_lut_LC_1269)
set_location mux_137_Mux_4_i1_3_lut 16 8 0 # SB_LUT4 (LogicCell: mux_137_Mux_4_i1_3_lut_LC_1270)
set_location mux_137_Mux_4_i2_3_lut 16 8 1 # SB_LUT4 (LogicCell: mux_137_Mux_4_i2_3_lut_LC_1271)
set_location mux_137_Mux_4_i4_3_lut 16 8 5 # SB_LUT4 (LogicCell: mux_137_Mux_4_i4_3_lut_LC_1272)
set_location mux_137_Mux_6_i1_3_lut 18 8 0 # SB_LUT4 (LogicCell: mux_137_Mux_6_i1_3_lut_LC_1273)
set_location mux_137_Mux_6_i2_3_lut 18 8 2 # SB_LUT4 (LogicCell: mux_137_Mux_6_i2_3_lut_LC_1274)
set_location mux_137_Mux_6_i4_3_lut 17 7 6 # SB_LUT4 (LogicCell: mux_137_Mux_6_i4_3_lut_LC_1275)
set_location mux_137_Mux_7_i4_3_lut 13 9 5 # SB_LUT4 (LogicCell: mux_137_Mux_7_i4_3_lut_LC_1276)
set_location n22183_bdd_4_lut 17 8 1 # SB_LUT4 (LogicCell: comm_tx_buf_i0_LC_1277)
set_location comm_tx_buf_i0 17 8 1 # SB_DFFESR (LogicCell: comm_tx_buf_i0_LC_1277)
set_location n22189_bdd_4_lut 17 9 1 # SB_LUT4 (LogicCell: comm_tx_buf_i5_LC_1278)
set_location comm_tx_buf_i5 17 9 1 # SB_DFFESR (LogicCell: comm_tx_buf_i5_LC_1278)
set_location n22201_bdd_4_lut 17 13 4 # SB_LUT4 (LogicCell: n22201_bdd_4_lut_LC_1279)
set_location n22207_bdd_4_lut 18 14 2 # SB_LUT4 (LogicCell: n22207_bdd_4_lut_LC_1280)
set_location n22213_bdd_4_lut 17 13 0 # SB_LUT4 (LogicCell: n22213_bdd_4_lut_LC_1281)
set_location n22219_bdd_4_lut 17 16 0 # SB_LUT4 (LogicCell: n22219_bdd_4_lut_LC_1282)
set_location n22225_bdd_4_lut 18 12 1 # SB_LUT4 (LogicCell: n22225_bdd_4_lut_LC_1283)
set_location n22231_bdd_4_lut 18 13 0 # SB_LUT4 (LogicCell: n22231_bdd_4_lut_LC_1284)
set_location n22237_bdd_4_lut 16 11 1 # SB_LUT4 (LogicCell: n22237_bdd_4_lut_LC_1285)
set_location n22243_bdd_4_lut 16 13 2 # SB_LUT4 (LogicCell: n22243_bdd_4_lut_LC_1286)
set_location n22249_bdd_4_lut 13 7 5 # SB_LUT4 (LogicCell: n22249_bdd_4_lut_LC_1287)
set_location n22255_bdd_4_lut_4_lut 10 17 1 # SB_LUT4 (LogicCell: eis_state_i0_LC_1288)
set_location eis_state_i0 10 17 1 # SB_DFFNER (LogicCell: eis_state_i0_LC_1288)
set_location n22261_bdd_4_lut 15 11 1 # SB_LUT4 (LogicCell: n22261_bdd_4_lut_LC_1289)
set_location n22267_bdd_4_lut 19 11 1 # SB_LUT4 (LogicCell: n22267_bdd_4_lut_LC_1290)
set_location n22273_bdd_4_lut 16 12 1 # SB_LUT4 (LogicCell: n22273_bdd_4_lut_LC_1291)
set_location n22279_bdd_4_lut 10 15 1 # SB_LUT4 (LogicCell: n22279_bdd_4_lut_LC_1292)
set_location n22285_bdd_4_lut 16 12 2 # SB_LUT4 (LogicCell: n22285_bdd_4_lut_LC_1293)
set_location n22291_bdd_4_lut 9 14 1 # SB_LUT4 (LogicCell: n22291_bdd_4_lut_LC_1294)
set_location n22297_bdd_4_lut 17 14 2 # SB_LUT4 (LogicCell: n22297_bdd_4_lut_LC_1295)
set_location n22303_bdd_4_lut 16 13 1 # SB_LUT4 (LogicCell: n22303_bdd_4_lut_LC_1296)
set_location n22309_bdd_4_lut 17 14 5 # SB_LUT4 (LogicCell: n22309_bdd_4_lut_LC_1297)
set_location n22315_bdd_4_lut 8 14 7 # SB_LUT4 (LogicCell: n22315_bdd_4_lut_LC_1298)
set_location n22321_bdd_4_lut 7 14 3 # SB_LUT4 (LogicCell: n22321_bdd_4_lut_LC_1299)
set_location n22327_bdd_4_lut 16 14 6 # SB_LUT4 (LogicCell: n22327_bdd_4_lut_LC_1300)
set_location n22333_bdd_4_lut 19 12 3 # SB_LUT4 (LogicCell: n22333_bdd_4_lut_LC_1301)
set_location n22339_bdd_4_lut 18 8 1 # SB_LUT4 (LogicCell: comm_tx_buf_i6_LC_1302)
set_location comm_tx_buf_i6 18 8 1 # SB_DFFESR (LogicCell: comm_tx_buf_i6_LC_1302)
set_location n22345_bdd_4_lut 19 14 5 # SB_LUT4 (LogicCell: n22345_bdd_4_lut_LC_1303)
set_location n22351_bdd_4_lut 18 13 4 # SB_LUT4 (LogicCell: n22351_bdd_4_lut_LC_1304)
set_location n22357_bdd_4_lut 16 14 2 # SB_LUT4 (LogicCell: n22357_bdd_4_lut_LC_1305)
set_location n22363_bdd_4_lut 10 15 3 # SB_LUT4 (LogicCell: n22363_bdd_4_lut_LC_1306)
set_location n22369_bdd_4_lut 16 8 4 # SB_LUT4 (LogicCell: comm_tx_buf_i4_LC_1307)
set_location comm_tx_buf_i4 16 8 4 # SB_DFFESR (LogicCell: comm_tx_buf_i4_LC_1307)
set_location n22375_bdd_4_lut 13 17 4 # SB_LUT4 (LogicCell: n22375_bdd_4_lut_LC_1308)
set_location n22381_bdd_4_lut 13 18 6 # SB_LUT4 (LogicCell: n22381_bdd_4_lut_LC_1309)
set_location n22387_bdd_4_lut 13 9 3 # SB_LUT4 (LogicCell: n22387_bdd_4_lut_LC_1310)
set_location n22393_bdd_4_lut 16 9 1 # SB_LUT4 (LogicCell: n22393_bdd_4_lut_LC_1311)
set_location n22399_bdd_4_lut 20 14 0 # SB_LUT4 (LogicCell: n22399_bdd_4_lut_LC_1312)
set_location n22405_bdd_4_lut 8 13 0 # SB_LUT4 (LogicCell: n22405_bdd_4_lut_LC_1313)
set_location n22411_bdd_4_lut 15 11 4 # SB_LUT4 (LogicCell: n22411_bdd_4_lut_LC_1314)
set_location n22417_bdd_4_lut 9 13 6 # SB_LUT4 (LogicCell: n22417_bdd_4_lut_LC_1315)
set_location n22423_bdd_4_lut 15 9 2 # SB_LUT4 (LogicCell: n22423_bdd_4_lut_LC_1316)
set_location n22429_bdd_4_lut 18 14 4 # SB_LUT4 (LogicCell: n22429_bdd_4_lut_LC_1317)
set_location n22435_bdd_4_lut 9 14 6 # SB_LUT4 (LogicCell: n22435_bdd_4_lut_LC_1318)
set_location n22441_bdd_4_lut 9 10 2 # SB_LUT4 (LogicCell: n22441_bdd_4_lut_LC_1319)
set_location n22447_bdd_4_lut 16 11 5 # SB_LUT4 (LogicCell: n22447_bdd_4_lut_LC_1320)
set_location pll_main.i19883_1_lut 5 1 5 # SB_LUT4 (LogicCell: pll_main.i19883_1_lut_LC_1321)
set_location secclk_cnt_3765_3766_add_4_10_lut 11 10 0 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i9_LC_1322)
set_location secclk_cnt_3765_3766__i9 11 10 0 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i9_LC_1322)
set_location secclk_cnt_3765_3766_add_4_10 11 10 0 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i9_LC_1322)
set_location secclk_cnt_3765_3766_add_4_11_lut 11 10 1 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i10_LC_1323)
set_location secclk_cnt_3765_3766__i10 11 10 1 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i10_LC_1323)
set_location secclk_cnt_3765_3766_add_4_11 11 10 1 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i10_LC_1323)
set_location secclk_cnt_3765_3766_add_4_12_lut 11 10 2 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i11_LC_1324)
set_location secclk_cnt_3765_3766__i11 11 10 2 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i11_LC_1324)
set_location secclk_cnt_3765_3766_add_4_12 11 10 2 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i11_LC_1324)
set_location secclk_cnt_3765_3766_add_4_13_lut 11 10 3 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i12_LC_1325)
set_location secclk_cnt_3765_3766__i12 11 10 3 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i12_LC_1325)
set_location secclk_cnt_3765_3766_add_4_13 11 10 3 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i12_LC_1325)
set_location secclk_cnt_3765_3766_add_4_14_lut 11 10 4 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i13_LC_1326)
set_location secclk_cnt_3765_3766__i13 11 10 4 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i13_LC_1326)
set_location secclk_cnt_3765_3766_add_4_14 11 10 4 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i13_LC_1326)
set_location secclk_cnt_3765_3766_add_4_15_lut 11 10 5 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i14_LC_1327)
set_location secclk_cnt_3765_3766__i14 11 10 5 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i14_LC_1327)
set_location secclk_cnt_3765_3766_add_4_15 11 10 5 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i14_LC_1327)
set_location secclk_cnt_3765_3766_add_4_16_lut 11 10 6 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i15_LC_1328)
set_location secclk_cnt_3765_3766__i15 11 10 6 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i15_LC_1328)
set_location secclk_cnt_3765_3766_add_4_16 11 10 6 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i15_LC_1328)
set_location secclk_cnt_3765_3766_add_4_17_lut 11 10 7 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i16_LC_1329)
set_location secclk_cnt_3765_3766__i16 11 10 7 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i16_LC_1329)
set_location secclk_cnt_3765_3766_add_4_17 11 10 7 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i16_LC_1329)
set_location secclk_cnt_3765_3766_add_4_18_lut 11 11 0 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i17_LC_1330)
set_location secclk_cnt_3765_3766__i17 11 11 0 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i17_LC_1330)
set_location secclk_cnt_3765_3766_add_4_18 11 11 0 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i17_LC_1330)
set_location secclk_cnt_3765_3766_add_4_19_lut 11 11 1 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i18_LC_1331)
set_location secclk_cnt_3765_3766__i18 11 11 1 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i18_LC_1331)
set_location secclk_cnt_3765_3766_add_4_19 11 11 1 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i18_LC_1331)
set_location secclk_cnt_3765_3766_add_4_20_lut 11 11 2 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i19_LC_1332)
set_location secclk_cnt_3765_3766__i19 11 11 2 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i19_LC_1332)
set_location secclk_cnt_3765_3766_add_4_20 11 11 2 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i19_LC_1332)
set_location secclk_cnt_3765_3766_add_4_21_lut 11 11 3 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i20_LC_1333)
set_location secclk_cnt_3765_3766__i20 11 11 3 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i20_LC_1333)
set_location secclk_cnt_3765_3766_add_4_21 11 11 3 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i20_LC_1333)
set_location secclk_cnt_3765_3766_add_4_22_lut 11 11 4 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i21_LC_1334)
set_location secclk_cnt_3765_3766__i21 11 11 4 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i21_LC_1334)
set_location secclk_cnt_3765_3766_add_4_22 11 11 4 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i21_LC_1334)
set_location secclk_cnt_3765_3766_add_4_23_lut 11 11 5 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i22_LC_1335)
set_location secclk_cnt_3765_3766__i22 11 11 5 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i22_LC_1335)
set_location secclk_cnt_3765_3766_add_4_23 11 11 5 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i22_LC_1335)
set_location secclk_cnt_3765_3766_add_4_24_lut 11 11 6 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i23_LC_1336)
set_location secclk_cnt_3765_3766__i23 11 11 6 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i23_LC_1336)
set_location secclk_cnt_3765_3766_add_4_2_lut 11 9 0 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i1_LC_1337)
set_location secclk_cnt_3765_3766__i1 11 9 0 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i1_LC_1337)
set_location secclk_cnt_3765_3766_add_4_2 11 9 0 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i1_LC_1337)
set_location secclk_cnt_3765_3766_add_4_3_lut 11 9 1 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i2_LC_1338)
set_location secclk_cnt_3765_3766__i2 11 9 1 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i2_LC_1338)
set_location secclk_cnt_3765_3766_add_4_3 11 9 1 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i2_LC_1338)
set_location secclk_cnt_3765_3766_add_4_4_lut 11 9 2 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i3_LC_1339)
set_location secclk_cnt_3765_3766__i3 11 9 2 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i3_LC_1339)
set_location secclk_cnt_3765_3766_add_4_4 11 9 2 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i3_LC_1339)
set_location secclk_cnt_3765_3766_add_4_5_lut 11 9 3 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i4_LC_1340)
set_location secclk_cnt_3765_3766__i4 11 9 3 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i4_LC_1340)
set_location secclk_cnt_3765_3766_add_4_5 11 9 3 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i4_LC_1340)
set_location secclk_cnt_3765_3766_add_4_6_lut 11 9 4 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i5_LC_1341)
set_location secclk_cnt_3765_3766__i5 11 9 4 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i5_LC_1341)
set_location secclk_cnt_3765_3766_add_4_6 11 9 4 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i5_LC_1341)
set_location secclk_cnt_3765_3766_add_4_7_lut 11 9 5 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i6_LC_1342)
set_location secclk_cnt_3765_3766__i6 11 9 5 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i6_LC_1342)
set_location secclk_cnt_3765_3766_add_4_7 11 9 5 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i6_LC_1342)
set_location secclk_cnt_3765_3766_add_4_8_lut 11 9 6 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i7_LC_1343)
set_location secclk_cnt_3765_3766__i7 11 9 6 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i7_LC_1343)
set_location secclk_cnt_3765_3766_add_4_8 11 9 6 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i7_LC_1343)
set_location secclk_cnt_3765_3766_add_4_9_lut 11 9 7 # SB_LUT4 (LogicCell: secclk_cnt_3765_3766__i8_LC_1344)
set_location secclk_cnt_3765_3766__i8 11 9 7 # SB_DFFSR (LogicCell: secclk_cnt_3765_3766__i8_LC_1344)
set_location secclk_cnt_3765_3766_add_4_9 11 9 7 # SB_CARRY (LogicCell: secclk_cnt_3765_3766__i8_LC_1344)
set_location ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0 20 7 2 # SB_LUT4 (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1345)
set_location ADC_VDC.genclk.t_clk_24 20 7 2 # SB_DFFN (LogicCell: ADC_VDC.genclk.t_clk_24_LC_1345)
set_location comm_spi.data_tx_i0_12174_12175_reset_THRU_LUT4_0 15 3 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12174_12175_reset_LC_1346)
set_location comm_spi.data_tx_i0_12174_12175_reset 15 3 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i0_12174_12175_reset_LC_1346)
set_location comm_spi.data_tx_i0_12174_12175_set_THRU_LUT4_0 17 4 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i0_12174_12175_set_LC_1347)
set_location comm_spi.data_tx_i0_12174_12175_set 17 4 0 # SB_DFFS (LogicCell: comm_spi.data_tx_i0_12174_12175_set_LC_1347)
set_location comm_spi.i12176_3_lut_comm_spi.data_tx_i1_12200_12201_reset_REP_LUT4_0 16 3 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i1_12200_12201_reset_LC_1348)
set_location comm_spi.data_tx_i1_12200_12201_reset 16 3 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i1_12200_12201_reset_LC_1348)
set_location comm_spi.i12184_3_lut_comm_spi.data_rx_i0_12196_12197_reset_REP_LUT4_0 20 6 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12196_12197_reset_LC_1349)
set_location comm_spi.data_rx_i0_12196_12197_reset 20 6 0 # SB_DFFR (LogicCell: comm_spi.data_rx_i0_12196_12197_reset_LC_1349)
set_location comm_spi.i12184_3_lut_comm_spi.data_rx_i0_12196_12197_set_REP_LUT4_0 19 6 0 # SB_LUT4 (LogicCell: comm_spi.data_rx_i0_12196_12197_set_LC_1350)
set_location comm_spi.data_rx_i0_12196_12197_set 19 6 0 # SB_DFFS (LogicCell: comm_spi.data_rx_i0_12196_12197_set_LC_1350)
set_location comm_spi.i12191_3_lut_comm_spi.imiso_83_12192_12193_reset_REP_LUT4_0 12 6 0 # SB_LUT4 (LogicCell: comm_spi.imiso_83_12192_12193_reset_LC_1351)
set_location comm_spi.imiso_83_12192_12193_reset 12 6 0 # SB_DFFNR (LogicCell: comm_spi.imiso_83_12192_12193_reset_LC_1351)
set_location comm_spi.i12194_3_lut_comm_spi.MISO_48_12186_12187_reset_REP_LUT4_0 11 4 0 # SB_LUT4 (LogicCell: comm_spi.MISO_48_12186_12187_reset_LC_1352)
set_location comm_spi.MISO_48_12186_12187_reset 11 4 0 # SB_DFFNR (LogicCell: comm_spi.MISO_48_12186_12187_reset_LC_1352)
set_location comm_spi.i12202_3_lut_comm_spi.data_tx_i2_12204_12205_reset_REP_LUT4_0 15 2 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i2_12204_12205_reset_LC_1353)
set_location comm_spi.data_tx_i2_12204_12205_reset 15 2 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i2_12204_12205_reset_LC_1353)
set_location comm_spi.i12206_3_lut_comm_spi.data_tx_i3_12208_12209_reset_REP_LUT4_0 15 7 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i3_12208_12209_reset_LC_1354)
set_location comm_spi.data_tx_i3_12208_12209_reset 15 7 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i3_12208_12209_reset_LC_1354)
set_location comm_spi.i12210_3_lut_comm_spi.data_tx_i4_12212_12213_reset_REP_LUT4_0 15 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i4_12212_12213_reset_LC_1355)
set_location comm_spi.data_tx_i4_12212_12213_reset 15 6 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i4_12212_12213_reset_LC_1355)
set_location comm_spi.i12214_3_lut_comm_spi.data_tx_i5_12216_12217_reset_REP_LUT4_0 17 5 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i5_12216_12217_reset_LC_1356)
set_location comm_spi.data_tx_i5_12216_12217_reset 17 5 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i5_12216_12217_reset_LC_1356)
set_location comm_spi.i12218_3_lut_comm_spi.data_tx_i6_12220_12221_reset_REP_LUT4_0 17 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i6_12220_12221_reset_LC_1357)
set_location comm_spi.data_tx_i6_12220_12221_reset 17 6 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i6_12220_12221_reset_LC_1357)
set_location comm_spi.i12222_3_lut_comm_spi.data_tx_i7_12189_12190_reset_REP_LUT4_0 13 6 0 # SB_LUT4 (LogicCell: comm_spi.data_tx_i7_12189_12190_reset_LC_1358)
set_location comm_spi.data_tx_i7_12189_12190_reset 13 6 0 # SB_DFFR (LogicCell: comm_spi.data_tx_i7_12189_12190_reset_LC_1358)
set_location comm_spi.iclk_40_12178_12179_reset_THRU_LUT4_0 10 4 0 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12178_12179_reset_LC_1359)
set_location comm_spi.iclk_40_12178_12179_reset 10 4 0 # SB_DFFR (LogicCell: comm_spi.iclk_40_12178_12179_reset_LC_1359)
set_location comm_spi.iclk_40_12178_12179_set_THRU_LUT4_0 11 6 0 # SB_LUT4 (LogicCell: comm_spi.iclk_40_12178_12179_set_LC_1360)
set_location comm_spi.iclk_40_12178_12179_set 11 6 0 # SB_DFFS (LogicCell: comm_spi.iclk_40_12178_12179_set_LC_1360)
set_location comm_spi.imosi_44_12182_12183_reset_THRU_LUT4_0 18 4 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12182_12183_reset_LC_1361)
set_location comm_spi.imosi_44_12182_12183_reset 18 4 0 # SB_DFFR (LogicCell: comm_spi.imosi_44_12182_12183_reset_LC_1361)
set_location comm_spi.imosi_44_12182_12183_set_THRU_LUT4_0 20 9 0 # SB_LUT4 (LogicCell: comm_spi.imosi_44_12182_12183_set_LC_1362)
set_location comm_spi.imosi_44_12182_12183_set 20 9 0 # SB_DFFS (LogicCell: comm_spi.imosi_44_12182_12183_set_LC_1362)
set_location comm_state_3__I_0_354_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0 14 17 3 # SB_LUT4 (LogicCell: data_index_i0_LC_1363)
set_location data_index_i0 14 17 3 # SB_DFF (LogicCell: data_index_i0_LC_1363)
set_location comm_state_3__I_0_354_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0 13 18 2 # SB_LUT4 (LogicCell: data_index_i1_LC_1364)
set_location data_index_i1 13 18 2 # SB_DFF (LogicCell: data_index_i1_LC_1364)
set_location comm_state_3__I_0_354_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0 16 17 2 # SB_LUT4 (LogicCell: data_index_i2_LC_1365)
set_location data_index_i2 16 17 2 # SB_DFF (LogicCell: data_index_i2_LC_1365)
set_location comm_state_3__I_0_354_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0 16 16 4 # SB_LUT4 (LogicCell: data_index_i3_LC_1366)
set_location data_index_i3 16 16 4 # SB_DFF (LogicCell: data_index_i3_LC_1366)
set_location comm_state_3__I_0_354_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0 10 18 0 # SB_LUT4 (LogicCell: data_index_i4_LC_1367)
set_location data_index_i4 10 18 0 # SB_DFF (LogicCell: data_index_i4_LC_1367)
set_location comm_state_3__I_0_354_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0 15 18 3 # SB_LUT4 (LogicCell: data_index_i6_LC_1368)
set_location data_index_i6 15 18 3 # SB_DFF (LogicCell: data_index_i6_LC_1368)
set_location comm_state_3__I_0_354_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0 16 19 2 # SB_LUT4 (LogicCell: data_index_i7_LC_1369)
set_location data_index_i7 16 19 2 # SB_DFF (LogicCell: data_index_i7_LC_1369)
set_location comm_state_3__I_0_354_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0 14 19 2 # SB_LUT4 (LogicCell: data_index_i8_LC_1370)
set_location data_index_i8 14 19 2 # SB_DFF (LogicCell: data_index_i8_LC_1370)
set_location comm_state_3__I_0_354_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0 14 19 7 # SB_LUT4 (LogicCell: data_index_i9_LC_1371)
set_location data_index_i9 14 19 7 # SB_DFF (LogicCell: data_index_i9_LC_1371)
set_location i15092_4_lut_data_index_i5_REP_LUT4_0 16 16 1 # SB_LUT4 (LogicCell: data_index_i5_LC_1372)
set_location data_index_i5 16 16 1 # SB_DFF (LogicCell: data_index_i5_LC_1372)
set_location i15170_2_lut_flagcntwd_303_REP_LUT4_0 16 7 4 # SB_LUT4 (LogicCell: flagcntwd_303_LC_1373)
set_location flagcntwd_303 16 7 4 # SB_DFFESR (LogicCell: flagcntwd_303_LC_1373)
set_location GND -1 -1 -1 # GND
set_location iac_raw_buf_vac_raw_buf_merged0 21 1 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged1 21 3 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged10 21 5 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged11 21 7 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged2 21 9 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged3 21 11 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged4 21 13 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged5 21 15 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged6 21 17 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged7 21 19 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged8 4 5 0 # SB_RAM40_4KNW
set_location iac_raw_buf_vac_raw_buf_merged9 4 7 0 # SB_RAM40_4KNW
set_io ipInertedIOPad_AC_ADC_SYNC 3 21 1 # ICE_IO
set_io ipInertedIOPad_AMPV_POW 0 3 1 # ICE_IO
set_io ipInertedIOPad_CONT_SD 19 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_CS 24 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_CS1 4 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK 23 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_MCLK1 3 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI 23 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_MOSI1 7 0 1 # ICE_IO
set_io ipInertedIOPad_DDS_RNG_0 22 21 1 # ICE_IO
set_io ipInertedIOPad_DDS_SCK 24 21 0 # ICE_IO
set_io ipInertedIOPad_DDS_SCK1 5 0 0 # ICE_IO
set_io ipInertedIOPad_EIS_SYNCCLK 11 0 1 # ICE_IO
set_io ipInertedIOPad_IAC_CLK 7 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_CS 6 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_DRDY 4 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_FLT0 9 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_FLT1 7 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_MISO 5 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_MOSI 5 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_OSR0 15 21 0 # ICE_IO
set_io ipInertedIOPad_IAC_OSR1 14 21 1 # ICE_IO
set_io ipInertedIOPad_IAC_SCLK 6 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMI_0 25 5 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_0 25 3 1 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_1 25 4 0 # ICE_IO
set_io ipInertedIOPad_ICE_GPMO_2 25 4 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_102 21 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_103 22 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_104 22 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_80 12 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_81 12 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_82 13 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_91 17 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_94 18 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_95 18 0 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOB_96 19 0 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12A 0 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_12B 0 12 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13A 0 11 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_13B 0 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_14A 0 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_18B 0 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4A 0 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOL_4B 0 18 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_118 25 5 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_119 25 6 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_120 25 6 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_128 25 7 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_136 25 8 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_137 25 9 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_138 25 9 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_139 25 10 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_140 25 10 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_141 25 11 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_144 25 12 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_146 25 13 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_147 25 14 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_148 25 14 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_152 25 15 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_160 25 16 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_161 25 17 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_164 25 18 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_165 25 19 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_166 25 19 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOR_167 25 20 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_173 22 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_174 21 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_177 20 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_178 19 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_197 13 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_198 12 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_221 3 21 0 # ICE_IO
set_io ipInertedIOPad_ICE_IOT_222 2 21 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_CE0 25 2 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MISO 25 2 0 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_MOSI 25 1 1 # ICE_IO
set_io ipInertedIOPad_ICE_SPI_SCLK 25 1 0 # ICE_IO
set_io ipInertedIOPad_ICE_SYSCLK 2 0 0 # ICE_IO
set_io ipInertedIOPad_RTD_CS 0 1 1 # ICE_IO
set_io ipInertedIOPad_RTD_DRDY 0 3 0 # ICE_IO
set_io ipInertedIOPad_RTD_SCLK 0 2 0 # ICE_IO
set_io ipInertedIOPad_RTD_SDI 0 2 1 # ICE_IO
set_io ipInertedIOPad_RTD_SDO 0 1 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG0 18 21 0 # ICE_IO
set_io ipInertedIOPad_SELIRNG1 15 21 1 # ICE_IO
set_io ipInertedIOPad_STAT_COMM 8 0 1 # ICE_IO
set_io ipInertedIOPad_TEST_LED 2 0 1 # ICE_IO
set_io ipInertedIOPad_THERMOSTAT 8 0 0 # ICE_IO
set_io ipInertedIOPad_VAC_CLK 0 17 1 # ICE_IO
set_io ipInertedIOPad_VAC_CS 0 17 0 # ICE_IO
set_io ipInertedIOPad_VAC_DRDY 0 13 0 # ICE_IO
set_io ipInertedIOPad_VAC_FLT0 0 19 1 # ICE_IO
set_io ipInertedIOPad_VAC_FLT1 0 19 0 # ICE_IO
set_io ipInertedIOPad_VAC_MISO 0 13 1 # ICE_IO
set_io ipInertedIOPad_VAC_MOSI 0 15 0 # ICE_IO
set_io ipInertedIOPad_VAC_OSR0 0 20 1 # ICE_IO
set_io ipInertedIOPad_VAC_OSR1 0 20 0 # ICE_IO
set_io ipInertedIOPad_VAC_SCLK 0 15 1 # ICE_IO
set_io ipInertedIOPad_VDC_CLK 0 7 0 # ICE_IO
set_io ipInertedIOPad_VDC_RNG0 0 6 1 # ICE_IO
set_io ipInertedIOPad_VDC_SCLK 0 7 1 # ICE_IO
set_io ipInertedIOPad_VDC_SDO 0 10 0 # ICE_IO
set_location pll_main.zim_pll_inst 12 0 1 # SB_PLL40_2F_CORE
set_location INV_clk_16MHz -1 -1 -1 # INV
set_location INV_clk_32MHz -1 -1 -1 # INV
set_location INV_comm_spi.iclk -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 18 3 5 # SB_LUT4 (LogicCell: LC_1374)
set_location add_73_2_THRU_CRY_0 12 18 1 # SB_CARRY (LogicCell: LC_1375)
set_location add_73_2_THRU_CRY_1 12 18 2 # SB_CARRY (LogicCell: LC_1376)
set_location add_73_2_THRU_CRY_2 12 18 3 # SB_CARRY (LogicCell: LC_1377)
set_location add_73_2_THRU_CRY_3 12 18 4 # SB_CARRY (LogicCell: LC_1378)
set_location add_73_2_THRU_CRY_4 12 18 5 # SB_CARRY (LogicCell: LC_1379)
set_location add_73_2_THRU_CRY_5 12 18 6 # SB_CARRY (LogicCell: LC_1380)
set_location add_73_2_THRU_CRY_6 12 18 7 # SB_CARRY (LogicCell: LC_1381)
