// Seed: 3182246939
module module_0 (
    id_1,
    id_2#(
        .id_3 (id_4 + id_5),
        .id_6 (1),
        .id_7 (1),
        .sum  (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1),
        .id_12(-1 + 1)
    ),
    id_13,
    id_14,
    id_15
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_16, id_17;
  wire id_18;
  wire id_19, id_20;
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_4 = 32'd82,
    parameter id_7 = 32'd27
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5[-1 : id_4],
    id_6,
    _id_7[""|id_7 : id_1],
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output logic [7:0] _id_7;
  output wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire _id_1;
  assign id_7 = ~id_3;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_10,
      id_2
  );
endmodule
