# Lab_5-_Pipelined_MIPS
32-Bit Pipelined MIPS processor in Verilog along with sorting code written in Assembly.

Dependencies: This project was created using the Xilinx ISE Project Navigator Version: 14.7.

Project Info:
