<profile>

<section name = "Vitis HLS Report for 'axi4_conv2D'" level="0">
<item name = "Date">Thu Sep 28 15:25:31 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">axi4_conv2D</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">310, 310, 3.100 us, 3.100 us, 311, 311, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106">axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, 302, 302, 3.020 us, 3.020 us, 302, 302, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 710, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 0, 2638, 3615, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 138, -</column>
<column name="Register">-, -, 871, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106">axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, 0, 0, 1644, 1789, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 240, 424, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 754, 1402, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln186_11_fu_173_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln186_13_fu_179_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln186_15_fu_185_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln186_18_fu_191_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln186_19_fu_197_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln186_1_fu_143_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln186_3_fu_149_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln186_5_fu_155_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln186_7_fu_161_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln186_9_fu_167_p2">+, 0, 0, 71, 64, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 10, 1, 10</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_AWADDR">13, 3, 64, 192</column>
<column name="gmem_AWLEN">13, 3, 32, 96</column>
<column name="gmem_AWVALID">13, 3, 1, 3</column>
<column name="gmem_BREADY">13, 3, 1, 3</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln186_11_reg_269">64, 0, 64, 0</column>
<column name="add_ln186_13_reg_274">64, 0, 64, 0</column>
<column name="add_ln186_15_reg_279">64, 0, 64, 0</column>
<column name="add_ln186_18_reg_284">64, 0, 64, 0</column>
<column name="add_ln186_19_reg_289">64, 0, 64, 0</column>
<column name="add_ln186_1_reg_244">64, 0, 64, 0</column>
<column name="add_ln186_3_reg_249">64, 0, 64, 0</column>
<column name="add_ln186_5_reg_254">64, 0, 64, 0</column>
<column name="add_ln186_7_reg_259">64, 0, 64, 0</column>
<column name="add_ln186_9_reg_264">64, 0, 64, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="empty_reg_234">21, 0, 21, 0</column>
<column name="grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106_ap_start_reg">1, 0, 1, 0</column>
<column name="image_in_read_reg_222">64, 0, 64, 0</column>
<column name="image_out_read_reg_216">64, 0, 64, 0</column>
<column name="trunc_ln840_reg_239">8, 0, 8, 0</column>
<column name="weights_read_reg_203">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi4_conv2D, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="bias">in, 32, ap_none, bias, scalar</column>
</table>
</item>
</section>
</profile>
