
.SUBCKT FFD CLK D out VCC GND
*.PININFO CLK:I D:I out:O VCC:P GND:G
*.EQN out=(D + !CLK);
MP1 out not_D VCC VCC PMOS
MP2 out CLK VCC VCC PMOS
MN3 pd_n1 not_D GND GND NMOS
MN4 out CLK pd_n1 GND NMOS
MP_inv5 not_D D VCC VCC PMOS
MN_inv6 not_D D GND GND NMOS
.ENDS FFD