<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p401" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_401{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2_401{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_401{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_401{left:157px;bottom:1053px;letter-spacing:-0.14px;}
#t5_401{left:269px;bottom:1053px;letter-spacing:-0.11px;}
#t6_401{left:398px;bottom:1053px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t7_401{left:398px;bottom:1036px;}
#t8_401{left:411px;bottom:1036px;letter-spacing:-0.2px;word-spacing:0.07px;}
#t9_401{left:398px;bottom:1019px;}
#ta_401{left:411px;bottom:1019px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tb_401{left:411px;bottom:1002px;letter-spacing:-0.18px;word-spacing:0.05px;}
#tc_401{left:398px;bottom:985px;letter-spacing:-0.2px;word-spacing:0.04px;}
#td_401{left:398px;bottom:968px;}
#te_401{left:411px;bottom:968px;letter-spacing:-0.14px;}
#tf_401{left:398px;bottom:952px;}
#tg_401{left:411px;bottom:952px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_401{left:411px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.03px;}
#ti_401{left:411px;bottom:918px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_401{left:398px;bottom:901px;}
#tk_401{left:411px;bottom:901px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tl_401{left:161px;bottom:878px;letter-spacing:-0.1px;}
#tm_401{left:266px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tn_401{left:398px;bottom:878px;}
#to_401{left:411px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tp_401{left:627px;bottom:878px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_401{left:411px;bottom:862px;letter-spacing:-0.1px;}
#tr_401{left:493px;bottom:862px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ts_401{left:157px;bottom:839px;letter-spacing:-0.13px;}
#tt_401{left:281px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tu_401{left:398px;bottom:839px;}
#tv_401{left:411px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tw_401{left:398px;bottom:822px;}
#tx_401{left:411px;bottom:822px;letter-spacing:-0.12px;}
#ty_401{left:411px;bottom:805px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tz_401{left:398px;bottom:788px;}
#t10_401{left:411px;bottom:788px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_401{left:411px;bottom:771px;letter-spacing:-0.1px;}
#t12_401{left:398px;bottom:755px;}
#t13_401{left:411px;bottom:755px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_401{left:398px;bottom:738px;}
#t15_401{left:411px;bottom:738px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t16_401{left:398px;bottom:721px;}
#t17_401{left:411px;bottom:721px;letter-spacing:-0.19px;word-spacing:0.02px;}
#t18_401{left:398px;bottom:704px;}
#t19_401{left:411px;bottom:704px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_401{left:398px;bottom:687px;}
#t1b_401{left:411px;bottom:687px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_401{left:411px;bottom:671px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1d_401{left:398px;bottom:654px;}
#t1e_401{left:411px;bottom:654px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1f_401{left:398px;bottom:637px;}
#t1g_401{left:411px;bottom:637px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1h_401{left:398px;bottom:620px;}
#t1i_401{left:411px;bottom:620px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1j_401{left:398px;bottom:603px;}
#t1k_401{left:411px;bottom:603px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1l_401{left:398px;bottom:587px;}
#t1m_401{left:411px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_401{left:398px;bottom:570px;}
#t1o_401{left:411px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1p_401{left:398px;bottom:553px;}
#t1q_401{left:411px;bottom:553px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1r_401{left:411px;bottom:536px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1s_401{left:398px;bottom:519px;}
#t1t_401{left:411px;bottom:519px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1u_401{left:411px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_401{left:398px;bottom:486px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1w_401{left:398px;bottom:469px;}
#t1x_401{left:411px;bottom:469px;letter-spacing:-0.2px;word-spacing:0.09px;}
#t1y_401{left:398px;bottom:452px;}
#t1z_401{left:411px;bottom:452px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t20_401{left:411px;bottom:435px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t21_401{left:398px;bottom:418px;}
#t22_401{left:411px;bottom:418px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_401{left:398px;bottom:402px;}
#t24_401{left:411px;bottom:402px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t25_401{left:411px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t26_401{left:157px;bottom:362px;letter-spacing:-0.14px;}
#t27_401{left:279px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t28_401{left:398px;bottom:362px;}
#t29_401{left:411px;bottom:362px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2a_401{left:398px;bottom:345px;}
#t2b_401{left:411px;bottom:345px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_401{left:398px;bottom:328px;}
#t2d_401{left:411px;bottom:328px;letter-spacing:-0.11px;}
#t2e_401{left:398px;bottom:312px;}
#t2f_401{left:411px;bottom:312px;letter-spacing:-0.1px;}
#t2g_401{left:411px;bottom:295px;letter-spacing:-0.13px;}
#t2h_401{left:398px;bottom:278px;}
#t2i_401{left:411px;bottom:278px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2j_401{left:143px;bottom:1079px;letter-spacing:-0.14px;}
#t2k_401{left:301px;bottom:1079px;letter-spacing:-0.14px;}
#t2l_401{left:577px;bottom:1079px;letter-spacing:-0.13px;}

.s1_401{font-size:14px;font-family:Arial-Bold_od1;color:#000;}
.s2_401{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_401{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s4_401{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts401" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg401Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg401" style="-webkit-user-select: none;"><object width="935" height="1210" data="401/401.svg" type="image/svg+xml" id="pdf401" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_401" class="t s1_401">Revision History </span>
<span id="t2_401" class="t s2_401">401 </span><span id="t3_401" class="t s2_401">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t4_401" class="t s3_401">5.04 </span><span id="t5_401" class="t s3_401">January 15, 2014 </span><span id="t6_401" class="t s3_401">LLSC Related Changes </span>
<span id="t7_401" class="t s3_401">• </span><span id="t8_401" class="t s3_401">Added ERETNC. New. </span>
<span id="t9_401" class="t s3_401">• </span><span id="ta_401" class="t s3_401">Modified SC handling: refined, added, and elaborated cases where SC can </span>
<span id="tb_401" class="t s3_401">fail or was UNPREDICTABLE. </span>
<span id="tc_401" class="t s3_401">XPA Related Changes </span>
<span id="td_401" class="t s3_401">• </span><span id="te_401" class="t s3_401">Added MTHC0, MFHC0 to access extensions. All new. </span>
<span id="tf_401" class="t s3_401">• </span><span id="tg_401" class="t s3_401">Modified MTC0 for MIPS32 to zero out the extended bits which are write- </span>
<span id="th_401" class="t s3_401">able. This is to support compatibility of XPA hardware with non XPA soft- </span>
<span id="ti_401" class="t s3_401">ware. In pseudo-code, added registers that are impacted. </span>
<span id="tj_401" class="t s3_401">• </span><span id="tk_401" class="t s3_401">MTHC0 and MFHC0 - Added RI conditions. </span>
<span id="tl_401" class="t s3_401">6.0 </span><span id="tm_401" class="t s3_401">February 27, 2015 </span><span id="tn_401" class="t s3_401">• </span><span id="to_401" class="t s3_401">Release 6 compatible microMIPS. See </span><span id="tp_401" class="t s4_401">Section 2.7, "Release 6 of the MIPS </span>
<span id="tq_401" class="t s4_401">Architecture," </span><span id="tr_401" class="t s3_401">for instructions that have been added, removed, and recoded. </span>
<span id="ts_401" class="t s3_401">6.01 </span><span id="tt_401" class="t s3_401">June 9, 2015 </span><span id="tu_401" class="t s3_401">• </span><span id="tv_401" class="t s3_401">Removed the Release 6 NAL instruction; it is not required in microMIPS. </span>
<span id="tw_401" class="t s3_401">• </span><span id="tx_401" class="t s3_401">Removed the “Jump and Link Restartability” paragraph from JAL-type </span>
<span id="ty_401" class="t s3_401">instructions; it is not applicable for compact jumps. </span>
<span id="tz_401" class="t s3_401">• </span><span id="t10_401" class="t s3_401">Fixed text in jump instructions related to the behavior of ISAMode switch- </span>
<span id="t11_401" class="t s3_401">ing, or lack thereof, in microMIPS. </span>
<span id="t12_401" class="t s3_401">• </span><span id="t13_401" class="t s3_401">Removed delay-slot references; all branches/jumps are compact. </span>
<span id="t14_401" class="t s3_401">• </span><span id="t15_401" class="t s3_401">Removed references to JALX. </span>
<span id="t16_401" class="t s3_401">• </span><span id="t17_401" class="t s3_401">Removed LWXS (bug). </span>
<span id="t18_401" class="t s3_401">• </span><span id="t19_401" class="t s3_401">MOVEP: in encoding, changed bit 2 to 1 (bug). </span>
<span id="t1a_401" class="t s3_401">• </span><span id="t1b_401" class="t s3_401">All PC-related instructions: qualify PC with 0x3. Always word aligned. </span>
<span id="t1c_401" class="t s3_401">microMIPS only (ADDIUPC, LWPC, AUIPC, ALUIPC). </span>
<span id="t1d_401" class="t s3_401">• </span><span id="t1e_401" class="t s3_401">Release 6 BC: shift-corrected to 1 bit. microMIPS only. </span>
<span id="t1f_401" class="t s3_401">• </span><span id="t1g_401" class="t s3_401">JALRC, JALRC.HB: replace Config1.CA with Config3.ISA (bug). </span>
<span id="t1h_401" class="t s3_401">• </span><span id="t1i_401" class="t s3_401">Added Release 5 TLBINV/TLBINVF (incorrectly excluded from book). </span>
<span id="t1j_401" class="t s3_401">• </span><span id="t1k_401" class="t s3_401">Added Release 6 DVP/EVP instructions. </span>
<span id="t1l_401" class="t s3_401">• </span><span id="t1m_401" class="t s3_401">Added new Release 6 LLX/SCX family instructions. </span>
<span id="t1n_401" class="t s3_401">• </span><span id="t1o_401" class="t s3_401">General opcode map cleanup for consistency with Release 6. </span>
<span id="t1p_401" class="t s3_401">• </span><span id="t1q_401" class="t s3_401">CACHE, PREF, LL, SC, LLD, SCD, LLX, SCX, LLDX, AND SCDX off- </span>
<span id="t1r_401" class="t s3_401">sets changed to 9 bits. </span>
<span id="t1s_401" class="t s3_401">• </span><span id="t1t_401" class="t s3_401">LWC2, SWC2, LDC2, AND SDC2 offsets changed to 11-bits for consis- </span>
<span id="t1u_401" class="t s3_401">tency with MIPS Release 6. </span>
<span id="t1v_401" class="t s3_401">Specific opcode map changes: </span>
<span id="t1w_401" class="t s3_401">• </span><span id="t1x_401" class="t s3_401">Moved BGTZC/BLTZC/BLTC to (5,6) location </span>
<span id="t1y_401" class="t s3_401">• </span><span id="t1z_401" class="t s3_401">Moved BLEZC/BGEZC/BGEC to (5,7) location to free up 16-bit instruction </span>
<span id="t20_401" class="t s3_401">rows for 16-bit instructions (only) </span>
<span id="t21_401" class="t s3_401">• </span><span id="t22_401" class="t s3_401">Moved BEQZC/JIC to (0,4) location. </span>
<span id="t23_401" class="t s3_401">• </span><span id="t24_401" class="t s3_401">Moved BNEZC/JIALC to (0,5) location bit for differentiating EQ vs NE </span>
<span id="t25_401" class="t s3_401">type made consistent with other branches of this type. </span>
<span id="t26_401" class="t s3_401">6.02 </span><span id="t27_401" class="t s3_401">July 13, 2015 </span><span id="t28_401" class="t s3_401">• </span><span id="t29_401" class="t s3_401">Added SIGRIE instruction. </span>
<span id="t2a_401" class="t s3_401">• </span><span id="t2b_401" class="t s3_401">Added Config5.SBRI dependence to SDBBP16 as in SDBBP(32). </span>
<span id="t2c_401" class="t s3_401">• </span><span id="t2d_401" class="t s3_401">Corrected mistake in 6.01. AUIPC PC should not be qualified with 0x3. </span>
<span id="t2e_401" class="t s3_401">• </span><span id="t2f_401" class="t s3_401">Added misaligned ld/st support. ld/st that must be aligned are indicated as </span>
<span id="t2g_401" class="t s3_401">such. </span>
<span id="t2h_401" class="t s3_401">• </span><span id="t2i_401" class="t s3_401">Added RDHWR with sel field - read all. </span>
<span id="t2j_401" class="t s1_401">Revision </span><span id="t2k_401" class="t s1_401">Date </span><span id="t2l_401" class="t s1_401">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
