
*** Running vivado
    with args -log pid_vco_pid_only_wrapper_switchComplex_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_pid_only_wrapper_switchComplex_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_pid_only_wrapper_switchComplex_0_0.tcl -notrace
Command: synth_design -top pid_vco_pid_only_wrapper_switchComplex_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13838 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1115.266 ; gain = 184.086 ; free physical = 982 ; free virtual = 12289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pid_vco_pid_only_wrapper_switchComplex_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_switchComplex_0_0/synth/pid_vco_pid_only_wrapper_switchComplex_0_0.vhd:100]
	Parameter ID bound to: 1 - type: integer 
	Parameter DEFAULT_INPUT bound to: 0 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'switchComplex' declared at '/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex.vhd:5' bound to instance 'U0' of component 'switchComplex' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_switchComplex_0_0/synth/pid_vco_pid_only_wrapper_switchComplex_0_0.vhd:198]
INFO: [Synth 8-638] synthesizing module 'switchComplex' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter DEFAULT_INPUT bound to: 0 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switchComplex_wb' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex_wb.vhd:28]
	Parameter id bound to: 1 - type: integer 
	Parameter DEFAULT_INPUT bound to: 0 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'switchComplex_wb' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex_wb.vhd:28]
INFO: [Synth 8-638] synthesizing module 'switchComplex_handComm' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex_handComm.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'switchComplex_handComm' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex_handComm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'switchComplex' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/e645/hdl/switchComplex.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_pid_only_wrapper_switchComplex_0_0' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_switchComplex_0_0/synth/pid_vco_pid_only_wrapper_switchComplex_0_0.vhd:100]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design switchComplex_handComm has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[31]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[30]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[29]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[28]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[27]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[26]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[25]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[24]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[23]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[22]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[21]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[20]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[19]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[18]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[17]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[16]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[15]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[14]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[13]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[12]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[11]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[10]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[9]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[8]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[7]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[6]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[5]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[4]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[3]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[2]
WARNING: [Synth 8-3331] design switchComplex_wb has unconnected port wbs_writedata[1]
WARNING: [Synth 8-3331] design switchComplex has unconnected port data2_clk_i
WARNING: [Synth 8-3331] design switchComplex has unconnected port data2_rst_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1156.734 ; gain = 225.555 ; free physical = 893 ; free virtual = 12200
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1156.734 ; gain = 225.555 ; free physical = 890 ; free virtual = 12197
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1484.902 ; gain = 0.000 ; free physical = 511 ; free virtual = 11818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 420 ; free virtual = 11728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 420 ; free virtual = 11728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 420 ; free virtual = 11728
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "witchInput_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readdata_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 413 ; free virtual = 11720
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module switchComplex_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module switchComplex_handComm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module switchComplex 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port data2_rst_i
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port data2_clk_i
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design pid_vco_pid_only_wrapper_switchComplex_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[1]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[2]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[3]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[4]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[5]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[6]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[7]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[8]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[9]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[10]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[11]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[12]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[13]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[14]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[15]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[16]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[17]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[18]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[19]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[20]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[21]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[22]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[23]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[24]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[25]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[26]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[27]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[28]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[29]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/switchComplexWb_inst/readdata_s_reg[30]' (FDRE) to 'U0/switchComplexWb_inst/readdata_s_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/switchComplexWb_inst/readdata_s_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/handle_comm/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/switchComplexWb_inst/readdata_s_reg[31]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_bresp_reg[1]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_rresp_reg[1]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_awaddr_reg[1]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_awaddr_reg[0]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_araddr_reg[1]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/axi_araddr_reg[0]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/addr_reg_reg[1]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
INFO: [Synth 8-3332] Sequential element (U0/handle_comm/addr_reg_reg[0]) is unused and will be removed from module pid_vco_pid_only_wrapper_switchComplex_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 388 ; free virtual = 11696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 719 ; free virtual = 12026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 719 ; free virtual = 12026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pid_vco_pid_only_wrapper_switchComplex_0_0 | U0/witchIn3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |     1|
|2     |LUT3   |    33|
|3     |LUT4   |     6|
|4     |LUT5   |     3|
|5     |LUT6   |     2|
|6     |SRL16E |     1|
|7     |FDRE   |    10|
|8     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------+------+
|      |Instance                 |Module                 |Cells |
+------+-------------------------+-----------------------+------+
|1     |top                      |                       |    58|
|2     |  U0                     |switchComplex          |    58|
|3     |    handle_comm          |switchComplex_handComm |    22|
|4     |    switchComplexWb_inst |switchComplex_wb       |     4|
+------+-------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1484.902 ; gain = 553.723 ; free physical = 699 ; free virtual = 12007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1484.902 ; gain = 110.465 ; free physical = 699 ; free virtual = 12007
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1484.910 ; gain = 553.730 ; free physical = 699 ; free virtual = 12007
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1484.910 ; gain = 451.227 ; free physical = 650 ; free virtual = 11958
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.runs/pid_vco_pid_only_wrapper_switchComplex_0_0_synth_1/pid_vco_pid_only_wrapper_switchComplex_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.runs/pid_vco_pid_only_wrapper_switchComplex_0_0_synth_1/pid_vco_pid_only_wrapper_switchComplex_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1508.914 ; gain = 0.000 ; free physical = 641 ; free virtual = 11949
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 12:05:09 2017...
