// Seed: 1654609502
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3,
    output wor void id_4,
    input wor id_5,
    output uwire id_6
    , id_10,
    input wire id_7,
    input tri1 id_8
);
  always id_4 = id_3;
  wire id_11;
endmodule : id_12
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    input supply1 id_8
    , id_25,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input tri id_20,
    input tri1 id_21
    , id_26,
    input supply1 id_22,
    input tri1 id_23
);
  module_0(
      id_2, id_10, id_5, id_9, id_19, id_18, id_2, id_8, id_17
  );
endmodule
