Analysis & Synthesis report for Main
Tue Dec 15 22:24:39 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Main|LCD_Top:LCD|LCD_TEST:u5|mLCD_ST
  9. State Machine - |Main|LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0|ST
 10. State Machine - |Main|MaquinadeEstados:maq|state
 11. State Machine - |Main|keyboard:teclado|comparador:comp|num
 12. State Machine - |Main|TOP:toppp|UART_rs232_rx:I_RS232RX|State
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: TOP:toppp|UART_rs232_rx:I_RS232RX
 19. Parameter Settings for User Entity Instance: TOP:toppp|UART_rs232_tx:I_RS232TX
 20. Parameter Settings for User Entity Instance: LCD_Top:LCD|LCD_TEST:u5
 21. Parameter Settings for User Entity Instance: LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0
 22. Port Connectivity Checks: "BCDA7SEG:bcd"
 23. Port Connectivity Checks: "LCD_Top:LCD|LCD_TEST:u5"
 24. Port Connectivity Checks: "LCD_Top:LCD"
 25. Port Connectivity Checks: "MaquinadeEstados:maq"
 26. Port Connectivity Checks: "keyboard:teclado"
 27. Port Connectivity Checks: "TOP:toppp|UART_BaudRate_generator:I_BAUDGEN"
 28. Port Connectivity Checks: "TOP:toppp|UART_rs232_tx:I_RS232TX"
 29. Port Connectivity Checks: "TOP:toppp|UART_rs232_rx:I_RS232RX"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 15 22:24:39 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Main                                        ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 382                                         ;
;     Total combinational functions  ; 359                                         ;
;     Dedicated logic registers      ; 250                                         ;
; Total registers                    ; 250                                         ;
; Total pins                         ; 44                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Main               ; Main               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; UART_tx.v                        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v                 ;         ;
; UART_rx.v                        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v                 ;         ;
; UART_baudrate_generator.v        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/UART_baudrate_generator.v ;         ;
; TOP.v                            ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/TOP.v                     ;         ;
; RFID.v                           ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/RFID.v                    ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/Reset_Delay.v             ;         ;
; motores.v                        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/motores.v                 ;         ;
; MaquinadeEstados.v               ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v        ;         ;
; LCD_Top.v                        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v                 ;         ;
; LCD_TEST.v                       ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v                ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/LCD_Controller.v          ;         ;
; keyboard.v                       ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v                ;         ;
; divfrecq.v                       ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/divfrecq.v                ;         ;
; comparador.v                     ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/comparador.v              ;         ;
; BCDsevseg.v                      ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/BCDsevseg.v               ;         ;
; barrido.v                        ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/barrido.v                 ;         ;
; Main.v                           ; yes             ; User Verilog HDL File  ; C:/Users/RamosL PC/Desktop/Proyecto/Main.v                    ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 382       ;
;                                             ;           ;
; Total combinational functions               ; 359       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 138       ;
;     -- 3 input functions                    ; 33        ;
;     -- <=2 input functions                  ; 188       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 212       ;
;     -- arithmetic mode                      ; 147       ;
;                                             ;           ;
; Total registers                             ; 250       ;
;     -- Dedicated logic registers            ; 250       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 44        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 1919      ;
; Average fan-out                             ; 2.75      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Entity Name             ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+-------------------------+--------------+
; |Main                                     ; 359 (1)             ; 250 (0)                   ; 0           ; 0            ; 0       ; 0         ; 44   ; 0            ; |Main                                             ; Main                    ; work         ;
;    |BCDA7SEG:bcd|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|BCDA7SEG:bcd                                ; BCDA7SEG                ; work         ;
;    |LCD_Top:LCD|                          ; 90 (0)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|LCD_Top:LCD                                 ; LCD_Top                 ; work         ;
;       |LCD_TEST:u5|                       ; 63 (42)             ; 43 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|LCD_Top:LCD|LCD_TEST:u5                     ; LCD_TEST                ; work         ;
;          |LCD_Controller:u0|              ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0   ; LCD_Controller          ; work         ;
;       |Reset_Delay:r0|                    ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|LCD_Top:LCD|Reset_Delay:r0                  ; Reset_Delay             ; work         ;
;    |MaquinadeEstados:maq|                 ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|MaquinadeEstados:maq                        ; MaquinadeEstados        ; work         ;
;    |RFID:rfd|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RFID:rfd                                    ; RFID                    ; work         ;
;    |TOP:toppp|                            ; 70 (0)              ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|TOP:toppp                                   ; TOP                     ; work         ;
;       |UART_BaudRate_generator:I_BAUDGEN| ; 21 (21)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|TOP:toppp|UART_BaudRate_generator:I_BAUDGEN ; UART_BaudRate_generator ; work         ;
;       |UART_rs232_rx:I_RS232RX|           ; 23 (23)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|TOP:toppp|UART_rs232_rx:I_RS232RX           ; UART_rs232_rx           ; work         ;
;       |UART_rs232_tx:I_RS232TX|           ; 26 (26)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|TOP:toppp|UART_rs232_tx:I_RS232TX           ; UART_rs232_tx           ; work         ;
;    |divfrec:div|                          ; 37 (37)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|divfrec:div                                 ; divfrec                 ; work         ;
;    |keyboard:teclado|                     ; 54 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|keyboard:teclado                            ; keyboard                ; work         ;
;       |barrido:bar|                       ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|keyboard:teclado|barrido:bar                ; barrido                 ; work         ;
;       |comparador:comp|                   ; 47 (47)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|keyboard:teclado|comparador:comp            ; comparador              ; work         ;
;       |divfrec:div|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|keyboard:teclado|divfrec:div                ; divfrec                 ; work         ;
;    |motores:mots|                         ; 78 (78)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|motores:mots                                ; motores                 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Main|LCD_Top:LCD|LCD_TEST:u5|mLCD_ST                              ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Main|LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                              ;
+-------+-------+-------+-------+------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                  ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                  ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                  ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                  ;
+-------+-------+-------+-------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |Main|MaquinadeEstados:maq|state                                  ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|keyboard:teclado|comparador:comp|num                                                                                                                                                            ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; num.01111 ; num.01110 ; num.01101 ; num.01100 ; num.01011 ; num.01010 ; num.01001 ; num.01000 ; num.00111 ; num.00110 ; num.00101 ; num.00100 ; num.00011 ; num.00010 ; num.00001 ; num.00000 ; num.10000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; num.00000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; num.00001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ; 0         ;
; num.00010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ; 0         ;
; num.00011 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ; 0         ;
; num.00100 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.00101 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.00110 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.00111 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.01111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; num.10000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Main|TOP:toppp|UART_rs232_rx:I_RS232RX|State ;
+------------+--------------------------------------------------+
; Name       ; State.READ                                       ;
+------------+--------------------------------------------------+
; State.IDLE ; 0                                                ;
; State.READ ; 1                                                ;
+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; keyboard:teclado|divfrec:div|counter[27]        ; Merged with divfrec:div|counter[27]    ;
; keyboard:teclado|divfrec:div|counter[26]        ; Merged with divfrec:div|counter[26]    ;
; keyboard:teclado|divfrec:div|counter[25]        ; Merged with divfrec:div|counter[25]    ;
; keyboard:teclado|divfrec:div|counter[24]        ; Merged with divfrec:div|counter[24]    ;
; keyboard:teclado|divfrec:div|counter[23]        ; Merged with divfrec:div|counter[23]    ;
; keyboard:teclado|divfrec:div|counter[22]        ; Merged with divfrec:div|counter[22]    ;
; keyboard:teclado|divfrec:div|counter[21]        ; Merged with divfrec:div|counter[21]    ;
; keyboard:teclado|divfrec:div|counter[20]        ; Merged with divfrec:div|counter[20]    ;
; keyboard:teclado|divfrec:div|counter[19]        ; Merged with divfrec:div|counter[19]    ;
; keyboard:teclado|divfrec:div|counter[18]        ; Merged with divfrec:div|counter[18]    ;
; keyboard:teclado|divfrec:div|counter[17]        ; Merged with divfrec:div|counter[17]    ;
; keyboard:teclado|divfrec:div|counter[16]        ; Merged with divfrec:div|counter[16]    ;
; keyboard:teclado|divfrec:div|counter[15]        ; Merged with divfrec:div|counter[15]    ;
; keyboard:teclado|divfrec:div|counter[14]        ; Merged with divfrec:div|counter[14]    ;
; keyboard:teclado|divfrec:div|counter[13]        ; Merged with divfrec:div|counter[13]    ;
; keyboard:teclado|divfrec:div|counter[12]        ; Merged with divfrec:div|counter[12]    ;
; keyboard:teclado|divfrec:div|counter[11]        ; Merged with divfrec:div|counter[11]    ;
; keyboard:teclado|divfrec:div|counter[10]        ; Merged with divfrec:div|counter[10]    ;
; keyboard:teclado|divfrec:div|counter[9]         ; Merged with divfrec:div|counter[9]     ;
; keyboard:teclado|divfrec:div|counter[8]         ; Merged with divfrec:div|counter[8]     ;
; keyboard:teclado|divfrec:div|counter[7]         ; Merged with divfrec:div|counter[7]     ;
; keyboard:teclado|divfrec:div|counter[6]         ; Merged with divfrec:div|counter[6]     ;
; keyboard:teclado|divfrec:div|counter[5]         ; Merged with divfrec:div|counter[5]     ;
; keyboard:teclado|divfrec:div|counter[4]         ; Merged with divfrec:div|counter[4]     ;
; keyboard:teclado|divfrec:div|counter[3]         ; Merged with divfrec:div|counter[3]     ;
; keyboard:teclado|divfrec:div|counter[2]         ; Merged with divfrec:div|counter[2]     ;
; keyboard:teclado|divfrec:div|counter[1]         ; Merged with divfrec:div|counter[1]     ;
; keyboard:teclado|divfrec:div|counter[0]         ; Merged with divfrec:div|counter[0]     ;
; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[0..7] ; Stuck at GND due to stuck port data_in ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~8               ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~9               ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~10              ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~11              ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~12              ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|mLCD_ST~13              ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0|ST~8  ; Lost fanout                            ;
; LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0|ST~9  ; Lost fanout                            ;
; MaquinadeEstados:maq|state~8                    ; Lost fanout                            ;
; MaquinadeEstados:maq|state~9                    ; Lost fanout                            ;
; MaquinadeEstados:maq|state~10                   ; Lost fanout                            ;
; keyboard:teclado|comparador:comp|num~19         ; Lost fanout                            ;
; keyboard:teclado|comparador:comp|num~20         ; Lost fanout                            ;
; keyboard:teclado|comparador:comp|num~21         ; Lost fanout                            ;
; keyboard:teclado|comparador:comp|num~22         ; Lost fanout                            ;
; TOP:toppp|UART_rs232_rx:I_RS232RX|State~5       ; Lost fanout                            ;
; keyboard:teclado|comparador:comp|num.00000      ; Lost fanout                            ;
; Total Number of Removed Registers = 53          ;                                        ;
+-------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+----------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register        ;
+----------------------------------------------+---------------------------+-----------------------------------------------+
; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[7] ; Stuck at GND              ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[6], ;
;                                              ; due to stuck port data_in ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[5], ;
;                                              ;                           ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[4], ;
;                                              ;                           ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[3], ;
;                                              ;                           ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[2], ;
;                                              ;                           ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[1], ;
;                                              ;                           ; TOP:toppp|UART_rs232_tx:I_RS232TX|in_data[0]  ;
+----------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 250   ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 144   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; TOP:toppp|UART_BaudRate_generator:I_BAUDGEN|baudRateReg[0] ; 2       ;
; TOP:toppp|UART_rs232_tx:I_RS232TX|start_bit                ; 4       ;
; TOP:toppp|UART_rs232_rx:I_RS232RX|start_bit                ; 4       ;
; Total number of inverted registers = 3                     ;         ;
+------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main|TOP:toppp|UART_rs232_tx:I_RS232TX|Bit[4]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Main|LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0|mStart ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main|TOP:toppp|UART_rs232_rx:I_RS232RX|Bit[2]         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Main|motores:mots|cont[12]                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Main|motores:mots|cont2[19]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|TOP:toppp|UART_rs232_tx:I_RS232TX|counter[3]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|TOP:toppp|UART_rs232_rx:I_RS232RX|counter[1]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Main|keyboard:teclado|comparador:comp|num             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Main|keyboard:teclado|comparador:comp|num             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Main|keyboard:teclado|comparador:comp|num             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Main|keyboard:teclado|comparador:comp|num             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Main|LCD_Top:LCD|LCD_TEST:u5|Selector2                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |Main|MaquinadeEstados:maq|Selector8                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |Main|MaquinadeEstados:maq|Selector10                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:toppp|UART_rs232_rx:I_RS232RX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; IDLE           ; 0     ; Unsigned Binary                                       ;
; READ           ; 1     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP:toppp|UART_rs232_tx:I_RS232TX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; IDLE           ; 0     ; Unsigned Binary                                       ;
; WRITE          ; 1     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Top:LCD|LCD_TEST:u5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                              ;
; LCD_LINE1      ; 5     ; Signed Integer                              ;
; LCD_CH_LINE    ; 21    ; Signed Integer                              ;
; LCD_LINE2      ; 22    ; Signed Integer                              ;
; LUT_SIZE       ; 67    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCDA7SEG:bcd"                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "num[4..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "LCD_Top:LCD|LCD_TEST:u5" ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; Mostrar_10[7..6]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_10[4..0]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_10[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_10[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_11[5..3]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_11[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_11[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_11[6]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_11[0]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_12[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_12[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_12[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_12[2]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_13[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_13[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_13[6]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_13[1]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_14[6..5]  ; Input ; Info     ; Stuck at VCC ;
; Mostrar_14[3..1]  ; Input ; Info     ; Stuck at VCC ;
; Mostrar_14[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_14[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_14[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_15[2..1]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_15[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_15[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_15[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_15[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_16[3..2]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_16[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_16[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_16[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_16[0]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_17[2..1]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_17[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_17[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_17[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_17[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_18[4..1]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_18[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_18[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_18[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_19[3..2]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_19[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_19[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_19[6]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_19[4]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_19[0]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_110[4..3] ; Input ; Info     ; Stuck at GND ;
; Mostrar_110[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_110[7]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_110[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_110[1]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_111[3..2] ; Input ; Info     ; Stuck at GND ;
; Mostrar_111[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_111[7]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_111[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_112[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_112[7]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_112[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_112[4]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_113[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_113[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_113[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_113[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_114[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_114[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_114[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_114[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_115[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_115[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_115[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_115[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_20[7..6]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_20[4..0]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_20[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_20[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_21[4..3]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_21[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_21[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_21[6]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_22[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_22[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_22[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_22[3]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_22[1]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_22[0]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_23[3..2]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_23[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_23[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_23[0]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_24[6..5]  ; Input ; Info     ; Stuck at VCC ;
; Mostrar_24[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_24[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_24[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_24[0]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_25[6..5]  ; Input ; Info     ; Stuck at VCC ;
; Mostrar_25[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_25[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_25[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_25[0]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_26[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_26[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_26[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_26[3]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_26[1]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_26[0]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_27[2..1]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_27[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_27[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_27[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_27[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_28[4..2]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_28[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_28[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_28[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_29[2..1]  ; Input ; Info     ; Stuck at GND ;
; Mostrar_29[8]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_29[7]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_29[5]     ; Input ; Info     ; Stuck at VCC ;
; Mostrar_29[4]     ; Input ; Info     ; Stuck at GND ;
; Mostrar_210[4..1] ; Input ; Info     ; Stuck at GND ;
; Mostrar_210[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_210[7]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_210[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_211[3..2] ; Input ; Info     ; Stuck at GND ;
; Mostrar_211[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_211[7]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_211[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_211[0]    ; Input ; Info     ; Stuck at GND ;
; Mostrar_212[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_212[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_212[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_212[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_213[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_213[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_213[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_213[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_214[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_214[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_214[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_214[5]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_215[7..6] ; Input ; Info     ; Stuck at GND ;
; Mostrar_215[4..0] ; Input ; Info     ; Stuck at GND ;
; Mostrar_215[8]    ; Input ; Info     ; Stuck at VCC ;
; Mostrar_215[5]    ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Top:LCD"                                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mensaje  ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LCD_DATA ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaquinadeEstados:maq"                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; msg[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; num       ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "num[4..4]" will be connected to GND. ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:teclado"                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; num  ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "num[4..4]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:toppp|UART_BaudRate_generator:I_BAUDGEN" ;
+-----------------+-------+----------+------------------------------------+
; Port            ; Type  ; Severity ; Details                            ;
+-----------------+-------+----------+------------------------------------+
; BaudRate[15..9] ; Input ; Info     ; Stuck at GND                       ;
; BaudRate[5..3]  ; Input ; Info     ; Stuck at GND                       ;
; BaudRate[8]     ; Input ; Info     ; Stuck at VCC                       ;
; BaudRate[7]     ; Input ; Info     ; Stuck at GND                       ;
; BaudRate[6]     ; Input ; Info     ; Stuck at VCC                       ;
; BaudRate[2]     ; Input ; Info     ; Stuck at VCC                       ;
; BaudRate[1]     ; Input ; Info     ; Stuck at GND                       ;
; BaudRate[0]     ; Input ; Info     ; Stuck at VCC                       ;
+-----------------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP:toppp|UART_rs232_tx:I_RS232TX"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; TxEn   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; TxDone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "TOP:toppp|UART_rs232_rx:I_RS232RX" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; RxEn ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 250                         ;
;     CLR               ; 14                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 55                          ;
;     ENA CLR           ; 15                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 56                          ;
;     SCLR              ; 30                          ;
;     plain             ; 46                          ;
; cycloneiii_lcell_comb ; 360                         ;
;     arith             ; 147                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 213                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 138                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec 15 22:24:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: UART_rs232_tx File: C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: UART_rs232_rx File: C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v
    Info (12023): Found entity 1: UART_BaudRate_generator File: C:/Users/RamosL PC/Desktop/Proyecto/UART_baudrate_generator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP File: C:/Users/RamosL PC/Desktop/Proyecto/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sensores.v
    Info (12023): Found entity 1: Sensores File: C:/Users/RamosL PC/Desktop/Proyecto/Sensores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rfid.v
    Info (12023): Found entity 1: RFID File: C:/Users/RamosL PC/Desktop/Proyecto/RFID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/RamosL PC/Desktop/Proyecto/Reset_Delay.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file motores.v
    Info (12023): Found entity 1: motores File: C:/Users/RamosL PC/Desktop/Proyecto/motores.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maquinadeestados.v
    Info (12023): Found entity 1: MaquinadeEstados File: C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_top.v
    Info (12023): Found entity 1: LCD_Top File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 2
Warning (10229): Verilog HDL Expression warning at LCD_TEST.v(125): truncated literal to match 18 bits File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divfrecq.v
    Info (12023): Found entity 1: divfrec File: C:/Users/RamosL PC/Desktop/Proyecto/divfrecq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparador.v
    Info (12023): Found entity 1: comparador File: C:/Users/RamosL PC/Desktop/Proyecto/comparador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcdsevseg.v
    Info (12023): Found entity 1: BCDA7SEG File: C:/Users/RamosL PC/Desktop/Proyecto/BCDsevseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barrido.v
    Info (12023): Found entity 1: barrido File: C:/Users/RamosL PC/Desktop/Proyecto/barrido.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: Main File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 1
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "motores" for hierarchy "motores:mots" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 36
Warning (10230): Verilog HDL assignment warning at motores.v(16): truncated value with size 32 to match size of target (28) File: C:/Users/RamosL PC/Desktop/Proyecto/motores.v Line: 16
Warning (10230): Verilog HDL assignment warning at motores.v(21): truncated value with size 32 to match size of target (28) File: C:/Users/RamosL PC/Desktop/Proyecto/motores.v Line: 21
Info (12128): Elaborating entity "divfrec" for hierarchy "divfrec:div" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 38
Warning (10230): Verilog HDL assignment warning at divfrecq.v(18): truncated value with size 32 to match size of target (28) File: C:/Users/RamosL PC/Desktop/Proyecto/divfrecq.v Line: 18
Info (12128): Elaborating entity "TOP" for hierarchy "TOP:toppp" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 40
Info (12128): Elaborating entity "UART_rs232_rx" for hierarchy "TOP:toppp|UART_rs232_rx:I_RS232RX" File: C:/Users/RamosL PC/Desktop/Proyecto/TOP.v Line: 45
Warning (10230): Verilog HDL assignment warning at UART_rx.v(99): truncated value with size 32 to match size of target (4) File: C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v Line: 99
Warning (10230): Verilog HDL assignment warning at UART_rx.v(110): truncated value with size 32 to match size of target (5) File: C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v Line: 110
Info (12128): Elaborating entity "UART_rs232_tx" for hierarchy "TOP:toppp|UART_rs232_tx:I_RS232TX" File: C:/Users/RamosL PC/Desktop/Proyecto/TOP.v Line: 57
Warning (10230): Verilog HDL assignment warning at UART_tx.v(104): truncated value with size 32 to match size of target (4) File: C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v Line: 104
Warning (10230): Verilog HDL assignment warning at UART_tx.v(124): truncated value with size 32 to match size of target (5) File: C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v Line: 124
Info (12128): Elaborating entity "UART_BaudRate_generator" for hierarchy "TOP:toppp|UART_BaudRate_generator:I_BAUDGEN" File: C:/Users/RamosL PC/Desktop/Proyecto/TOP.v Line: 65
Info (12128): Elaborating entity "RFID" for hierarchy "RFID:rfd" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 42
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:teclado" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 44
Info (12128): Elaborating entity "barrido" for hierarchy "keyboard:teclado|barrido:bar" File: C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v Line: 11
Warning (10230): Verilog HDL assignment warning at barrido.v(12): truncated value with size 32 to match size of target (2) File: C:/Users/RamosL PC/Desktop/Proyecto/barrido.v Line: 12
Info (12128): Elaborating entity "comparador" for hierarchy "keyboard:teclado|comparador:comp" File: C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v Line: 12
Info (10264): Verilog HDL Case Statement information at comparador.v(17): all case item expressions in this case statement are onehot File: C:/Users/RamosL PC/Desktop/Proyecto/comparador.v Line: 17
Info (10264): Verilog HDL Case Statement information at comparador.v(28): all case item expressions in this case statement are onehot File: C:/Users/RamosL PC/Desktop/Proyecto/comparador.v Line: 28
Info (10264): Verilog HDL Case Statement information at comparador.v(39): all case item expressions in this case statement are onehot File: C:/Users/RamosL PC/Desktop/Proyecto/comparador.v Line: 39
Info (10264): Verilog HDL Case Statement information at comparador.v(50): all case item expressions in this case statement are onehot File: C:/Users/RamosL PC/Desktop/Proyecto/comparador.v Line: 50
Info (12128): Elaborating entity "MaquinadeEstados" for hierarchy "MaquinadeEstados:maq" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at MaquinadeEstados.v(13): object "peso2" assigned a value but never read File: C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v Line: 13
Warning (10230): Verilog HDL assignment warning at MaquinadeEstados.v(32): truncated value with size 5 to match size of target (4) File: C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v Line: 32
Warning (10230): Verilog HDL assignment warning at MaquinadeEstados.v(42): truncated value with size 5 to match size of target (4) File: C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v Line: 42
Info (12128): Elaborating entity "LCD_Top" for hierarchy "LCD_Top:LCD" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at LCD_Top.v(62): variable "mensaje" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 62
Warning (10199): Verilog HDL Case Statement warning at LCD_Top.v(134): case item expression never matches the case expression File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 134
Warning (10199): Verilog HDL Case Statement warning at LCD_Top.v(169): case item expression never matches the case expression File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 169
Warning (10199): Verilog HDL Case Statement warning at LCD_Top.v(204): case item expression never matches the case expression File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 204
Warning (10199): Verilog HDL Case Statement warning at LCD_Top.v(240): case item expression never matches the case expression File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 240
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "LCD_Top:LCD|Reset_Delay:r0" File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 58
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20) File: C:/Users/RamosL PC/Desktop/Proyecto/Reset_Delay.v Line: 11
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_Top:LCD|LCD_TEST:u5" File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v Line: 320
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(126): truncated value with size 32 to match size of target (18) File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v Line: 126
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(134): truncated value with size 32 to match size of target (6) File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v Line: 134
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0" File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v Line: 230
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5) File: C:/Users/RamosL PC/Desktop/Proyecto/LCD_Controller.v Line: 70
Info (12128): Elaborating entity "BCDA7SEG" for hierarchy "BCDA7SEG:bcd" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 57
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pant" is stuck at GND File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 15
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/RamosL PC/Desktop/Proyecto/output_files/Main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "LCD_DATA[0]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[1]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[2]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[3]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[4]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[5]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[6]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
    Warning (15610): No output dependent on input pin "LCD_DATA[7]" File: C:/Users/RamosL PC/Desktop/Proyecto/Main.v Line: 6
Info (21057): Implemented 442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 398 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Tue Dec 15 22:24:39 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/RamosL PC/Desktop/Proyecto/output_files/Main.map.smsg.


