# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/sim_FSM/sim_FSM.mdo}
# Loading project sim_FSM
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:50:07 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1" -work work D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v 
# -- Compiling module transito
# 
# Top level modules:
# 	transito
# End time: 14:50:07 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:50:07 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1" -work work D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v 
# -- Compiling module transito_tb
# 
# Top level modules:
# 	transito_tb
# End time: 14:50:07 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u transito_tb 
# Start time: 14:50:07 on Jun 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "transito(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(46)
#    Time: 220 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 46
# Causality operation skipped due to absence of debug database file
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "transito(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
run
add wave -position end  sim:/transito_tb/uut/state
add wave -position end  sim:/transito_tb/uut/next_state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(47)
#    Time: 230 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 47
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(46)
#    Time: 150 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 46
run
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(47)
#    Time: 200 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 47
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(47)
#    Time: 290 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 47
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(47)
#    Time: 290 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 47
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
# Compile of transito_fsm.v was successful.
# Compile of transito_tf.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.transito_tb(fast)
# Loading work.transito(fast)
run
run
run
run
run
run
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v(49)
#    Time: 470 ns  Iteration: 0  Instance: /transito_tb
# Break in Module transito_tb at D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_tf.v line 49
run
run
# End time: 15:15:12 on Jun 19,2025, Elapsed time: 0:25:05
# Errors: 0, Warnings: 2
