
*** Running vivado
    with args -log tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tb.tcl -notrace
Command: synth_design -top tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23912
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:16]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:17]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:18]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:19]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:19]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:20]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:21]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/new/tb.v:22]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/new/tb.v:36]
INFO: [Synth 8-6157] synthesizing module 'Traffic_Light_Controller' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:3]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Traffic_Light_Controller' (1#1) [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:3]
WARNING: [Synth 8-85] always block has no event control specified [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/new/tb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'tb' (2#1) [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/new/tb.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Traffic_Light_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                              000
                      S1 |                              101 |                              001
                      S2 |                              100 |                              010
                      S3 |                              011 |                              011
                      S4 |                              010 |                              100
                      S5 |                              000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Traffic_Light_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_reg' [E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.srcs/sources_1/imports/Lab 5/Lab5_Team3_Traffic_Light_Controller.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1010.422 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:15 . Memory (MB): peak = 1010.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Code/Vivado/Lab 5/Lab5_Team3_Traffic_Light_Controller/Lab5_Team3_Traffic_Light_Controller.runs/synth_1/tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_utilization_synth.rpt -pb tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 14:17:14 2020...
