// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "04/19/2024 03:08:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module BattleshipMain (
	clk,
	hSync,
	vSync,
	syncBlank,
	bSync,
	red,
	green,
	blue,
	clk25);
input 	clk;
output 	hSync;
output 	vSync;
output 	syncBlank;
output 	bSync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	clk25;

// Design Ports Information
// hSync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vSync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// syncBlank	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bSync	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk25	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \VGA|div|cnt[15]~0_combout ;
wire \VGA|div|clk25~q ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|hs[5]~DUPLICATE_q ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|LessThan0~0_combout ;
wire \VGA|controller|hSync~0_combout ;
wire \VGA|controller|hSync~1_combout ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|vs[6]~DUPLICATE_q ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|vs[2]~DUPLICATE_q ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|vs[8]~DUPLICATE_q ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|vs[7]~DUPLICATE_q ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Equal1~0_combout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Equal1~1_combout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|dib|verifica|LessThan22~0_combout ;
wire \VGA|controller|vSync~0_combout ;
wire \VGA|controller|vSync~1_combout ;
wire \VGA|controller|syncBlank~0_combout ;
wire \VGA|controller|syncBlank~1_combout ;
wire \VGA|controller|bSync~combout ;
wire \VGA|dib|LessThan2~0_combout ;
wire \VGA|dib|LessThan1~0_combout ;
wire \VGA|dib|lines~15_combout ;
wire \VGA|dib|lines~14_combout ;
wire \VGA|dib|lines~16_combout ;
wire \VGA|dib|lines~2_combout ;
wire \VGA|dib|lines~3_combout ;
wire \VGA|dib|lines~9_combout ;
wire \VGA|dib|lines~10_combout ;
wire \VGA|dib|lines~11_combout ;
wire \VGA|dib|LessThan3~0_combout ;
wire \VGA|dib|lines~8_combout ;
wire \VGA|dib|lines~12_combout ;
wire \VGA|dib|lines~4_combout ;
wire \VGA|dib|LessThan3~1_combout ;
wire \VGA|dib|lines~6_combout ;
wire \VGA|dib|lines~5_combout ;
wire \VGA|dib|lines~7_combout ;
wire \VGA|dib|LessThan24~0_combout ;
wire \VGA|dib|verifica|LessThan25~0_combout ;
wire \VGA|dib|lines~0_combout ;
wire \VGA|dib|lines~1_combout ;
wire \VGA|dib|lines~13_combout ;
wire \VGA|dib|verifica|LessThan25~1_combout ;
wire \VGA|dib|verifica|LessThan25~2_combout ;
wire \VGA|dib|verifica|pos[45]~20_combout ;
wire \VGA|dib|verifica|LessThan19~0_combout ;
wire \VGA|dib|verifica|LessThan22~1_combout ;
wire \VGA|dib|verifica|pos[49]~9_combout ;
wire \VGA|dib|verifica|LessThan29~0_combout ;
wire \VGA|dib|verifica|LessThan29~1_combout ;
wire \VGA|dib|verifica|LessThan28~0_combout ;
wire \VGA|dib|verifica|pos[47]~8_combout ;
wire \VGA|dib|verifica|pos~2_combout ;
wire \VGA|dib|verifica|pos~3_combout ;
wire \VGA|dib|verifica|pos~4_combout ;
wire \VGA|dib|verifica|pos~5_combout ;
wire \VGA|dib|draw_mux|WideNor0~0_combout ;
wire \VGA|dib|verifica|pos~6_combout ;
wire \VGA|dib|verifica|pos~7_combout ;
wire \VGA|dib|draw_mux|WideNor0~1_combout ;
wire \VGA|dib|verifica|LessThan19~1_combout ;
wire \VGA|dib|verifica|pos[48]~1_combout ;
wire \VGA|dib|verifica|LessThan26~0_combout ;
wire \VGA|dib|verifica|LessThan27~0_combout ;
wire \VGA|dib|verifica|pos[46]~0_combout ;
wire \VGA|dib|draw_mux|Equal0~0_combout ;
wire \VGA|dib|verifica|pos~11_combout ;
wire \VGA|dib|draw_mux|WideNor0~3_combout ;
wire \VGA|dib|verifica|LessThan1~0_combout ;
wire \VGA|dib|verifica|LessThan0~0_combout ;
wire \VGA|dib|verifica|pos~12_combout ;
wire \VGA|dib|verifica|pos~13_combout ;
wire \VGA|dib|verifica|pos~14_combout ;
wire \VGA|dib|draw_mux|Equal0~1_combout ;
wire \VGA|dib|verifica|pos~10_combout ;
wire \VGA|dib|draw_mux|WideNor0~2_combout ;
wire \VGA|dib|verifica|pos~15_combout ;
wire \VGA|dib|verifica|pos~17_combout ;
wire \VGA|dib|verifica|pos~16_combout ;
wire \VGA|dib|draw_mux|Equal0~2_combout ;
wire \VGA|dib|draw_mux|WideNor0~4_combout ;
wire \VGA|dib|draw_mux|Equal0~7_combout ;
wire \VGA|dib|draw_mux|Equal0~3_combout ;
wire \VGA|dib|verifica|pos~19_combout ;
wire \VGA|dib|draw_mux|WideNor0~9_combout ;
wire \VGA|dib|verifica|pos~18_combout ;
wire \VGA|dib|draw_mux|WideNor0~10_combout ;
wire \VGA|dib|draw_mux|WideNor0~6_combout ;
wire \VGA|dib|draw_mux|WideNor0~7_combout ;
wire \VGA|dib|draw_mux|WideNor0~5_combout ;
wire \VGA|dib|draw_mux|WideNor0~8_combout ;
wire \VGA|dib|draw_mux|Equal0~4_combout ;
wire \VGA|dib|draw_mux|Equal0~5_combout ;
wire \VGA|dib|draw_mux|Equal1~0_combout ;
wire \VGA|dib|draw_mux|WideNor0~45_combout ;
wire \VGA|dib|draw_mux|WideNor0~46_combout ;
wire \VGA|dib|draw_mux|WideNor0~32_combout ;
wire \VGA|dib|draw_mux|WideNor0~34_combout ;
wire \VGA|dib|draw_mux|WideNor0~33_combout ;
wire \VGA|dib|draw_mux|WideNor0~102_combout ;
wire \VGA|dib|draw_mux|WideNor0~31_combout ;
wire \VGA|dib|draw_mux|WideNor0~35_combout ;
wire \VGA|dib|draw_mux|WideNor0~36_combout ;
wire \VGA|dib|draw_mux|WideNor0~37_combout ;
wire \VGA|dib|draw_mux|WideNor0~39_combout ;
wire \VGA|dib|draw_mux|WideNor0~42_combout ;
wire \VGA|dib|draw_mux|WideNor0~40_combout ;
wire \VGA|dib|draw_mux|WideNor0~41_combout ;
wire \VGA|dib|draw_mux|WideNor0~38_combout ;
wire \VGA|dib|draw_mux|WideNor0~43_combout ;
wire \VGA|dib|draw_mux|WideNor0~44_combout ;
wire \VGA|dib|draw_mux|WideNor0~47_combout ;
wire \VGA|dib|draw_mux|WideNor0~82_combout ;
wire \VGA|dib|draw_mux|WideNor0~83_combout ;
wire \VGA|dib|draw_mux|WideNor0~84_combout ;
wire \VGA|dib|draw_mux|WideNor0~85_combout ;
wire \VGA|dib|draw_mux|WideNor0~78_combout ;
wire \VGA|dib|draw_mux|WideNor0~80_combout ;
wire \VGA|dib|draw_mux|WideNor0~77_combout ;
wire \VGA|dib|draw_mux|WideNor0~79_combout ;
wire \VGA|dib|draw_mux|WideNor0~81_combout ;
wire \VGA|dib|draw_mux|WideNor0~86_combout ;
wire \VGA|dib|draw_mux|WideNor0~12_combout ;
wire \VGA|dib|draw_mux|WideNor0~15_combout ;
wire \VGA|dib|draw_mux|WideNor0~66_combout ;
wire \VGA|dib|draw_mux|WideNor0~65_combout ;
wire \VGA|dib|draw_mux|WideNor0~67_combout ;
wire \VGA|dib|draw_mux|WideNor0~69_combout ;
wire \VGA|dib|draw_mux|WideNor0~68_combout ;
wire \VGA|dib|draw_mux|WideNor0~74_combout ;
wire \VGA|dib|draw_mux|WideNor0~73_combout ;
wire \VGA|dib|draw_mux|WideNor0~75_combout ;
wire \VGA|dib|draw_mux|WideNor0~72_combout ;
wire \VGA|dib|draw_mux|WideNor0~70_combout ;
wire \VGA|dib|draw_mux|WideNor0~71_combout ;
wire \VGA|dib|draw_mux|WideNor0~76_combout ;
wire \VGA|dib|draw_mux|WideNor0~20_combout ;
wire \VGA|dib|draw_mux|WideNor0~106_combout ;
wire \VGA|dib|draw_mux|WideNor0~29_combout ;
wire \VGA|dib|draw_mux|WideNor0~22_combout ;
wire \VGA|dib|draw_mux|WideNor0~25_combout ;
wire \VGA|dib|draw_mux|WideNor0~26_combout ;
wire \VGA|dib|draw_mux|WideNor0~23_combout ;
wire \VGA|dib|draw_mux|WideNor0~27_combout ;
wire \VGA|dib|draw_mux|WideNor0~24_combout ;
wire \VGA|dib|draw_mux|WideNor0~28_combout ;
wire \VGA|dib|draw_mux|WideNor0~21_combout ;
wire \VGA|dib|draw_mux|WideNor0~13_combout ;
wire \VGA|dib|draw_mux|WideNor0~11_combout ;
wire \VGA|dib|draw_mux|WideNor0~14_combout ;
wire \VGA|dib|draw_mux|WideNor0~18_combout ;
wire \VGA|dib|draw_mux|WideNor0~16_combout ;
wire \VGA|dib|draw_mux|WideNor0~17_combout ;
wire \VGA|dib|draw_mux|WideNor0~19_combout ;
wire \VGA|dib|draw_mux|WideNor0~30_combout ;
wire \VGA|dib|draw_mux|WideNor0~97_combout ;
wire \VGA|dib|draw_mux|WideNor0~98_combout ;
wire \VGA|dib|draw_mux|WideNor0~96_combout ;
wire \VGA|dib|draw_mux|WideNor0~99_combout ;
wire \VGA|dib|draw_mux|WideNor0~90_combout ;
wire \VGA|dib|draw_mux|WideNor0~88_combout ;
wire \VGA|dib|draw_mux|WideNor0~89_combout ;
wire \VGA|dib|draw_mux|WideNor0~87_combout ;
wire \VGA|dib|draw_mux|WideNor0~91_combout ;
wire \VGA|dib|draw_mux|WideNor0~92_combout ;
wire \VGA|dib|draw_mux|WideNor0~93_combout ;
wire \VGA|dib|draw_mux|WideNor0~94_combout ;
wire \VGA|dib|draw_mux|WideNor0~95_combout ;
wire \VGA|dib|draw_mux|WideNor0~100_combout ;
wire \VGA|dib|draw_mux|WideNor0~56_combout ;
wire \VGA|dib|draw_mux|WideNor0~57_combout ;
wire \VGA|dib|draw_mux|WideNor0~58_combout ;
wire \VGA|dib|draw_mux|WideNor0~52_combout ;
wire \VGA|dib|draw_mux|WideNor0~49_combout ;
wire \VGA|dib|draw_mux|WideNor0~50_combout ;
wire \VGA|dib|draw_mux|WideNor0~48_combout ;
wire \VGA|dib|draw_mux|WideNor0~51_combout ;
wire \VGA|dib|draw_mux|WideNor0~54_combout ;
wire \VGA|dib|draw_mux|WideNor0~53_combout ;
wire \VGA|dib|draw_mux|WideNor0~55_combout ;
wire \VGA|dib|draw_mux|WideNor0~62_combout ;
wire \VGA|dib|draw_mux|WideNor0~61_combout ;
wire \VGA|dib|draw_mux|WideNor0~60_combout ;
wire \VGA|dib|draw_mux|WideNor0~59_combout ;
wire \VGA|dib|draw_mux|WideNor0~63_combout ;
wire \VGA|dib|draw_mux|WideNor0~64_combout ;
wire \VGA|dib|draw_mux|WideNor0~101_combout ;
wire \VGA|dib|draw_mux|out_rgb~0_combout ;
wire \VGA|dib|draw_mux|Equal0~6_combout ;
wire \VGA|dib|draw_mux|out_rgb~1_combout ;
wire [9:0] \VGA|controller|hs ;
wire [9:0] \VGA|controller|vs ;
wire [49:0] \VGA|dib|verifica|pos ;
wire [15:0] \VGA|div|cnt ;


// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hSync~output (
	.i(\VGA|controller|hSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hSync),
	.obar());
// synopsys translate_off
defparam \hSync~output .bus_hold = "false";
defparam \hSync~output .open_drain_output = "false";
defparam \hSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vSync~output (
	.i(\VGA|controller|vSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vSync),
	.obar());
// synopsys translate_off
defparam \vSync~output .bus_hold = "false";
defparam \vSync~output .open_drain_output = "false";
defparam \vSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \syncBlank~output (
	.i(\VGA|controller|syncBlank~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(syncBlank),
	.obar());
// synopsys translate_off
defparam \syncBlank~output .bus_hold = "false";
defparam \syncBlank~output .open_drain_output = "false";
defparam \syncBlank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \bSync~output (
	.i(!\VGA|controller|bSync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bSync),
	.obar());
// synopsys translate_off
defparam \bSync~output .bus_hold = "false";
defparam \bSync~output .open_drain_output = "false";
defparam \bSync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\VGA|dib|draw_mux|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(!\VGA|dib|draw_mux|Equal0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(!\VGA|dib|draw_mux|Equal0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(!\VGA|dib|draw_mux|out_rgb~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(!\VGA|dib|draw_mux|Equal0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(!\VGA|dib|draw_mux|out_rgb~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(!\VGA|dib|draw_mux|out_rgb~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(!\VGA|dib|draw_mux|out_rgb~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(!\VGA|dib|draw_mux|out_rgb~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk25~output (
	.i(\VGA|div|clk25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk25),
	.obar());
// synopsys translate_off
defparam \clk25~output .bus_hold = "false";
defparam \clk25~output .open_drain_output = "false";
defparam \clk25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N36
cyclonev_lcell_comb \VGA|div|cnt[15]~0 (
// Equation(s):
// \VGA|div|cnt[15]~0_combout  = !\VGA|div|cnt [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|div|cnt [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|div|cnt[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|div|cnt[15]~0 .extended_lut = "off";
defparam \VGA|div|cnt[15]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \VGA|div|cnt[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N2
dffeas \VGA|div|cnt[15] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\VGA|div|cnt[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|div|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|div|cnt[15] .is_wysiwyg = "true";
defparam \VGA|div|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N35
dffeas \VGA|div|clk25 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\VGA|div|cnt [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|div|clk25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|div|clk25 .is_wysiwyg = "true";
defparam \VGA|div|clk25 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N41
dffeas \VGA|controller|hs[6] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[6] .is_wysiwyg = "true";
defparam \VGA|controller|hs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N0
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|hs [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|hs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N56
dffeas \VGA|controller|hs[0] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[0] .is_wysiwyg = "true";
defparam \VGA|controller|hs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N3
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|hs [1] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|hs [1] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(!\VGA|controller|hs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N53
dffeas \VGA|controller|hs[1] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[1] .is_wysiwyg = "true";
defparam \VGA|controller|hs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N6
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|hs [2] ) + ( GND ) + ( \VGA|controller|Add0~26  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|hs [2] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N38
dffeas \VGA|controller|hs[2] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[2] .is_wysiwyg = "true";
defparam \VGA|controller|hs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N9
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|hs [3] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|hs [3] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N47
dffeas \VGA|controller|hs[3] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[3] .is_wysiwyg = "true";
defparam \VGA|controller|hs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N12
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|hs [4] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|hs [4] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N50
dffeas \VGA|controller|hs[4] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[4] .is_wysiwyg = "true";
defparam \VGA|controller|hs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N15
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|hs[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|hs[5]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N18
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|hs [6] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|hs [6] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|controller|hs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N5
dffeas \VGA|controller|hs[7] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[7] .is_wysiwyg = "true";
defparam \VGA|controller|hs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N21
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|hs [7] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|hs [7] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|hs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N11
dffeas \VGA|controller|hs[8] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[8] .is_wysiwyg = "true";
defparam \VGA|controller|hs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N24
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|hs [8] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|hs [8] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|controller|hs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N59
dffeas \VGA|controller|hs[9] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[9] .is_wysiwyg = "true";
defparam \VGA|controller|hs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N27
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|hs [9] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|hs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N48
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( !\VGA|controller|Add0~25_sumout  & ( (!\VGA|controller|Add0~21_sumout  & (!\VGA|controller|Add0~33_sumout  & (!\VGA|controller|Add0~29_sumout  & !\VGA|controller|Add0~37_sumout ))) ) )

	.dataa(!\VGA|controller|Add0~21_sumout ),
	.datab(!\VGA|controller|Add0~33_sumout ),
	.datac(!\VGA|controller|Add0~29_sumout ),
	.datad(!\VGA|controller|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N30
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|Add0~5_sumout  & ( \VGA|controller|Equal0~0_combout  & ( (!\VGA|controller|Add0~1_sumout  & (!\VGA|controller|Add0~13_sumout  & (\VGA|controller|Add0~17_sumout  & \VGA|controller|Add0~9_sumout ))) ) ) 
// )

	.dataa(!\VGA|controller|Add0~1_sumout ),
	.datab(!\VGA|controller|Add0~13_sumout ),
	.datac(!\VGA|controller|Add0~17_sumout ),
	.datad(!\VGA|controller|Add0~9_sumout ),
	.datae(!\VGA|controller|Add0~5_sumout ),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000000000000008;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N43
dffeas \VGA|controller|hs[5]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|hs[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N44
dffeas \VGA|controller|hs[5] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|hs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|hs[5] .is_wysiwyg = "true";
defparam \VGA|controller|hs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N39
cyclonev_lcell_comb \VGA|controller|LessThan0~0 (
// Equation(s):
// \VGA|controller|LessThan0~0_combout  = ( !\VGA|controller|hs [0] & ( (!\VGA|controller|hs [3] & (!\VGA|controller|hs [1] & !\VGA|controller|hs [2])) ) )

	.dataa(!\VGA|controller|hs [3]),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan0~0 .extended_lut = "off";
defparam \VGA|controller|LessThan0~0 .lut_mask = 64'h8080808000000000;
defparam \VGA|controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N51
cyclonev_lcell_comb \VGA|controller|hSync~0 (
// Equation(s):
// \VGA|controller|hSync~0_combout  = ( !\VGA|controller|hs [8] & ( (\VGA|controller|hs [9] & \VGA|controller|hs [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|hs [9]),
	.datad(!\VGA|controller|hs [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|hSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|hSync~0 .extended_lut = "off";
defparam \VGA|controller|hSync~0 .lut_mask = 64'h000F000F00000000;
defparam \VGA|controller|hSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N54
cyclonev_lcell_comb \VGA|controller|hSync~1 (
// Equation(s):
// \VGA|controller|hSync~1_combout  = ( \VGA|controller|hs [6] & ( (!\VGA|controller|hSync~0_combout ) # ((\VGA|controller|hs [5] & \VGA|controller|hs [4])) ) ) # ( !\VGA|controller|hs [6] & ( (!\VGA|controller|hSync~0_combout ) # ((!\VGA|controller|hs [5] & 
// ((!\VGA|controller|hs [4]) # (\VGA|controller|LessThan0~0_combout )))) ) )

	.dataa(!\VGA|controller|hs [5]),
	.datab(!\VGA|controller|hs [4]),
	.datac(!\VGA|controller|LessThan0~0_combout ),
	.datad(!\VGA|controller|hSync~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|hSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|hSync~1 .extended_lut = "off";
defparam \VGA|controller|hSync~1 .lut_mask = 64'hFF8AFF8AFF11FF11;
defparam \VGA|controller|hSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|vs [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|vs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N23
dffeas \VGA|controller|vs[6]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|vs[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|vs [1] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|vs [1] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|vs[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|vs[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N59
dffeas \VGA|controller|vs[2]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|vs[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|vs [3] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|vs [3] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N32
dffeas \VGA|controller|vs[3] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[3] .is_wysiwyg = "true";
defparam \VGA|controller|vs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|vs [4] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|vs [4] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(!\VGA|controller|vs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N44
dffeas \VGA|controller|vs[4] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[4] .is_wysiwyg = "true";
defparam \VGA|controller|vs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N15
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|vs [5] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|vs [5] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N56
dffeas \VGA|controller|vs[5] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[5] .is_wysiwyg = "true";
defparam \VGA|controller|vs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|vs[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|vs[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N11
dffeas \VGA|controller|vs[8]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|vs[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N21
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|vs[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|vs[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N53
dffeas \VGA|controller|vs[7]~DUPLICATE (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|vs[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|vs[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|vs[8]~DUPLICATE_q  ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N45
cyclonev_lcell_comb \VGA|controller|Equal1~0 (
// Equation(s):
// \VGA|controller|Equal1~0_combout  = ( !\VGA|controller|Add1~37_sumout  & ( (\VGA|controller|Add1~25_sumout  & (\VGA|controller|Add1~33_sumout  & (\VGA|controller|Add1~1_sumout  & !\VGA|controller|Add1~29_sumout ))) ) )

	.dataa(!\VGA|controller|Add1~25_sumout ),
	.datab(!\VGA|controller|Add1~33_sumout ),
	.datac(!\VGA|controller|Add1~1_sumout ),
	.datad(!\VGA|controller|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal1~0 .extended_lut = "off";
defparam \VGA|controller|Equal1~0 .lut_mask = 64'h0100010000000000;
defparam \VGA|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N14
dffeas \VGA|controller|vs[9] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[9] .is_wysiwyg = "true";
defparam \VGA|controller|vs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|vs [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \VGA|controller|Equal1~1 (
// Equation(s):
// \VGA|controller|Equal1~1_combout  = ( \VGA|controller|Add1~21_sumout  & ( !\VGA|controller|Add1~13_sumout  & ( (!\VGA|controller|Add1~9_sumout  & (!\VGA|controller|Add1~5_sumout  & (!\VGA|controller|Add1~17_sumout  & \VGA|controller|Equal1~0_combout ))) ) 
// ) )

	.dataa(!\VGA|controller|Add1~9_sumout ),
	.datab(!\VGA|controller|Add1~5_sumout ),
	.datac(!\VGA|controller|Add1~17_sumout ),
	.datad(!\VGA|controller|Equal1~0_combout ),
	.datae(!\VGA|controller|Add1~21_sumout ),
	.dataf(!\VGA|controller|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal1~1 .extended_lut = "off";
defparam \VGA|controller|Equal1~1 .lut_mask = 64'h0000008000000000;
defparam \VGA|controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N56
dffeas \VGA|controller|vs[0] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[0] .is_wysiwyg = "true";
defparam \VGA|controller|vs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N38
dffeas \VGA|controller|vs[1] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[1] .is_wysiwyg = "true";
defparam \VGA|controller|vs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N58
dffeas \VGA|controller|vs[2] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[2] .is_wysiwyg = "true";
defparam \VGA|controller|vs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y78_N22
dffeas \VGA|controller|vs[6] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[6] .is_wysiwyg = "true";
defparam \VGA|controller|vs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N33
cyclonev_lcell_comb \VGA|dib|verifica|LessThan22~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan22~0_combout  = ( \VGA|controller|vs [6] & ( \VGA|controller|vs [5] ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan22~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan22~0 .lut_mask = 64'h0000000055555555;
defparam \VGA|dib|verifica|LessThan22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \VGA|controller|vSync~0 (
// Equation(s):
// \VGA|controller|vSync~0_combout  = ( \VGA|controller|vs[8]~DUPLICATE_q  & ( (!\VGA|controller|vs [9] & (\VGA|dib|verifica|LessThan22~0_combout  & (!\VGA|controller|vs [4] & \VGA|controller|vs[7]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datac(!\VGA|controller|vs [4]),
	.datad(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|vSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|vSync~0 .extended_lut = "off";
defparam \VGA|controller|vSync~0 .lut_mask = 64'h0000000000200020;
defparam \VGA|controller|vSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \VGA|controller|vSync~1 (
// Equation(s):
// \VGA|controller|vSync~1_combout  = ( \VGA|controller|vSync~0_combout  & ( (((!\VGA|controller|vs [2]) # (!\VGA|controller|vs [3])) # (\VGA|controller|vs [0])) # (\VGA|controller|vs [1]) ) ) # ( !\VGA|controller|vSync~0_combout  )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [0]),
	.datac(!\VGA|controller|vs [2]),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vSync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|vSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|vSync~1 .extended_lut = "off";
defparam \VGA|controller|vSync~1 .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \VGA|controller|vSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N51
cyclonev_lcell_comb \VGA|controller|syncBlank~0 (
// Equation(s):
// \VGA|controller|syncBlank~0_combout  = ( \VGA|controller|vs[8]~DUPLICATE_q  & ( (!\VGA|controller|vs [9] & ((!\VGA|dib|verifica|LessThan22~0_combout ) # (!\VGA|controller|vs[7]~DUPLICATE_q ))) ) ) # ( !\VGA|controller|vs[8]~DUPLICATE_q  & ( 
// !\VGA|controller|vs [9] ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datad(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|syncBlank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|syncBlank~0 .extended_lut = "off";
defparam \VGA|controller|syncBlank~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \VGA|controller|syncBlank~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N27
cyclonev_lcell_comb \VGA|controller|syncBlank~1 (
// Equation(s):
// \VGA|controller|syncBlank~1_combout  = ( \VGA|controller|syncBlank~0_combout  & ( (!\VGA|controller|hs [9]) # ((!\VGA|controller|hs [7] & !\VGA|controller|hs [8])) ) )

	.dataa(!\VGA|controller|hs [7]),
	.datab(!\VGA|controller|hs [8]),
	.datac(!\VGA|controller|hs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|syncBlank~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|syncBlank~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|syncBlank~1 .extended_lut = "off";
defparam \VGA|controller|syncBlank~1 .lut_mask = 64'h00000000F8F8F8F8;
defparam \VGA|controller|syncBlank~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N36
cyclonev_lcell_comb \VGA|controller|bSync (
// Equation(s):
// \VGA|controller|bSync~combout  = ( \VGA|controller|vSync~1_combout  & ( !\VGA|controller|hSync~1_combout  ) ) # ( !\VGA|controller|vSync~1_combout  )

	.dataa(gnd),
	.datab(!\VGA|controller|hSync~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|vSync~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|bSync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|bSync .extended_lut = "off";
defparam \VGA|controller|bSync .lut_mask = 64'hFFFFCCCCFFFFCCCC;
defparam \VGA|controller|bSync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N33
cyclonev_lcell_comb \VGA|dib|LessThan2~0 (
// Equation(s):
// \VGA|dib|LessThan2~0_combout  = ( \VGA|controller|hs [3] & ( (\VGA|controller|hs [2] & (\VGA|controller|hs[5]~DUPLICATE_q  & \VGA|controller|hs [4])) ) )

	.dataa(!\VGA|controller|hs [2]),
	.datab(gnd),
	.datac(!\VGA|controller|hs[5]~DUPLICATE_q ),
	.datad(!\VGA|controller|hs [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan2~0 .extended_lut = "off";
defparam \VGA|dib|LessThan2~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|dib|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N0
cyclonev_lcell_comb \VGA|dib|LessThan1~0 (
// Equation(s):
// \VGA|dib|LessThan1~0_combout  = ( !\VGA|controller|hs [4] & ( \VGA|controller|hs [1] & ( (!\VGA|controller|hs [3] & (!\VGA|controller|hs [2] & !\VGA|controller|hs[5]~DUPLICATE_q )) ) ) ) # ( !\VGA|controller|hs [4] & ( !\VGA|controller|hs [1] & ( 
// (!\VGA|controller|hs [3] & (!\VGA|controller|hs[5]~DUPLICATE_q  & ((!\VGA|controller|hs [0]) # (!\VGA|controller|hs [2])))) ) ) )

	.dataa(!\VGA|controller|hs [3]),
	.datab(!\VGA|controller|hs [0]),
	.datac(!\VGA|controller|hs [2]),
	.datad(!\VGA|controller|hs[5]~DUPLICATE_q ),
	.datae(!\VGA|controller|hs [4]),
	.dataf(!\VGA|controller|hs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan1~0 .extended_lut = "off";
defparam \VGA|dib|LessThan1~0 .lut_mask = 64'hA8000000A0000000;
defparam \VGA|dib|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N57
cyclonev_lcell_comb \VGA|dib|lines~15 (
// Equation(s):
// \VGA|dib|lines~15_combout  = ( \VGA|controller|hs [9] & ( (!\VGA|controller|hs [8] & (!\VGA|controller|hs [7] & ((\VGA|dib|LessThan1~0_combout ) # (\VGA|dib|LessThan2~0_combout )))) ) ) # ( !\VGA|controller|hs [9] & ( ((\VGA|dib|LessThan1~0_combout  & 
// ((!\VGA|controller|hs [8]) # (\VGA|controller|hs [7])))) # (\VGA|dib|LessThan2~0_combout ) ) )

	.dataa(!\VGA|dib|LessThan2~0_combout ),
	.datab(!\VGA|controller|hs [8]),
	.datac(!\VGA|controller|hs [7]),
	.datad(!\VGA|dib|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~15 .extended_lut = "off";
defparam \VGA|dib|lines~15 .lut_mask = 64'h55DF55DF40C040C0;
defparam \VGA|dib|lines~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N36
cyclonev_lcell_comb \VGA|dib|lines~14 (
// Equation(s):
// \VGA|dib|lines~14_combout  = ( \VGA|dib|LessThan1~0_combout  & ( \VGA|controller|LessThan0~0_combout  & ( (!\VGA|controller|hs [9] & (((\VGA|controller|hs [8]) # (\VGA|controller|hs [7])) # (\VGA|dib|LessThan2~0_combout ))) # (\VGA|controller|hs [9] & 
// (((!\VGA|controller|hs [7] & !\VGA|controller|hs [8])))) ) ) ) # ( !\VGA|dib|LessThan1~0_combout  & ( \VGA|controller|LessThan0~0_combout  & ( (\VGA|dib|LessThan2~0_combout  & ((!\VGA|controller|hs [7] & ((!\VGA|controller|hs [8]))) # (\VGA|controller|hs 
// [7] & (!\VGA|controller|hs [9])))) ) ) ) # ( \VGA|dib|LessThan1~0_combout  & ( !\VGA|controller|LessThan0~0_combout  & ( (!\VGA|controller|hs [9]) # ((!\VGA|controller|hs [7] & !\VGA|controller|hs [8])) ) ) ) # ( !\VGA|dib|LessThan1~0_combout  & ( 
// !\VGA|controller|LessThan0~0_combout  & ( (\VGA|dib|LessThan2~0_combout  & ((!\VGA|controller|hs [7] & ((!\VGA|controller|hs [8]))) # (\VGA|controller|hs [7] & (!\VGA|controller|hs [9])))) ) ) )

	.dataa(!\VGA|dib|LessThan2~0_combout ),
	.datab(!\VGA|controller|hs [9]),
	.datac(!\VGA|controller|hs [7]),
	.datad(!\VGA|controller|hs [8]),
	.datae(!\VGA|dib|LessThan1~0_combout ),
	.dataf(!\VGA|controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~14 .extended_lut = "off";
defparam \VGA|dib|lines~14 .lut_mask = 64'h5404FCCC54047CCC;
defparam \VGA|dib|lines~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N54
cyclonev_lcell_comb \VGA|dib|lines~16 (
// Equation(s):
// \VGA|dib|lines~16_combout  = ( \VGA|controller|hs [6] & ( \VGA|dib|lines~15_combout  ) ) # ( !\VGA|controller|hs [6] & ( \VGA|dib|lines~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|lines~15_combout ),
	.datad(!\VGA|dib|lines~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~16 .extended_lut = "off";
defparam \VGA|dib|lines~16 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \VGA|dib|lines~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \VGA|dib|lines~2 (
// Equation(s):
// \VGA|dib|lines~2_combout  = ( \VGA|controller|vs [2] & ( \VGA|controller|vs [4] & ( (\VGA|controller|vs[6]~DUPLICATE_q  & (!\VGA|controller|vs [5] & \VGA|controller|vs [3])) ) ) ) # ( !\VGA|controller|vs [2] & ( !\VGA|controller|vs [4] & ( 
// (!\VGA|controller|vs [1] & (\VGA|controller|vs[6]~DUPLICATE_q  & (\VGA|controller|vs [5] & !\VGA|controller|vs [3]))) ) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs [5]),
	.datad(!\VGA|controller|vs [3]),
	.datae(!\VGA|controller|vs [2]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~2 .extended_lut = "off";
defparam \VGA|dib|lines~2 .lut_mask = 64'h0200000000000030;
defparam \VGA|dib|lines~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \VGA|dib|lines~3 (
// Equation(s):
// \VGA|dib|lines~3_combout  = ( !\VGA|controller|vs [9] & ( (\VGA|dib|lines~2_combout  & (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs[7]~DUPLICATE_q )) ) )

	.dataa(!\VGA|dib|lines~2_combout ),
	.datab(gnd),
	.datac(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~3 .extended_lut = "off";
defparam \VGA|dib|lines~3 .lut_mask = 64'h0005000500000000;
defparam \VGA|dib|lines~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \VGA|dib|lines~9 (
// Equation(s):
// \VGA|dib|lines~9_combout  = ( \VGA|controller|vs [2] & ( \VGA|controller|vs [4] & ( (!\VGA|controller|vs [3]) # ((\VGA|controller|vs [5] & \VGA|controller|vs[6]~DUPLICATE_q )) ) ) ) # ( !\VGA|controller|vs [2] & ( \VGA|controller|vs [4] & ( 
// !\VGA|controller|vs [3] ) ) ) # ( \VGA|controller|vs [2] & ( !\VGA|controller|vs [4] & ( (!\VGA|controller|vs [1] & (!\VGA|controller|vs [3] & (!\VGA|controller|vs [5] & !\VGA|controller|vs[6]~DUPLICATE_q ))) ) ) ) # ( !\VGA|controller|vs [2] & ( 
// !\VGA|controller|vs [4] & ( (!\VGA|controller|vs [3] & (!\VGA|controller|vs [5] & !\VGA|controller|vs[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [5]),
	.datad(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datae(!\VGA|controller|vs [2]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~9 .extended_lut = "off";
defparam \VGA|dib|lines~9 .lut_mask = 64'hC0008000CCCCCCCF;
defparam \VGA|dib|lines~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \VGA|dib|lines~10 (
// Equation(s):
// \VGA|dib|lines~10_combout  = ( \VGA|controller|vs [4] & ( (!\VGA|controller|vs [9] & (!\VGA|controller|vs[7]~DUPLICATE_q  & (\VGA|dib|lines~9_combout  & \VGA|controller|vs[8]~DUPLICATE_q ))) ) ) # ( !\VGA|controller|vs [4] & ( (!\VGA|controller|vs [9] & 
// (\VGA|dib|lines~9_combout  & \VGA|controller|vs[8]~DUPLICATE_q )) ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datac(!\VGA|dib|lines~9_combout ),
	.datad(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~10 .extended_lut = "off";
defparam \VGA|dib|lines~10 .lut_mask = 64'h000A000A00080008;
defparam \VGA|dib|lines~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N45
cyclonev_lcell_comb \VGA|dib|lines~11 (
// Equation(s):
// \VGA|dib|lines~11_combout  = ( \VGA|dib|lines~10_combout  & ( ((\VGA|controller|vs [3] & ((\VGA|controller|vs [0]) # (\VGA|controller|vs [1])))) # (\VGA|controller|vs[7]~DUPLICATE_q ) ) )

	.dataa(!\VGA|controller|vs [1]),
	.datab(!\VGA|controller|vs [0]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~11 .extended_lut = "off";
defparam \VGA|dib|lines~11 .lut_mask = 64'h0000000007FF07FF;
defparam \VGA|dib|lines~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N15
cyclonev_lcell_comb \VGA|dib|LessThan3~0 (
// Equation(s):
// \VGA|dib|LessThan3~0_combout  = ( !\VGA|controller|vs[8]~DUPLICATE_q  & ( (!\VGA|controller|vs[7]~DUPLICATE_q  & !\VGA|controller|vs [9]) ) )

	.dataa(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|vs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan3~0 .extended_lut = "off";
defparam \VGA|dib|LessThan3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \VGA|dib|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N33
cyclonev_lcell_comb \VGA|dib|lines~8 (
// Equation(s):
// \VGA|dib|lines~8_combout  = ( \VGA|dib|LessThan3~0_combout  & ( (!\VGA|controller|vs [4] & (!\VGA|controller|vs [5] & (!\VGA|controller|vs [3] & !\VGA|controller|vs[6]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|controller|vs [3]),
	.datad(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|dib|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~8 .extended_lut = "off";
defparam \VGA|dib|lines~8 .lut_mask = 64'h0000000080008000;
defparam \VGA|dib|lines~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N24
cyclonev_lcell_comb \VGA|dib|lines~12 (
// Equation(s):
// \VGA|dib|lines~12_combout  = ( \VGA|controller|vs [0] & ( \VGA|dib|lines~8_combout  & ( (\VGA|controller|vs [2] & !\VGA|dib|lines~11_combout ) ) ) ) # ( !\VGA|controller|vs [0] & ( \VGA|dib|lines~8_combout  & ( (!\VGA|dib|lines~11_combout  & 
// (!\VGA|controller|vs [2] $ (\VGA|controller|vs [1]))) ) ) ) # ( \VGA|controller|vs [0] & ( !\VGA|dib|lines~8_combout  & ( !\VGA|dib|lines~11_combout  ) ) ) # ( !\VGA|controller|vs [0] & ( !\VGA|dib|lines~8_combout  & ( !\VGA|dib|lines~11_combout  ) ) )

	.dataa(!\VGA|controller|vs [2]),
	.datab(!\VGA|dib|lines~11_combout ),
	.datac(!\VGA|controller|vs [1]),
	.datad(gnd),
	.datae(!\VGA|controller|vs [0]),
	.dataf(!\VGA|dib|lines~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~12 .extended_lut = "off";
defparam \VGA|dib|lines~12 .lut_mask = 64'hCCCCCCCC84844444;
defparam \VGA|dib|lines~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \VGA|dib|lines~4 (
// Equation(s):
// \VGA|dib|lines~4_combout  = ( \VGA|controller|vs [1] & ( \VGA|controller|vs [3] ) ) # ( !\VGA|controller|vs [1] & ( (\VGA|controller|vs [3] & ((\VGA|controller|vs [2]) # (\VGA|controller|vs [0]))) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [0]),
	.datac(!\VGA|controller|vs [2]),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~4 .extended_lut = "off";
defparam \VGA|dib|lines~4 .lut_mask = 64'h003F003F00FF00FF;
defparam \VGA|dib|lines~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \VGA|dib|LessThan3~1 (
// Equation(s):
// \VGA|dib|LessThan3~1_combout  = ( !\VGA|controller|vs [4] & ( (\VGA|dib|LessThan3~0_combout  & (!\VGA|dib|lines~4_combout  & \VGA|dib|verifica|LessThan22~0_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|LessThan3~0_combout ),
	.datac(!\VGA|dib|lines~4_combout ),
	.datad(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan3~1 .extended_lut = "off";
defparam \VGA|dib|LessThan3~1 .lut_mask = 64'h0030003000000000;
defparam \VGA|dib|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N54
cyclonev_lcell_comb \VGA|dib|lines~6 (
// Equation(s):
// \VGA|dib|lines~6_combout  = ( \VGA|controller|vs [2] & ( \VGA|controller|vs [1] & ( (!\VGA|controller|vs [3] & (\VGA|controller|vs [5] & ((!\VGA|controller|vs [0]) # (\VGA|controller|vs [4])))) # (\VGA|controller|vs [3] & (\VGA|controller|vs [4])) ) ) ) # 
// ( !\VGA|controller|vs [2] & ( \VGA|controller|vs [1] & ( (\VGA|controller|vs [5] & ((!\VGA|controller|vs [3]) # (\VGA|controller|vs [4]))) ) ) ) # ( \VGA|controller|vs [2] & ( !\VGA|controller|vs [1] & ( (\VGA|controller|vs [5] & ((!\VGA|controller|vs 
// [3]) # (\VGA|controller|vs [4]))) ) ) ) # ( !\VGA|controller|vs [2] & ( !\VGA|controller|vs [1] & ( (\VGA|controller|vs [5] & ((!\VGA|controller|vs [3]) # (\VGA|controller|vs [4]))) ) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [5]),
	.datad(!\VGA|controller|vs [0]),
	.datae(!\VGA|controller|vs [2]),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~6 .extended_lut = "off";
defparam \VGA|dib|lines~6 .lut_mask = 64'h0D0D0D0D0D0D1D15;
defparam \VGA|dib|lines~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N15
cyclonev_lcell_comb \VGA|dib|lines~5 (
// Equation(s):
// \VGA|dib|lines~5_combout  = ( \VGA|controller|vs [5] & ( (!\VGA|controller|vs [4] & (!\VGA|controller|vs[6]~DUPLICATE_q  & \VGA|controller|vs[8]~DUPLICATE_q )) ) ) # ( !\VGA|controller|vs [5] & ( (!\VGA|controller|vs[6]~DUPLICATE_q  & 
// \VGA|controller|vs[8]~DUPLICATE_q ) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(gnd),
	.datac(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~5 .extended_lut = "off";
defparam \VGA|dib|lines~5 .lut_mask = 64'h00F000F000A000A0;
defparam \VGA|dib|lines~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \VGA|dib|lines~7 (
// Equation(s):
// \VGA|dib|lines~7_combout  = ( \VGA|dib|lines~5_combout  & ( (!\VGA|dib|LessThan3~1_combout  & (((!\VGA|dib|lines~6_combout ) # (\VGA|controller|vs[7]~DUPLICATE_q )) # (\VGA|controller|vs [9]))) ) ) # ( !\VGA|dib|lines~5_combout  & ( 
// !\VGA|dib|LessThan3~1_combout  ) )

	.dataa(!\VGA|controller|vs [9]),
	.datab(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datac(!\VGA|dib|LessThan3~1_combout ),
	.datad(!\VGA|dib|lines~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~7 .extended_lut = "off";
defparam \VGA|dib|lines~7 .lut_mask = 64'hF0F0F0F0F070F070;
defparam \VGA|dib|lines~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \VGA|dib|LessThan24~0 (
// Equation(s):
// \VGA|dib|LessThan24~0_combout  = ( \VGA|controller|vs[2]~DUPLICATE_q  & ( (\VGA|controller|vs [1] & \VGA|controller|vs [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|vs [1]),
	.datad(!\VGA|controller|vs [0]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|LessThan24~0 .extended_lut = "off";
defparam \VGA|dib|LessThan24~0 .lut_mask = 64'h00000000000F000F;
defparam \VGA|dib|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~0_combout  = (!\VGA|controller|vs [9] & !\VGA|controller|vs[8]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\VGA|controller|vs [9]),
	.datac(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \VGA|dib|verifica|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N52
dffeas \VGA|controller|vs[7] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[7] .is_wysiwyg = "true";
defparam \VGA|controller|vs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \VGA|dib|lines~0 (
// Equation(s):
// \VGA|dib|lines~0_combout  = ( \VGA|controller|vs [3] & ( (\VGA|controller|vs [7] & (\VGA|controller|vs [5] & ((!\VGA|controller|vs [4]) # (!\VGA|controller|vs[6]~DUPLICATE_q )))) ) ) # ( !\VGA|controller|vs [3] & ( (!\VGA|controller|vs [4] & 
// (\VGA|controller|vs [7] & \VGA|controller|vs[6]~DUPLICATE_q )) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [7]),
	.datac(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~0 .extended_lut = "off";
defparam \VGA|dib|lines~0 .lut_mask = 64'h0202020200320032;
defparam \VGA|dib|lines~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \VGA|dib|lines~1 (
// Equation(s):
// \VGA|dib|lines~1_combout  = ( \VGA|dib|lines~0_combout  & ( (\VGA|dib|verifica|LessThan25~0_combout  & ((!\VGA|controller|vs [5]) # ((\VGA|dib|LessThan24~0_combout  & \VGA|controller|vs [4])))) ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(!\VGA|dib|LessThan24~0_combout ),
	.datac(!\VGA|controller|vs [4]),
	.datad(!\VGA|dib|verifica|LessThan25~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~1 .extended_lut = "off";
defparam \VGA|dib|lines~1 .lut_mask = 64'h0000000000AB00AB;
defparam \VGA|dib|lines~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N42
cyclonev_lcell_comb \VGA|dib|lines~13 (
// Equation(s):
// \VGA|dib|lines~13_combout  = ( !\VGA|dib|lines~1_combout  & ( (!\VGA|dib|lines~16_combout  & (!\VGA|dib|lines~3_combout  & (\VGA|dib|lines~12_combout  & \VGA|dib|lines~7_combout ))) ) )

	.dataa(!\VGA|dib|lines~16_combout ),
	.datab(!\VGA|dib|lines~3_combout ),
	.datac(!\VGA|dib|lines~12_combout ),
	.datad(!\VGA|dib|lines~7_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|lines~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|lines~13 .extended_lut = "off";
defparam \VGA|dib|lines~13 .lut_mask = 64'h0008000800000000;
defparam \VGA|dib|lines~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N39
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~1_combout  = ( \VGA|controller|vs [1] & ( (\VGA|controller|vs[2]~DUPLICATE_q  & (\VGA|controller|vs [3] & \VGA|controller|vs [4])) ) ) # ( !\VGA|controller|vs [1] & ( (\VGA|controller|vs[2]~DUPLICATE_q  & (\VGA|controller|vs 
// [3] & (\VGA|controller|vs [0] & \VGA|controller|vs [4]))) ) )

	.dataa(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [0]),
	.datad(!\VGA|controller|vs [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~1 .lut_mask = 64'h0001000100110011;
defparam \VGA|dib|verifica|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N3
cyclonev_lcell_comb \VGA|dib|verifica|LessThan25~2 (
// Equation(s):
// \VGA|dib|verifica|LessThan25~2_combout  = ( !\VGA|controller|vs [5] & ( !\VGA|controller|vs [7] & ( (!\VGA|controller|vs[6]~DUPLICATE_q  & (!\VGA|controller|vs [9] & !\VGA|dib|verifica|LessThan25~1_combout )) ) ) )

	.dataa(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datab(!\VGA|controller|vs [9]),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|LessThan25~1_combout ),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan25~2 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan25~2 .lut_mask = 64'h8800000000000000;
defparam \VGA|dib|verifica|LessThan25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \VGA|dib|verifica|pos[45]~20 (
// Equation(s):
// \VGA|dib|verifica|pos[45]~20_combout  = ( !\VGA|dib|verifica|LessThan25~0_combout  & ( (((\VGA|dib|verifica|LessThan25~2_combout ))) ) ) # ( \VGA|dib|verifica|LessThan25~0_combout  & ( (\VGA|controller|vs [6] & (\VGA|controller|vs [7] & 
// (((\VGA|controller|vs [4]) # (\VGA|dib|lines~4_combout )) # (\VGA|controller|vs [5])))) ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(!\VGA|controller|vs [6]),
	.datac(!\VGA|dib|lines~4_combout ),
	.datad(!\VGA|controller|vs [7]),
	.datae(!\VGA|dib|verifica|LessThan25~0_combout ),
	.dataf(!\VGA|controller|vs [4]),
	.datag(!\VGA|dib|verifica|LessThan25~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[45]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[45]~20 .extended_lut = "on";
defparam \VGA|dib|verifica|pos[45]~20 .lut_mask = 64'h0F0F00130F0F0033;
defparam \VGA|dib|verifica|pos[45]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N51
cyclonev_lcell_comb \VGA|dib|verifica|LessThan19~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan19~0_combout  = ( \VGA|controller|vs [3] & ( (\VGA|controller|vs [4] & (\VGA|controller|vs[2]~DUPLICATE_q  & \VGA|controller|vs [1])) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(gnd),
	.datac(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan19~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan19~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|dib|verifica|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \VGA|dib|verifica|LessThan22~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan22~1_combout  = ( \VGA|dib|verifica|LessThan22~0_combout  & ( ((\VGA|controller|vs [3] & ((\VGA|controller|vs [1]) # (\VGA|controller|vs[2]~DUPLICATE_q )))) # (\VGA|controller|vs [4]) ) )

	.dataa(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [4]),
	.datad(!\VGA|controller|vs [1]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan22~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan22~1 .lut_mask = 64'h000000001F3F1F3F;
defparam \VGA|dib|verifica|LessThan22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N6
cyclonev_lcell_comb \VGA|dib|verifica|pos[49]~9 (
// Equation(s):
// \VGA|dib|verifica|pos[49]~9_combout  = ( \VGA|controller|vs [5] & ( \VGA|controller|vs [7] & ( (!\VGA|controller|vs[6]~DUPLICATE_q  & (\VGA|dib|verifica|LessThan25~0_combout  & !\VGA|dib|verifica|LessThan19~0_combout )) ) ) ) # ( !\VGA|controller|vs [5] & 
// ( \VGA|controller|vs [7] & ( (!\VGA|controller|vs[6]~DUPLICATE_q  & \VGA|dib|verifica|LessThan25~0_combout ) ) ) ) # ( \VGA|controller|vs [5] & ( !\VGA|controller|vs [7] & ( (\VGA|dib|verifica|LessThan25~0_combout  & \VGA|dib|verifica|LessThan22~1_combout 
// ) ) ) ) # ( !\VGA|controller|vs [5] & ( !\VGA|controller|vs [7] & ( (\VGA|dib|verifica|LessThan25~0_combout  & \VGA|dib|verifica|LessThan22~1_combout ) ) ) )

	.dataa(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datab(!\VGA|dib|verifica|LessThan25~0_combout ),
	.datac(!\VGA|dib|verifica|LessThan19~0_combout ),
	.datad(!\VGA|dib|verifica|LessThan22~1_combout ),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[49]~9 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[49]~9 .lut_mask = 64'h0033003322222020;
defparam \VGA|dib|verifica|pos[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N15
cyclonev_lcell_comb \VGA|dib|verifica|LessThan29~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan29~0_combout  = ( \VGA|controller|vs [5] & ( \VGA|controller|vs [4] & ( (\VGA|controller|vs [7] & (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs[6]~DUPLICATE_q )) ) ) ) # ( !\VGA|controller|vs [5] & ( \VGA|controller|vs 
// [4] & ( (\VGA|controller|vs [3] & (\VGA|controller|vs [7] & (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs[6]~DUPLICATE_q ))) ) ) ) # ( \VGA|controller|vs [5] & ( !\VGA|controller|vs [4] & ( (\VGA|controller|vs [7] & 
// (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|controller|vs [3]),
	.datab(!\VGA|controller|vs [7]),
	.datac(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datae(!\VGA|controller|vs [5]),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan29~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan29~0 .lut_mask = 64'h0000000300010003;
defparam \VGA|dib|verifica|LessThan29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N54
cyclonev_lcell_comb \VGA|dib|verifica|LessThan29~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan29~1_combout  = ( \VGA|controller|vs [0] & ( \VGA|controller|vs [1] & ( \VGA|dib|verifica|LessThan29~0_combout  ) ) ) # ( !\VGA|controller|vs [0] & ( \VGA|controller|vs [1] & ( (\VGA|dib|verifica|LessThan29~0_combout  & 
// ((\VGA|controller|vs [5]) # (\VGA|controller|vs[2]~DUPLICATE_q ))) ) ) ) # ( \VGA|controller|vs [0] & ( !\VGA|controller|vs [1] & ( (\VGA|dib|verifica|LessThan29~0_combout  & ((\VGA|controller|vs [5]) # (\VGA|controller|vs[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\VGA|controller|vs [0] & ( !\VGA|controller|vs [1] & ( (\VGA|dib|verifica|LessThan29~0_combout  & ((\VGA|controller|vs [5]) # (\VGA|controller|vs[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA|controller|vs[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|LessThan29~0_combout ),
	.datad(!\VGA|controller|vs [5]),
	.datae(!\VGA|controller|vs [0]),
	.dataf(!\VGA|controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan29~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan29~1 .lut_mask = 64'h050F050F050F0F0F;
defparam \VGA|dib|verifica|LessThan29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \VGA|dib|verifica|LessThan28~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan28~0_combout  = ( !\VGA|dib|LessThan24~0_combout  & ( (!\VGA|controller|vs [4] & (!\VGA|controller|vs [5] & (!\VGA|controller|vs[6]~DUPLICATE_q  & !\VGA|controller|vs [3]))) ) )

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [5]),
	.datac(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [3]),
	.datae(gnd),
	.dataf(!\VGA|dib|LessThan24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan28~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan28~0 .lut_mask = 64'h8000800000000000;
defparam \VGA|dib|verifica|LessThan28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N36
cyclonev_lcell_comb \VGA|dib|verifica|pos[47]~8 (
// Equation(s):
// \VGA|dib|verifica|pos[47]~8_combout  = ( !\VGA|dib|verifica|LessThan28~0_combout  & ( (!\VGA|dib|verifica|LessThan29~1_combout  & (\VGA|controller|vs[8]~DUPLICATE_q  & (\VGA|controller|vs[7]~DUPLICATE_q  & !\VGA|controller|vs [9]))) ) )

	.dataa(!\VGA|dib|verifica|LessThan29~1_combout ),
	.datab(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datac(!\VGA|controller|vs[7]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [9]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|LessThan28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[47]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[47]~8 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[47]~8 .lut_mask = 64'h0200020000000000;
defparam \VGA|dib|verifica|pos[47]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N45
cyclonev_lcell_comb \VGA|dib|verifica|pos~2 (
// Equation(s):
// \VGA|dib|verifica|pos~2_combout  = ( \VGA|controller|hs [3] & ( \VGA|controller|hs [0] & ( (\VGA|controller|hs[5]~DUPLICATE_q  & (\VGA|controller|hs [4] & ((\VGA|controller|hs [1]) # (\VGA|controller|hs [2])))) ) ) ) # ( !\VGA|controller|hs [3] & ( 
// \VGA|controller|hs [0] & ( (!\VGA|controller|hs[5]~DUPLICATE_q  & (!\VGA|controller|hs [4] & ((!\VGA|controller|hs [2]) # (!\VGA|controller|hs [1])))) ) ) ) # ( \VGA|controller|hs [3] & ( !\VGA|controller|hs [0] & ( (\VGA|controller|hs [2] & 
// (\VGA|controller|hs[5]~DUPLICATE_q  & \VGA|controller|hs [4])) ) ) ) # ( !\VGA|controller|hs [3] & ( !\VGA|controller|hs [0] & ( (!\VGA|controller|hs[5]~DUPLICATE_q  & (!\VGA|controller|hs [4] & ((!\VGA|controller|hs [2]) # (!\VGA|controller|hs [1])))) ) 
// ) )

	.dataa(!\VGA|controller|hs [2]),
	.datab(!\VGA|controller|hs[5]~DUPLICATE_q ),
	.datac(!\VGA|controller|hs [4]),
	.datad(!\VGA|controller|hs [1]),
	.datae(!\VGA|controller|hs [3]),
	.dataf(!\VGA|controller|hs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~2 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~2 .lut_mask = 64'hC0800101C0800103;
defparam \VGA|dib|verifica|pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N57
cyclonev_lcell_comb \VGA|dib|verifica|pos~3 (
// Equation(s):
// \VGA|dib|verifica|pos~3_combout  = (!\VGA|dib|verifica|pos~2_combout  & !\VGA|controller|hs [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~2_combout ),
	.datad(!\VGA|controller|hs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~3 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~3 .lut_mask = 64'hF000F000F000F000;
defparam \VGA|dib|verifica|pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N27
cyclonev_lcell_comb \VGA|dib|verifica|pos~4 (
// Equation(s):
// \VGA|dib|verifica|pos~4_combout  = (!\VGA|controller|hs [6] & \VGA|dib|verifica|pos~3_combout )

	.dataa(!\VGA|controller|hs [6]),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~4 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~4 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \VGA|dib|verifica|pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N21
cyclonev_lcell_comb \VGA|dib|verifica|pos~5 (
// Equation(s):
// \VGA|dib|verifica|pos~5_combout  = ( !\VGA|controller|hs [8] & ( (\VGA|dib|verifica|pos~4_combout  & !\VGA|controller|hs [7]) ) )

	.dataa(!\VGA|dib|verifica|pos~4_combout ),
	.datab(gnd),
	.datac(!\VGA|controller|hs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~5 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~5 .lut_mask = 64'h5050505000000000;
defparam \VGA|dib|verifica|pos~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~0 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~0_combout  = ( \VGA|dib|verifica|pos~5_combout  & ( ((\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos[49]~9_combout )) # (\VGA|dib|verifica|pos[45]~20_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \VGA|dib|draw_mux|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N18
cyclonev_lcell_comb \VGA|dib|verifica|pos~6 (
// Equation(s):
// \VGA|dib|verifica|pos~6_combout  = ( \VGA|controller|hs [6] & ( \VGA|dib|verifica|pos~3_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~6 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~6 .lut_mask = 64'h0000000033333333;
defparam \VGA|dib|verifica|pos~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N51
cyclonev_lcell_comb \VGA|dib|verifica|pos~7 (
// Equation(s):
// \VGA|dib|verifica|pos~7_combout  = ( \VGA|dib|verifica|pos~6_combout  & ( (!\VGA|controller|hs [7] & !\VGA|controller|hs [8]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|controller|hs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~7 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~7 .lut_mask = 64'h00000000C0C0C0C0;
defparam \VGA|dib|verifica|pos~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~1 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~1_combout  = ( \VGA|dib|verifica|pos~7_combout  & ( ((\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos[45]~20_combout )) # (\VGA|dib|verifica|pos[49]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~1 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~1 .lut_mask = 64'h000000003FFF3FFF;
defparam \VGA|dib|draw_mux|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N33
cyclonev_lcell_comb \VGA|dib|verifica|LessThan19~1 (
// Equation(s):
// \VGA|dib|verifica|LessThan19~1_combout  = ( \VGA|dib|LessThan3~0_combout  & ( (!\VGA|controller|vs[6]~DUPLICATE_q ) # ((!\VGA|controller|vs [5] & ((!\VGA|controller|vs [0]) # (!\VGA|dib|verifica|LessThan19~0_combout )))) ) )

	.dataa(!\VGA|controller|vs [5]),
	.datab(!\VGA|controller|vs [0]),
	.datac(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.datad(!\VGA|dib|verifica|LessThan19~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan19~1 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan19~1 .lut_mask = 64'h00000000FAF8FAF8;
defparam \VGA|dib|verifica|LessThan19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \VGA|dib|verifica|pos[48]~1 (
// Equation(s):
// \VGA|dib|verifica|pos[48]~1_combout  = ( \VGA|dib|verifica|LessThan19~1_combout  & ( (!\VGA|dib|lines~8_combout ) # ((\VGA|controller|vs [2] & \VGA|controller|vs [1])) ) )

	.dataa(!\VGA|controller|vs [2]),
	.datab(!\VGA|dib|lines~8_combout ),
	.datac(!\VGA|controller|vs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|LessThan19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[48]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[48]~1 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[48]~1 .lut_mask = 64'h00000000CDCDCDCD;
defparam \VGA|dib|verifica|pos[48]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N10
dffeas \VGA|controller|vs[8] (
	.clk(\VGA|div|clk25~q ),
	.d(gnd),
	.asdata(\VGA|controller|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\VGA|controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|vs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|vs[8] .is_wysiwyg = "true";
defparam \VGA|controller|vs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N39
cyclonev_lcell_comb \VGA|dib|verifica|LessThan26~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan26~0_combout  = ( \VGA|controller|vs [4] & ( (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs [5]) ) ) # ( !\VGA|controller|vs [4] & ( (\VGA|controller|vs [3] & (\VGA|controller|vs[8]~DUPLICATE_q  & \VGA|controller|vs 
// [5])) ) )

	.dataa(!\VGA|controller|vs [3]),
	.datab(gnd),
	.datac(!\VGA|controller|vs[8]~DUPLICATE_q ),
	.datad(!\VGA|controller|vs [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|vs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan26~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan26~0 .lut_mask = 64'h00050005000F000F;
defparam \VGA|dib|verifica|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \VGA|dib|verifica|LessThan27~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan27~0_combout  = (\VGA|controller|vs [4] & (\VGA|controller|vs [3] & (\VGA|controller|vs [2] & \VGA|dib|verifica|LessThan22~0_combout )))

	.dataa(!\VGA|controller|vs [4]),
	.datab(!\VGA|controller|vs [3]),
	.datac(!\VGA|controller|vs [2]),
	.datad(!\VGA|dib|verifica|LessThan22~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan27~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan27~0 .lut_mask = 64'h0001000100010001;
defparam \VGA|dib|verifica|LessThan27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N18
cyclonev_lcell_comb \VGA|dib|verifica|pos[46]~0 (
// Equation(s):
// \VGA|dib|verifica|pos[46]~0_combout  = ( \VGA|controller|vs[6]~DUPLICATE_q  & ( \VGA|controller|vs [7] & ( (!\VGA|controller|vs [8] & (!\VGA|controller|vs [9] & \VGA|dib|verifica|LessThan26~0_combout )) ) ) ) # ( !\VGA|controller|vs[6]~DUPLICATE_q  & ( 
// \VGA|controller|vs [7] & ( (!\VGA|controller|vs [8] & (!\VGA|controller|vs [9] & \VGA|dib|verifica|LessThan26~0_combout )) ) ) ) # ( \VGA|controller|vs[6]~DUPLICATE_q  & ( !\VGA|controller|vs [7] & ( (!\VGA|controller|vs [9] & ((!\VGA|controller|vs [8] & 
// (\VGA|dib|verifica|LessThan26~0_combout )) # (\VGA|controller|vs [8] & ((!\VGA|dib|verifica|LessThan27~0_combout ))))) ) ) ) # ( !\VGA|controller|vs[6]~DUPLICATE_q  & ( !\VGA|controller|vs [7] & ( (!\VGA|controller|vs [9] & 
// (\VGA|dib|verifica|LessThan26~0_combout  & ((!\VGA|controller|vs [8]) # (!\VGA|dib|verifica|LessThan27~0_combout )))) ) ) )

	.dataa(!\VGA|controller|vs [8]),
	.datab(!\VGA|controller|vs [9]),
	.datac(!\VGA|dib|verifica|LessThan26~0_combout ),
	.datad(!\VGA|dib|verifica|LessThan27~0_combout ),
	.datae(!\VGA|controller|vs[6]~DUPLICATE_q ),
	.dataf(!\VGA|controller|vs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos[46]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[46]~0 .extended_lut = "off";
defparam \VGA|dib|verifica|pos[46]~0 .lut_mask = 64'h0C084C0808080808;
defparam \VGA|dib|verifica|pos[46]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~0 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~0_combout  = ( !\VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|draw_mux|WideNor0~0_combout  & (!\VGA|dib|draw_mux|WideNor0~1_combout  & !\VGA|dib|verifica|pos[48]~1_combout )) ) ) ) # ( 
// \VGA|dib|verifica|pos[46]~0_combout  & ( !\VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|draw_mux|WideNor0~0_combout  & (!\VGA|dib|draw_mux|WideNor0~1_combout  & !\VGA|dib|verifica|pos~7_combout )) ) ) ) # ( !\VGA|dib|verifica|pos[46]~0_combout  & ( 
// !\VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|draw_mux|WideNor0~0_combout  & (!\VGA|dib|draw_mux|WideNor0~1_combout  & ((!\VGA|dib|verifica|pos~7_combout ) # (!\VGA|dib|verifica|pos[48]~1_combout )))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~0_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~1_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(!\VGA|dib|verifica|pos[46]~0_combout ),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~0 .lut_mask = 64'h8880808088000000;
defparam \VGA|dib|draw_mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N42
cyclonev_lcell_comb \VGA|dib|verifica|pos~11 (
// Equation(s):
// \VGA|dib|verifica|pos~11_combout  = ( \VGA|controller|hs [8] & ( (!\VGA|dib|verifica|pos~4_combout ) # (\VGA|controller|hs [7]) ) ) # ( !\VGA|controller|hs [8] )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|dib|verifica|pos~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~11 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~11 .lut_mask = 64'hFFFFFFFFF3F3F3F3;
defparam \VGA|dib|verifica|pos~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~3 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~3_combout  = ( \VGA|dib|verifica|pos[45]~20_combout  & ( !\VGA|dib|verifica|pos~11_combout  ) ) # ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (!\VGA|dib|verifica|pos~11_combout  & ((\VGA|dib|verifica|pos[48]~1_combout ) # 
// (\VGA|dib|verifica|pos[46]~0_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~3 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~3 .lut_mask = 64'h77007700FF00FF00;
defparam \VGA|dib|draw_mux|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N15
cyclonev_lcell_comb \VGA|dib|verifica|LessThan1~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan1~0_combout  = ( \VGA|controller|hs [4] & ( \VGA|controller|hs [1] & ( (\VGA|controller|hs [3] & (\VGA|controller|hs[5]~DUPLICATE_q  & ((\VGA|controller|hs [2]) # (\VGA|controller|hs [0])))) ) ) ) # ( \VGA|controller|hs [4] & ( 
// !\VGA|controller|hs [1] & ( (\VGA|controller|hs [3] & (\VGA|controller|hs[5]~DUPLICATE_q  & \VGA|controller|hs [2])) ) ) )

	.dataa(!\VGA|controller|hs [3]),
	.datab(!\VGA|controller|hs [0]),
	.datac(!\VGA|controller|hs[5]~DUPLICATE_q ),
	.datad(!\VGA|controller|hs [2]),
	.datae(!\VGA|controller|hs [4]),
	.dataf(!\VGA|controller|hs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan1~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan1~0 .lut_mask = 64'h0000000500000105;
defparam \VGA|dib|verifica|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N36
cyclonev_lcell_comb \VGA|dib|verifica|LessThan0~0 (
// Equation(s):
// \VGA|dib|verifica|LessThan0~0_combout  = ( !\VGA|controller|hs [4] & ( (!\VGA|controller|hs [3] & (!\VGA|controller|hs [5] & ((!\VGA|controller|hs [1]) # (!\VGA|controller|hs [2])))) ) )

	.dataa(!\VGA|controller|hs [3]),
	.datab(!\VGA|controller|hs [1]),
	.datac(!\VGA|controller|hs [5]),
	.datad(!\VGA|controller|hs [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|LessThan0~0 .extended_lut = "off";
defparam \VGA|dib|verifica|LessThan0~0 .lut_mask = 64'hA080A08000000000;
defparam \VGA|dib|verifica|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N24
cyclonev_lcell_comb \VGA|dib|verifica|pos~12 (
// Equation(s):
// \VGA|dib|verifica|pos~12_combout  = ( !\VGA|controller|hs [9] & ( (!\VGA|controller|hs [6] & (\VGA|controller|hs [7] & (!\VGA|dib|verifica|LessThan1~0_combout  & !\VGA|dib|verifica|LessThan0~0_combout ))) ) )

	.dataa(!\VGA|controller|hs [6]),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|dib|verifica|LessThan1~0_combout ),
	.datad(!\VGA|dib|verifica|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~12 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~12 .lut_mask = 64'h2000200000000000;
defparam \VGA|dib|verifica|pos~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N18
cyclonev_lcell_comb \VGA|dib|verifica|pos~13 (
// Equation(s):
// \VGA|dib|verifica|pos~13_combout  = ( \VGA|dib|verifica|pos~12_combout  & ( \VGA|controller|hs [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|dib|verifica|pos~12_combout ),
	.dataf(!\VGA|controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~13 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~13 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|dib|verifica|pos~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N51
cyclonev_lcell_comb \VGA|dib|verifica|pos[22] (
// Equation(s):
// \VGA|dib|verifica|pos [22] = ( \VGA|dib|verifica|pos~13_combout  & ( \VGA|dib|verifica|pos[45]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[22] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[22] .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|dib|verifica|pos[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N24
cyclonev_lcell_comb \VGA|dib|verifica|pos[6] (
// Equation(s):
// \VGA|dib|verifica|pos [6] = ( \VGA|dib|verifica|pos[48]~1_combout  & ( \VGA|dib|verifica|pos~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[6] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[6] .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|dib|verifica|pos[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N45
cyclonev_lcell_comb \VGA|dib|verifica|pos~14 (
// Equation(s):
// \VGA|dib|verifica|pos~14_combout  = ( \VGA|dib|verifica|pos~6_combout  & ( (!\VGA|controller|hs [7] & \VGA|controller|hs [8]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [7]),
	.datac(!\VGA|controller|hs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~14 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~14 .lut_mask = 64'h000000000C0C0C0C;
defparam \VGA|dib|verifica|pos~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N57
cyclonev_lcell_comb \VGA|dib|verifica|pos[30] (
// Equation(s):
// \VGA|dib|verifica|pos [30] = ( \VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|dib|verifica|pos~13_combout  ) )

	.dataa(!\VGA|dib|verifica|pos~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[30] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[30] .lut_mask = 64'h0000000055555555;
defparam \VGA|dib|verifica|pos[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~1 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~1_combout  = ( \VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos [22] & (!\VGA|dib|verifica|pos [6] & (!\VGA|dib|verifica|pos~14_combout  & !\VGA|dib|verifica|pos [30]))) ) ) # ( !\VGA|dib|verifica|pos[49]~9_combout 
//  & ( (!\VGA|dib|verifica|pos [22] & (!\VGA|dib|verifica|pos [6] & !\VGA|dib|verifica|pos [30])) ) )

	.dataa(!\VGA|dib|verifica|pos [22]),
	.datab(!\VGA|dib|verifica|pos [6]),
	.datac(!\VGA|dib|verifica|pos~14_combout ),
	.datad(!\VGA|dib|verifica|pos [30]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~1 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~1 .lut_mask = 64'h8800880080008000;
defparam \VGA|dib|draw_mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N24
cyclonev_lcell_comb \VGA|dib|verifica|pos~10 (
// Equation(s):
// \VGA|dib|verifica|pos~10_combout  = (!\VGA|controller|hs [7]) # ((!\VGA|controller|hs [8]) # (!\VGA|dib|verifica|pos~6_combout ))

	.dataa(!\VGA|controller|hs [7]),
	.datab(!\VGA|controller|hs [8]),
	.datac(!\VGA|dib|verifica|pos~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~10 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~10 .lut_mask = 64'hFEFEFEFEFEFEFEFE;
defparam \VGA|dib|verifica|pos~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N51
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~2 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~2_combout  = ( !\VGA|dib|verifica|pos~10_combout  & ( ((\VGA|dib|verifica|pos[45]~20_combout ) # (\VGA|dib|verifica|pos[48]~1_combout )) # (\VGA|dib|verifica|pos[46]~0_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~2 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~2 .lut_mask = 64'h7F7F7F7F00000000;
defparam \VGA|dib|draw_mux|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N30
cyclonev_lcell_comb \VGA|dib|verifica|pos~15 (
// Equation(s):
// \VGA|dib|verifica|pos~15_combout  = ( \VGA|controller|hs [9] & ( (!\VGA|controller|hs [8] & (!\VGA|controller|hs [7] & !\VGA|dib|verifica|pos~2_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|hs [8]),
	.datac(!\VGA|controller|hs [7]),
	.datad(!\VGA|dib|verifica|pos~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~15 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~15 .lut_mask = 64'h00000000C000C000;
defparam \VGA|dib|verifica|pos~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N48
cyclonev_lcell_comb \VGA|dib|verifica|pos~17 (
// Equation(s):
// \VGA|dib|verifica|pos~17_combout  = (\VGA|dib|verifica|pos~15_combout  & \VGA|controller|hs [6])

	.dataa(!\VGA|dib|verifica|pos~15_combout ),
	.datab(!\VGA|controller|hs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~17 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~17 .lut_mask = 64'h1111111111111111;
defparam \VGA|dib|verifica|pos~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N51
cyclonev_lcell_comb \VGA|dib|verifica|pos~16 (
// Equation(s):
// \VGA|dib|verifica|pos~16_combout  = (\VGA|dib|verifica|pos~15_combout  & !\VGA|controller|hs [6])

	.dataa(!\VGA|dib|verifica|pos~15_combout ),
	.datab(!\VGA|controller|hs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~16 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~16 .lut_mask = 64'h4444444444444444;
defparam \VGA|dib|verifica|pos~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N45
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~2 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~2_combout  = ( \VGA|dib|verifica|pos~16_combout  & ( (!\VGA|dib|verifica|pos[45]~20_combout  & !\VGA|dib|verifica|pos[49]~9_combout ) ) ) # ( !\VGA|dib|verifica|pos~16_combout  & ( (!\VGA|dib|verifica|pos~17_combout ) # 
// ((!\VGA|dib|verifica|pos[45]~20_combout  & !\VGA|dib|verifica|pos[49]~9_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos~17_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~2 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~2 .lut_mask = 64'hEAEAEAEAC0C0C0C0;
defparam \VGA|dib|draw_mux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N54
cyclonev_lcell_comb \VGA|dib|verifica|pos[38] (
// Equation(s):
// \VGA|dib|verifica|pos [38] = (\VGA|dib|verifica|pos~13_combout  & \VGA|dib|verifica|pos[47]~8_combout )

	.dataa(!\VGA|dib|verifica|pos~13_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[38] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[38] .lut_mask = 64'h0505050505050505;
defparam \VGA|dib|verifica|pos[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N27
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~4 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~4_combout  = (!\VGA|dib|verifica|pos [38] & ((!\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos~11_combout )))

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos [38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~4 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~4 .lut_mask = 64'hBB00BB00BB00BB00;
defparam \VGA|dib|draw_mux|WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~7 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~7_combout  = ( \VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos~15_combout ) # ((!\VGA|dib|verifica|pos[46]~0_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & !\VGA|dib|verifica|pos[48]~1_combout ))) ) ) # ( 
// !\VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout  & ((!\VGA|dib|verifica|pos~15_combout ) # ((!\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos[48]~1_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~7 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~7 .lut_mask = 64'hCC80CC80FF80FF80;
defparam \VGA|dib|draw_mux|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~3 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~3_combout  = ( \VGA|dib|draw_mux|WideNor0~4_combout  & ( \VGA|dib|draw_mux|Equal0~7_combout  & ( (!\VGA|dib|draw_mux|WideNor0~3_combout  & (\VGA|dib|draw_mux|Equal0~1_combout  & (!\VGA|dib|draw_mux|WideNor0~2_combout  & 
// \VGA|dib|draw_mux|Equal0~2_combout ))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~3_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~1_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~2_combout ),
	.datad(!\VGA|dib|draw_mux|Equal0~2_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~4_combout ),
	.dataf(!\VGA|dib|draw_mux|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~3 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~3 .lut_mask = 64'h0000000000000020;
defparam \VGA|dib|draw_mux|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N3
cyclonev_lcell_comb \VGA|dib|verifica|pos~19 (
// Equation(s):
// \VGA|dib|verifica|pos~19_combout  = ( \VGA|dib|verifica|pos~12_combout  & ( !\VGA|controller|hs [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|dib|verifica|pos~12_combout ),
	.dataf(!\VGA|controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~19 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~19 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|dib|verifica|pos~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~9 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~9_combout  = ( \VGA|dib|verifica|pos[47]~8_combout  & ( \VGA|dib|verifica|pos~19_combout  ) ) # ( !\VGA|dib|verifica|pos[47]~8_combout  & ( (\VGA|dib|verifica|pos~19_combout  & ((\VGA|dib|verifica|pos[48]~1_combout ) # 
// (\VGA|dib|verifica|pos[45]~20_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~19_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~9 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~9 .lut_mask = 64'h0555055555555555;
defparam \VGA|dib|draw_mux|WideNor0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N48
cyclonev_lcell_comb \VGA|dib|verifica|pos~18 (
// Equation(s):
// \VGA|dib|verifica|pos~18_combout  = ( \VGA|dib|verifica|pos~6_combout  & ( (!\VGA|controller|hs [8] & \VGA|controller|hs [7]) ) )

	.dataa(!\VGA|controller|hs [8]),
	.datab(!\VGA|controller|hs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos~18 .extended_lut = "off";
defparam \VGA|dib|verifica|pos~18 .lut_mask = 64'h0000000022222222;
defparam \VGA|dib|verifica|pos~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~10 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~10_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|verifica|pos~19_combout  & (!\VGA|dib|draw_mux|WideNor0~9_combout  & ((!\VGA|dib|verifica|pos~18_combout ) # (!\VGA|dib|verifica|pos[49]~9_combout )))) ) ) # ( 
// !\VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|draw_mux|WideNor0~9_combout  & ((!\VGA|dib|verifica|pos~18_combout ) # (!\VGA|dib|verifica|pos[49]~9_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~19_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~9_combout ),
	.datac(!\VGA|dib|verifica|pos~18_combout ),
	.datad(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~10 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~10 .lut_mask = 64'hCCC0CCC088808880;
defparam \VGA|dib|draw_mux|WideNor0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N51
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~6 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~6_combout  = ( \VGA|dib|verifica|pos~18_combout  & ( \VGA|dib|verifica|pos[45]~20_combout  ) ) # ( \VGA|dib|verifica|pos~18_combout  & ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (\VGA|dib|verifica|pos[47]~8_combout ) # 
// (\VGA|dib|verifica|pos[48]~1_combout ) ) ) )

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(gnd),
	.datae(!\VGA|dib|verifica|pos~18_combout ),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~6 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~6 .lut_mask = 64'h00005F5F0000FFFF;
defparam \VGA|dib|draw_mux|WideNor0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N9
cyclonev_lcell_comb \VGA|dib|verifica|pos[10] (
// Equation(s):
// \VGA|dib|verifica|pos [10] = ( \VGA|dib|verifica|pos~19_combout  & ( \VGA|dib|verifica|pos[49]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[10] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[10] .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|dib|verifica|pos[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N21
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~7 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~7_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|verifica|pos [10] & !\VGA|dib|verifica|pos~18_combout ) ) ) # ( !\VGA|dib|verifica|pos[46]~0_combout  & ( !\VGA|dib|verifica|pos [10] ) )

	.dataa(!\VGA|dib|verifica|pos [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~7 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~7 .lut_mask = 64'hAAAAAAAAAA00AA00;
defparam \VGA|dib|draw_mux|WideNor0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N12
cyclonev_lcell_comb \VGA|dib|verifica|pos[14] (
// Equation(s):
// \VGA|dib|verifica|pos [14] = ( \VGA|dib|verifica|pos[49]~9_combout  & ( \VGA|dib|verifica|pos~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[14] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[14] .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|dib|verifica|pos[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N9
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~5 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~5_combout  = ( !\VGA|dib|verifica|pos [14] & ( (!\VGA|dib|verifica|pos[49]~9_combout ) # ((\VGA|dib|verifica|pos~10_combout  & \VGA|dib|verifica|pos~11_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos~10_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|verifica|pos~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~5 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~5 .lut_mask = 64'hCDCDCDCD00000000;
defparam \VGA|dib|draw_mux|WideNor0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~8 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~8_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (((\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos[46]~0_combout )) # (\VGA|dib|verifica|pos[45]~20_combout )) # (\VGA|dib|verifica|pos[48]~1_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~8 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~8 .lut_mask = 64'h000000007FFF7FFF;
defparam \VGA|dib|draw_mux|WideNor0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N15
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~4 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~4_combout  = ( !\VGA|dib|draw_mux|WideNor0~8_combout  & ( (\VGA|dib|draw_mux|WideNor0~10_combout  & (!\VGA|dib|draw_mux|WideNor0~6_combout  & (\VGA|dib|draw_mux|WideNor0~7_combout  & \VGA|dib|draw_mux|WideNor0~5_combout ))) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~10_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~6_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~7_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~4 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~4 .lut_mask = 64'h0004000400000000;
defparam \VGA|dib|draw_mux|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~5 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~5_combout  = ( \VGA|dib|draw_mux|Equal0~4_combout  & ( (\VGA|dib|draw_mux|Equal0~0_combout  & \VGA|dib|draw_mux|Equal0~3_combout ) ) )

	.dataa(!\VGA|dib|draw_mux|Equal0~0_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~5 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~5 .lut_mask = 64'h0000000011111111;
defparam \VGA|dib|draw_mux|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N51
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal1~0 (
// Equation(s):
// \VGA|dib|draw_mux|Equal1~0_combout  = ( \VGA|dib|draw_mux|Equal0~5_combout  & ( !\VGA|dib|lines~13_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|lines~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal1~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal1~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \VGA|dib|draw_mux|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~45 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~45_combout  = ( \VGA|dib|verifica|pos[48]~1_combout  & ( (\VGA|dib|verifica|pos~10_combout  & (\VGA|dib|verifica|pos~11_combout  & !\VGA|dib|verifica|pos [6])) ) ) # ( !\VGA|dib|verifica|pos[48]~1_combout  & ( 
// !\VGA|dib|verifica|pos [6] ) )

	.dataa(!\VGA|dib|verifica|pos~10_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(!\VGA|dib|verifica|pos [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~45 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~45 .lut_mask = 64'hF0F0F0F010101010;
defparam \VGA|dib|draw_mux|WideNor0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~46 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~46_combout  = ( \VGA|dib|verifica|pos~18_combout  & ( \VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|lines~13_combout  & (\VGA|dib|draw_mux|WideNor0~45_combout  & !\VGA|dib|verifica|pos[48]~1_combout )) ) ) ) # ( 
// !\VGA|dib|verifica|pos~18_combout  & ( \VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|lines~13_combout  & (\VGA|dib|draw_mux|WideNor0~45_combout  & !\VGA|dib|verifica|pos[48]~1_combout )) ) ) ) # ( \VGA|dib|verifica|pos~18_combout  & ( 
// !\VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|lines~13_combout  & (\VGA|dib|draw_mux|WideNor0~45_combout  & !\VGA|dib|verifica|pos[48]~1_combout )) ) ) ) # ( !\VGA|dib|verifica|pos~18_combout  & ( !\VGA|dib|verifica|pos~14_combout  & ( 
// (\VGA|dib|lines~13_combout  & (\VGA|dib|draw_mux|WideNor0~45_combout  & ((!\VGA|dib|verifica|pos~19_combout ) # (!\VGA|dib|verifica|pos[48]~1_combout )))) ) ) )

	.dataa(!\VGA|dib|lines~13_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~45_combout ),
	.datac(!\VGA|dib|verifica|pos~19_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(!\VGA|dib|verifica|pos~18_combout ),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~46 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~46 .lut_mask = 64'h1110110011001100;
defparam \VGA|dib|draw_mux|WideNor0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~32 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~32_combout  = ((!\VGA|dib|verifica|pos[49]~9_combout  & (!\VGA|dib|verifica|pos[48]~1_combout  & !\VGA|dib|verifica|pos[47]~8_combout ))) # (\VGA|dib|verifica|pos~11_combout )

	.dataa(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(!\VGA|dib|verifica|pos~11_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~32 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~32 .lut_mask = 64'h8F0F8F0F8F0F8F0F;
defparam \VGA|dib|draw_mux|WideNor0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~34 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~34_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (!\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos [30]) ) ) # ( !\VGA|dib|verifica|pos~14_combout  & ( !\VGA|dib|verifica|pos [30] ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~34 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~34 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \VGA|dib|draw_mux|WideNor0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~33 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~33_combout  = ( \VGA|dib|verifica|pos~10_combout  ) # ( !\VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos[49]~9_combout  & (!\VGA|dib|verifica|pos[48]~1_combout  & !\VGA|dib|verifica|pos[47]~8_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~33 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~33 .lut_mask = 64'hA000A000FFFFFFFF;
defparam \VGA|dib|draw_mux|WideNor0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~102 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~102_combout  = ( !\VGA|dib|verifica|pos~10_combout  & ( (\VGA|dib|verifica|pos~11_combout  & (!\VGA|dib|verifica|pos[45]~20_combout  & (\VGA|dib|draw_mux|WideNor0~33_combout  & (\VGA|dib|draw_mux|WideNor0~34_combout  & 
// \VGA|dib|verifica|pos[46]~0_combout )))) ) ) # ( \VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos~11_combout  & (!\VGA|dib|verifica|pos[45]~20_combout  & (\VGA|dib|draw_mux|WideNor0~32_combout  & (\VGA|dib|draw_mux|WideNor0~34_combout  & 
// \VGA|dib|verifica|pos[46]~0_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos~11_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~32_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~34_combout ),
	.datae(!\VGA|dib|verifica|pos~10_combout ),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(!\VGA|dib|draw_mux|WideNor0~33_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~102 .extended_lut = "on";
defparam \VGA|dib|draw_mux|WideNor0~102 .lut_mask = 64'h0000000000040008;
defparam \VGA|dib|draw_mux|WideNor0~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~31 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~31_combout  = ( !\VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|draw_mux|WideNor0~0_combout  & (!\VGA|dib|verifica|pos~7_combout  & \VGA|dib|verifica|pos[48]~1_combout )) ) ) ) # ( 
// !\VGA|dib|verifica|pos[46]~0_combout  & ( !\VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|draw_mux|WideNor0~1_combout  & (\VGA|dib|verifica|pos~7_combout  & \VGA|dib|verifica|pos[48]~1_combout )) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~0_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~1_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(!\VGA|dib|verifica|pos[46]~0_combout ),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~31 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~31 .lut_mask = 64'h000C000000A00000;
defparam \VGA|dib|draw_mux|WideNor0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~35 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~35_combout  = ( \VGA|dib|verifica|pos[47]~8_combout  & ( \VGA|dib|verifica|pos~14_combout  ) ) # ( !\VGA|dib|verifica|pos[47]~8_combout  & ( (\VGA|dib|verifica|pos~14_combout  & ((\VGA|dib|verifica|pos[48]~1_combout ) # 
// (\VGA|dib|verifica|pos[49]~9_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~14_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~35 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~35 .lut_mask = 64'h0555055555555555;
defparam \VGA|dib|draw_mux|WideNor0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N45
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~36 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~36_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|verifica|pos[46]~0_combout  & (!\VGA|dib|verifica|pos[45]~20_combout  & !\VGA|dib|verifica|pos [30])) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(!\VGA|dib|verifica|pos [30]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~36 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~36 .lut_mask = 64'h0000000050005000;
defparam \VGA|dib|draw_mux|WideNor0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~37 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~37_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( (\VGA|dib|verifica|pos~10_combout  & (\VGA|dib|verifica|pos~11_combout  & (!\VGA|dib|draw_mux|WideNor0~35_combout  & \VGA|dib|draw_mux|WideNor0~36_combout ))) ) ) # ( 
// !\VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|draw_mux|WideNor0~35_combout  & \VGA|dib|draw_mux|WideNor0~36_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos~10_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~35_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~36_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~37 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~37 .lut_mask = 64'h00F000F000100010;
defparam \VGA|dib|draw_mux|WideNor0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~39 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~39_combout  = ( !\VGA|dib|verifica|pos [6] & ( (!\VGA|dib|verifica|pos [38] & (\VGA|dib|verifica|pos [30] & (!\VGA|dib|verifica|pos [22] & !\VGA|dib|verifica|pos [14]))) ) )

	.dataa(!\VGA|dib|verifica|pos [38]),
	.datab(!\VGA|dib|verifica|pos [30]),
	.datac(!\VGA|dib|verifica|pos [22]),
	.datad(!\VGA|dib|verifica|pos [14]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~39 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~39 .lut_mask = 64'h2000200000000000;
defparam \VGA|dib|draw_mux|WideNor0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~42 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~42_combout  = (\VGA|dib|verifica|pos[46]~0_combout  & (!\VGA|dib|verifica|pos~19_combout  & (!\VGA|dib|verifica|pos[49]~9_combout  & \VGA|dib|verifica|pos~18_combout )))

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos~19_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~42 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~42 .lut_mask = 64'h0040004000400040;
defparam \VGA|dib|draw_mux|WideNor0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N51
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~40 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~40_combout  = ( \VGA|dib|verifica|pos~19_combout  & ( ((\VGA|dib|verifica|pos[48]~1_combout ) # (\VGA|dib|verifica|pos[47]~8_combout )) # (\VGA|dib|verifica|pos[49]~9_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~40 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~40 .lut_mask = 64'h000000005FFF5FFF;
defparam \VGA|dib|draw_mux|WideNor0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N21
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~41 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~41_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|draw_mux|WideNor0~40_combout  & (!\VGA|dib|verifica|pos[45]~20_combout  & (!\VGA|dib|verifica|pos~18_combout  & \VGA|dib|verifica|pos~19_combout ))) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~40_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~18_combout ),
	.datad(!\VGA|dib|verifica|pos~19_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~41 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~41 .lut_mask = 64'h0000000000800080;
defparam \VGA|dib|draw_mux|WideNor0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N15
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~38 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~38_combout  = ( \VGA|dib|verifica|pos~10_combout  & ( (\VGA|dib|verifica|pos[46]~0_combout  & ((!\VGA|dib|verifica|pos~11_combout ) # (\VGA|dib|verifica|pos~14_combout ))) ) ) # ( !\VGA|dib|verifica|pos~10_combout  & ( 
// \VGA|dib|verifica|pos[46]~0_combout  ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~11_combout ),
	.datad(!\VGA|dib|verifica|pos~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~38 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~38 .lut_mask = 64'h5555555550555055;
defparam \VGA|dib|draw_mux|WideNor0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~43 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~43_combout  = ( \VGA|dib|draw_mux|WideNor0~38_combout  & ( (!\VGA|dib|draw_mux|WideNor0~41_combout  & ((!\VGA|dib|draw_mux|WideNor0~42_combout ) # (\VGA|dib|draw_mux|WideNor0~6_combout ))) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~38_combout  & ( (!\VGA|dib|draw_mux|WideNor0~39_combout  & (!\VGA|dib|draw_mux|WideNor0~41_combout  & ((!\VGA|dib|draw_mux|WideNor0~42_combout ) # (\VGA|dib|draw_mux|WideNor0~6_combout )))) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~39_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~42_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~41_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~6_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~43 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~43 .lut_mask = 64'h80A080A0C0F0C0F0;
defparam \VGA|dib|draw_mux|WideNor0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~44 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~44_combout  = ( \VGA|dib|verifica|pos~5_combout  & ( (\VGA|dib|lines~13_combout  & !\VGA|dib|verifica|pos[46]~0_combout ) ) ) # ( !\VGA|dib|verifica|pos~5_combout  & ( (\VGA|dib|lines~13_combout  & 
// ((!\VGA|dib|verifica|pos~7_combout ) # (!\VGA|dib|verifica|pos[46]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|lines~13_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~44 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~44 .lut_mask = 64'h3330333033003300;
defparam \VGA|dib|draw_mux|WideNor0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~47 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~47_combout  = ( \VGA|dib|draw_mux|WideNor0~43_combout  & ( \VGA|dib|draw_mux|WideNor0~44_combout  & ( (!\VGA|dib|draw_mux|WideNor0~102_combout  & (!\VGA|dib|draw_mux|WideNor0~37_combout  & 
// ((!\VGA|dib|draw_mux|WideNor0~46_combout ) # (!\VGA|dib|draw_mux|WideNor0~31_combout )))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~43_combout  & ( !\VGA|dib|draw_mux|WideNor0~44_combout  & ( (!\VGA|dib|draw_mux|WideNor0~46_combout ) # 
// (!\VGA|dib|draw_mux|WideNor0~31_combout ) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~43_combout  & ( !\VGA|dib|draw_mux|WideNor0~44_combout  & ( (!\VGA|dib|draw_mux|WideNor0~46_combout ) # (!\VGA|dib|draw_mux|WideNor0~31_combout ) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~46_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~102_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~31_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~37_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~43_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~47 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~47 .lut_mask = 64'hFAFAFAFA0000C800;
defparam \VGA|dib|draw_mux|WideNor0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~82 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~82_combout  = ( \VGA|dib|verifica|pos~16_combout  & ( (!\VGA|dib|verifica|pos~17_combout  & ((!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos[46]~0_combout  $ (!\VGA|dib|verifica|pos[48]~1_combout ))) # 
// (\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos[48]~1_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos~17_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~82 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~82 .lut_mask = 64'h0000000028802880;
defparam \VGA|dib|draw_mux|WideNor0~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~83 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~83_combout  = ( \VGA|dib|draw_mux|WideNor0~82_combout  & ( (!\VGA|dib|verifica|pos~16_combout ) # ((!\VGA|dib|verifica|pos[49]~9_combout  & !\VGA|dib|verifica|pos[45]~20_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|verifica|pos~16_combout ),
	.datad(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~83 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~83 .lut_mask = 64'h00000000FCF0FCF0;
defparam \VGA|dib|draw_mux|WideNor0~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N15
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~84 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~84_combout  = ( !\VGA|dib|verifica|pos~16_combout  & ( (\VGA|dib|verifica|pos~17_combout  & ((!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos[46]~0_combout  $ (!\VGA|dib|verifica|pos[48]~1_combout ))) # 
// (\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos[48]~1_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos~17_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~84 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~84 .lut_mask = 64'h1440144000000000;
defparam \VGA|dib|draw_mux|WideNor0~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~85 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~85_combout  = ( \VGA|dib|draw_mux|WideNor0~83_combout  & ( \VGA|dib|draw_mux|WideNor0~84_combout  & ( \VGA|dib|lines~13_combout  ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~83_combout  & ( \VGA|dib|draw_mux|WideNor0~84_combout  & ( 
// (\VGA|dib|lines~13_combout  & ((!\VGA|dib|verifica|pos~17_combout ) # ((!\VGA|dib|verifica|pos[49]~9_combout  & !\VGA|dib|verifica|pos[45]~20_combout )))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~83_combout  & ( !\VGA|dib|draw_mux|WideNor0~84_combout  & ( 
// \VGA|dib|lines~13_combout  ) ) )

	.dataa(!\VGA|dib|lines~13_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|verifica|pos~17_combout ),
	.datad(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~83_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~85 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~85 .lut_mask = 64'h0000555554505555;
defparam \VGA|dib|draw_mux|WideNor0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~78 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~78_combout  = ( \VGA|dib|verifica|pos~19_combout  & ( !\VGA|dib|verifica|pos~18_combout  & ( (!\VGA|dib|verifica|pos~5_combout  & (!\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  $ 
// (!\VGA|dib|verifica|pos[48]~1_combout )))) ) ) )

	.dataa(!\VGA|dib|verifica|pos~5_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos~7_combout ),
	.datae(!\VGA|dib|verifica|pos~19_combout ),
	.dataf(!\VGA|dib|verifica|pos~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~78 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~78 .lut_mask = 64'h0000280000000000;
defparam \VGA|dib|draw_mux|WideNor0~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~80 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~80_combout  = ( \VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos~17_combout  & (!\VGA|dib|verifica|pos[45]~20_combout  & (\VGA|dib|verifica|pos~16_combout  & !\VGA|dib|verifica|pos[47]~8_combout ))) ) ) # ( 
// !\VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos~17_combout  & (\VGA|dib|verifica|pos[45]~20_combout  & (\VGA|dib|verifica|pos~16_combout  & !\VGA|dib|verifica|pos[47]~8_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~17_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~16_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~80 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~80 .lut_mask = 64'h0200020008000800;
defparam \VGA|dib|draw_mux|WideNor0~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N27
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~77 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~77_combout  = ( \VGA|dib|verifica|pos~16_combout  & ( (\VGA|dib|verifica|pos[48]~1_combout ) # (\VGA|dib|verifica|pos[46]~0_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~77 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~77 .lut_mask = 64'h0000000077777777;
defparam \VGA|dib|draw_mux|WideNor0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~79 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~79_combout  = ( \VGA|dib|verifica|pos~19_combout  & ( (\VGA|dib|verifica|pos[45]~20_combout ) # (\VGA|dib|verifica|pos[46]~0_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~79 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~79 .lut_mask = 64'h000000005F5F5F5F;
defparam \VGA|dib|draw_mux|WideNor0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~81 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~81_combout  = ( !\VGA|dib|draw_mux|WideNor0~77_combout  & ( \VGA|dib|draw_mux|WideNor0~79_combout  & ( (\VGA|dib|draw_mux|WideNor0~80_combout  & \VGA|dib|lines~13_combout ) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~77_combout  & ( 
// !\VGA|dib|draw_mux|WideNor0~79_combout  & ( (\VGA|dib|draw_mux|WideNor0~78_combout  & (\VGA|dib|lines~13_combout  & !\VGA|dib|verifica|pos [10])) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~77_combout  & ( !\VGA|dib|draw_mux|WideNor0~79_combout  & ( 
// (\VGA|dib|lines~13_combout  & (((\VGA|dib|draw_mux|WideNor0~78_combout  & !\VGA|dib|verifica|pos [10])) # (\VGA|dib|draw_mux|WideNor0~80_combout ))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~78_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~80_combout ),
	.datac(!\VGA|dib|lines~13_combout ),
	.datad(!\VGA|dib|verifica|pos [10]),
	.datae(!\VGA|dib|draw_mux|WideNor0~77_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~81 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~81 .lut_mask = 64'h0703050003030000;
defparam \VGA|dib|draw_mux|WideNor0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N45
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~86 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~86_combout  = ( !\VGA|dib|draw_mux|WideNor0~81_combout  & ( (!\VGA|dib|draw_mux|WideNor0~85_combout  & ((!\VGA|dib|draw_mux|Equal0~0_combout ) # ((!\VGA|dib|draw_mux|Equal0~3_combout ) # (!\VGA|dib|draw_mux|Equal0~4_combout )))) 
// ) )

	.dataa(!\VGA|dib|draw_mux|Equal0~0_combout ),
	.datab(!\VGA|dib|draw_mux|Equal0~3_combout ),
	.datac(!\VGA|dib|draw_mux|Equal0~4_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~85_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~86 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~86 .lut_mask = 64'hFE00FE0000000000;
defparam \VGA|dib|draw_mux|WideNor0~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~12 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~12_combout  = ( \VGA|dib|verifica|pos[45]~20_combout  & ( \VGA|dib|verifica|pos~7_combout  ) ) # ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (\VGA|dib|verifica|pos~7_combout  & ((\VGA|dib|verifica|pos[46]~0_combout ) # 
// (\VGA|dib|verifica|pos[48]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~12 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~12 .lut_mask = 64'h0333033333333333;
defparam \VGA|dib|draw_mux|WideNor0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~15 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~15_combout  = ( \VGA|dib|verifica|pos[49]~9_combout  & ( \VGA|dib|verifica|pos~5_combout  ) ) # ( !\VGA|dib|verifica|pos[49]~9_combout  & ( (\VGA|dib|verifica|pos~5_combout  & ((\VGA|dib|verifica|pos[48]~1_combout ) # 
// (\VGA|dib|verifica|pos[46]~0_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~15 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~15 .lut_mask = 64'h005F005F00FF00FF;
defparam \VGA|dib|draw_mux|WideNor0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~66 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~66_combout  = (!\VGA|dib|verifica|pos[49]~9_combout  & (\VGA|dib|verifica|pos~7_combout  & (\VGA|dib|verifica|pos[47]~8_combout  & !\VGA|dib|verifica|pos~5_combout )))

	.dataa(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~66 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~66 .lut_mask = 64'h0200020002000200;
defparam \VGA|dib|draw_mux|WideNor0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~65 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~65_combout  = ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (!\VGA|dib|verifica|pos~7_combout  & (\VGA|dib|verifica|pos~5_combout  & \VGA|dib|verifica|pos[47]~8_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos~5_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~65 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~65 .lut_mask = 64'h000C000C00000000;
defparam \VGA|dib|draw_mux|WideNor0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N21
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~67 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~67_combout  = ( \VGA|dib|draw_mux|WideNor0~65_combout  & ( (!\VGA|dib|draw_mux|WideNor0~15_combout ) # ((!\VGA|dib|draw_mux|WideNor0~12_combout  & \VGA|dib|draw_mux|WideNor0~66_combout )) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~65_combout  & ( (!\VGA|dib|draw_mux|WideNor0~12_combout  & \VGA|dib|draw_mux|WideNor0~66_combout ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~12_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|draw_mux|WideNor0~15_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~66_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~67 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~67 .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \VGA|dib|draw_mux|WideNor0~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~69 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~69_combout  = (\VGA|dib|verifica|pos[47]~8_combout  & ((\VGA|dib|verifica|pos~5_combout ) # (\VGA|dib|verifica|pos~7_combout )))

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~69 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~69 .lut_mask = 64'h0333033303330333;
defparam \VGA|dib|draw_mux|WideNor0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N3
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~68 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~68_combout  = ( \VGA|dib|verifica|pos[47]~8_combout  & ( (!\VGA|dib|verifica|pos~14_combout  & \VGA|dib|lines~13_combout ) ) ) # ( !\VGA|dib|verifica|pos[47]~8_combout  & ( \VGA|dib|lines~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~14_combout ),
	.datad(!\VGA|dib|lines~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~68 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~68 .lut_mask = 64'h00FF00FF00F000F0;
defparam \VGA|dib|draw_mux|WideNor0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N21
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~74 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~74_combout  = ( \VGA|dib|verifica|pos~13_combout  & ( \VGA|dib|verifica|pos~10_combout  & ( (\VGA|dib|verifica|pos[47]~8_combout  & (\VGA|dib|verifica|pos~11_combout  & !\VGA|dib|verifica|pos[46]~0_combout )) ) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(!\VGA|dib|verifica|pos~13_combout ),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~74 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~74 .lut_mask = 64'h0000000000001100;
defparam \VGA|dib|draw_mux|WideNor0~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N3
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~73 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~73_combout  = ( !\VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos [38] & (\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos~11_combout  & \VGA|dib|verifica|pos~10_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos [38]),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos~11_combout ),
	.datad(!\VGA|dib|verifica|pos~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~73 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~73 .lut_mask = 64'h0020002000000000;
defparam \VGA|dib|draw_mux|WideNor0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~75 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~75_combout  = ( \VGA|dib|draw_mux|WideNor0~73_combout  & ( \VGA|dib|verifica|pos [22] & ( !\VGA|dib|draw_mux|WideNor0~3_combout  ) ) ) # ( \VGA|dib|draw_mux|WideNor0~73_combout  & ( !\VGA|dib|verifica|pos [22] & ( 
// (!\VGA|dib|draw_mux|WideNor0~3_combout ) # ((!\VGA|dib|verifica|pos [14] & (!\VGA|dib|verifica|pos [6] & \VGA|dib|draw_mux|WideNor0~74_combout ))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~73_combout  & ( !\VGA|dib|verifica|pos [22] & ( 
// (!\VGA|dib|verifica|pos [14] & (!\VGA|dib|verifica|pos [6] & \VGA|dib|draw_mux|WideNor0~74_combout )) ) ) )

	.dataa(!\VGA|dib|verifica|pos [14]),
	.datab(!\VGA|dib|verifica|pos [6]),
	.datac(!\VGA|dib|draw_mux|WideNor0~74_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~3_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~73_combout ),
	.dataf(!\VGA|dib|verifica|pos [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~75 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~75 .lut_mask = 64'h0808FF080000FF00;
defparam \VGA|dib|draw_mux|WideNor0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~72 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~72_combout  = ( !\VGA|dib|draw_mux|WideNor0~2_combout  & ( (!\VGA|dib|verifica|pos~10_combout  & (!\VGA|dib|verifica|pos[49]~9_combout  & (\VGA|dib|draw_mux|WideNor0~4_combout  & \VGA|dib|verifica|pos[47]~8_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~10_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~4_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~72 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~72 .lut_mask = 64'h0008000800000000;
defparam \VGA|dib|draw_mux|WideNor0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N15
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~70 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~70_combout  = ( \VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos [38] & ((!\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos~11_combout ))) ) ) # ( !\VGA|dib|verifica|pos~10_combout  & ( 
// (!\VGA|dib|verifica|pos[47]~8_combout  & !\VGA|dib|verifica|pos [38]) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~11_combout ),
	.datad(!\VGA|dib|verifica|pos [38]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~70 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~70 .lut_mask = 64'hAA00AA00AF00AF00;
defparam \VGA|dib|draw_mux|WideNor0~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~71 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~71_combout  = ( \VGA|dib|draw_mux|WideNor0~70_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout ) # ((!\VGA|dib|verifica|pos~19_combout  & !\VGA|dib|verifica|pos~18_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos~19_combout ),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~71 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~71 .lut_mask = 64'h00000000FCCCFCCC;
defparam \VGA|dib|draw_mux|WideNor0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~76 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~76_combout  = ( \VGA|dib|draw_mux|WideNor0~72_combout  & ( \VGA|dib|draw_mux|WideNor0~71_combout  & ( (\VGA|dib|draw_mux|WideNor0~68_combout  & ((!\VGA|dib|draw_mux|WideNor0~69_combout ) # (\VGA|dib|draw_mux|WideNor0~67_combout 
// ))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~72_combout  & ( \VGA|dib|draw_mux|WideNor0~71_combout  & ( (\VGA|dib|draw_mux|WideNor0~68_combout  & (((!\VGA|dib|draw_mux|WideNor0~69_combout  & \VGA|dib|draw_mux|WideNor0~75_combout )) # 
// (\VGA|dib|draw_mux|WideNor0~67_combout ))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~72_combout  & ( !\VGA|dib|draw_mux|WideNor0~71_combout  & ( (!\VGA|dib|draw_mux|WideNor0~69_combout  & \VGA|dib|draw_mux|WideNor0~68_combout ) ) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~72_combout  & ( !\VGA|dib|draw_mux|WideNor0~71_combout  & ( (!\VGA|dib|draw_mux|WideNor0~69_combout  & (\VGA|dib|draw_mux|WideNor0~68_combout  & \VGA|dib|draw_mux|WideNor0~75_combout )) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~67_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~69_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~68_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~75_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~72_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~76 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~76 .lut_mask = 64'h000C0C0C050D0D0D;
defparam \VGA|dib|draw_mux|WideNor0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~20 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~20_combout  = ( \VGA|dib|verifica|pos~11_combout  & ( (\VGA|dib|verifica|pos[45]~20_combout  & ((!\VGA|dib|verifica|pos~10_combout ) # (\VGA|dib|verifica|pos~14_combout ))) ) ) # ( !\VGA|dib|verifica|pos~11_combout  & ( 
// \VGA|dib|verifica|pos[45]~20_combout  ) )

	.dataa(!\VGA|dib|verifica|pos~14_combout ),
	.datab(!\VGA|dib|verifica|pos~10_combout ),
	.datac(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~20 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~20 .lut_mask = 64'h0F0F0F0F0D0D0D0D;
defparam \VGA|dib|draw_mux|WideNor0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~106 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~106_combout  = ( !\VGA|dib|draw_mux|WideNor0~20_combout  & ( (\VGA|dib|lines~13_combout  & ((!\VGA|dib|verifica|pos[45]~20_combout ) # ((!\VGA|dib|verifica|pos~12_combout  & !\VGA|dib|verifica|pos~18_combout )))) ) )

	.dataa(!\VGA|dib|lines~13_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~12_combout ),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~106 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~106 .lut_mask = 64'h5444544400000000;
defparam \VGA|dib|draw_mux|WideNor0~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N9
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~29 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~29_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (!\VGA|dib|verifica|pos[48]~1_combout  & \VGA|dib|lines~13_combout ) ) ) # ( !\VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|lines~13_combout  & 
// ((!\VGA|dib|verifica|pos[48]~1_combout ) # ((!\VGA|dib|verifica|pos~7_combout  & !\VGA|dib|verifica|pos~5_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|lines~13_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~29 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~29 .lut_mask = 64'h0E0A0E0A0A0A0A0A;
defparam \VGA|dib|draw_mux|WideNor0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~22 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~22_combout  = ( \VGA|dib|verifica|pos[45]~20_combout  & ( !\VGA|dib|verifica|pos~10_combout  ) ) # ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos~10_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~22 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~22 .lut_mask = 64'h55005500FF00FF00;
defparam \VGA|dib|draw_mux|WideNor0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~25 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~25_combout  = ( !\VGA|dib|verifica|pos~11_combout  & ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (!\VGA|dib|verifica|pos[46]~0_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & (\VGA|dib|verifica|pos[48]~1_combout  & 
// !\VGA|dib|verifica|pos[49]~9_combout ))) ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datae(!\VGA|dib|verifica|pos~11_combout ),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~25 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~25 .lut_mask = 64'h0800000000000000;
defparam \VGA|dib|draw_mux|WideNor0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N27
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~26 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~26_combout  = ( !\VGA|dib|verifica|pos [38] & ( (!\VGA|dib|verifica|pos [30] & !\VGA|dib|verifica|pos [14]) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos [30]),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos [14]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~26 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~26 .lut_mask = 64'hCC00CC0000000000;
defparam \VGA|dib|draw_mux|WideNor0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~23 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~23_combout  = ( !\VGA|dib|verifica|pos [6] & ( (!\VGA|dib|verifica|pos[48]~1_combout ) # (\VGA|dib|verifica|pos~10_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~23 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~23 .lut_mask = 64'hAFAFAFAF00000000;
defparam \VGA|dib|draw_mux|WideNor0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~27 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~27_combout  = ( \VGA|dib|verifica|pos [6] & ( (!\VGA|dib|verifica|pos [22] & ((!\VGA|dib|verifica|pos[48]~1_combout ) # ((\VGA|dib|verifica|pos~10_combout  & \VGA|dib|verifica|pos~11_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(!\VGA|dib|verifica|pos~10_combout ),
	.datac(!\VGA|dib|verifica|pos [22]),
	.datad(!\VGA|dib|verifica|pos~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~27 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~27 .lut_mask = 64'h00000000A0B0A0B0;
defparam \VGA|dib|draw_mux|WideNor0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~24 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~24_combout  = ( \VGA|dib|verifica|pos~11_combout  & ( !\VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos [6] & (\VGA|dib|verifica|pos[48]~1_combout  & 
// !\VGA|dib|verifica|pos~10_combout ))) ) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos [6]),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos~10_combout ),
	.datae(!\VGA|dib|verifica|pos~11_combout ),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~24 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~24 .lut_mask = 64'h0000080000000000;
defparam \VGA|dib|draw_mux|WideNor0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~28 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~28_combout  = ( \VGA|dib|draw_mux|WideNor0~27_combout  & ( \VGA|dib|draw_mux|WideNor0~24_combout  & ( (\VGA|dib|draw_mux|WideNor0~22_combout  & (!\VGA|dib|draw_mux|WideNor0~26_combout  & ((!\VGA|dib|draw_mux|WideNor0~25_combout 
// ) # (!\VGA|dib|draw_mux|WideNor0~23_combout )))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~27_combout  & ( \VGA|dib|draw_mux|WideNor0~24_combout  & ( (\VGA|dib|draw_mux|WideNor0~22_combout  & ((!\VGA|dib|draw_mux|WideNor0~25_combout ) # 
// (!\VGA|dib|draw_mux|WideNor0~23_combout ))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~27_combout  & ( !\VGA|dib|draw_mux|WideNor0~24_combout  & ( (!\VGA|dib|draw_mux|WideNor0~26_combout  & ((!\VGA|dib|draw_mux|WideNor0~25_combout ) # 
// (!\VGA|dib|draw_mux|WideNor0~23_combout ))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~27_combout  & ( !\VGA|dib|draw_mux|WideNor0~24_combout  & ( (!\VGA|dib|draw_mux|WideNor0~25_combout ) # (!\VGA|dib|draw_mux|WideNor0~23_combout ) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~22_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~25_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~26_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~23_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~27_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~28 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~28 .lut_mask = 64'hFFCCF0C055445040;
defparam \VGA|dib|draw_mux|WideNor0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N42
cyclonev_lcell_comb \VGA|dib|verifica|pos[13] (
// Equation(s):
// \VGA|dib|verifica|pos [13] = ( \VGA|dib|verifica|pos~14_combout  & ( \VGA|dib|verifica|pos[49]~9_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[13] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[13] .lut_mask = 64'h0000000033333333;
defparam \VGA|dib|verifica|pos[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N27
cyclonev_lcell_comb \VGA|dib|verifica|pos[11] (
// Equation(s):
// \VGA|dib|verifica|pos [11] = ( \VGA|dib|verifica|pos[49]~9_combout  & ( \VGA|dib|verifica|pos~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[11] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[11] .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|dib|verifica|pos[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~21 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~21_combout  = ( \VGA|dib|lines~13_combout  & ( (!\VGA|dib|verifica|pos [10] & (!\VGA|dib|verifica|pos [13] & (\VGA|dib|draw_mux|WideNor0~5_combout  & !\VGA|dib|verifica|pos [11]))) ) )

	.dataa(!\VGA|dib|verifica|pos [10]),
	.datab(!\VGA|dib|verifica|pos [13]),
	.datac(!\VGA|dib|draw_mux|WideNor0~5_combout ),
	.datad(!\VGA|dib|verifica|pos [11]),
	.datae(gnd),
	.dataf(!\VGA|dib|lines~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~21 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~21 .lut_mask = 64'h0000000008000800;
defparam \VGA|dib|draw_mux|WideNor0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N27
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~13 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~13_combout  = (!\VGA|dib|verifica|pos~5_combout  & (\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & \VGA|dib|verifica|pos[49]~9_combout )))

	.dataa(!\VGA|dib|verifica|pos~5_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~13 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~13 .lut_mask = 64'h0020002000200020;
defparam \VGA|dib|draw_mux|WideNor0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~11 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~11_combout  = ( !\VGA|dib|verifica|pos[45]~20_combout  & ( (\VGA|dib|verifica|pos~5_combout  & (!\VGA|dib|verifica|pos~7_combout  & (\VGA|dib|verifica|pos[49]~9_combout  & !\VGA|dib|verifica|pos[47]~8_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~5_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~11 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~11 .lut_mask = 64'h0400040000000000;
defparam \VGA|dib|draw_mux|WideNor0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~14 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~14_combout  = ( \VGA|dib|draw_mux|WideNor0~12_combout  & ( \VGA|dib|draw_mux|WideNor0~11_combout  & ( (!\VGA|dib|verifica|pos~5_combout ) # ((!\VGA|dib|verifica|pos[48]~1_combout  & !\VGA|dib|verifica|pos[46]~0_combout )) ) ) ) 
// # ( !\VGA|dib|draw_mux|WideNor0~12_combout  & ( \VGA|dib|draw_mux|WideNor0~11_combout  & ( (!\VGA|dib|verifica|pos~5_combout ) # (((!\VGA|dib|verifica|pos[48]~1_combout  & !\VGA|dib|verifica|pos[46]~0_combout )) # (\VGA|dib|draw_mux|WideNor0~13_combout )) 
// ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~12_combout  & ( !\VGA|dib|draw_mux|WideNor0~11_combout  & ( \VGA|dib|draw_mux|WideNor0~13_combout  ) ) )

	.dataa(!\VGA|dib|verifica|pos~5_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~13_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~12_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~14 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~14 .lut_mask = 64'h0F0F0000EFAFEEAA;
defparam \VGA|dib|draw_mux|WideNor0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~18 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~18_combout  = ( \VGA|dib|verifica|pos[45]~20_combout  & ( (\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos~5_combout  & !\VGA|dib|verifica|pos[46]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos~5_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~18 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~18 .lut_mask = 64'h0000000030003000;
defparam \VGA|dib|draw_mux|WideNor0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~16 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~16_combout  = (\VGA|dib|verifica|pos~7_combout  & (((\VGA|dib|verifica|pos[47]~8_combout ) # (\VGA|dib|verifica|pos[49]~9_combout )) # (\VGA|dib|verifica|pos[48]~1_combout )))

	.dataa(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~16 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~16 .lut_mask = 64'h1333133313331333;
defparam \VGA|dib|draw_mux|WideNor0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N39
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~17 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~17_combout  = ( !\VGA|dib|verifica|pos[47]~8_combout  & ( (\VGA|dib|verifica|pos[45]~20_combout  & (!\VGA|dib|verifica|pos~7_combout  & \VGA|dib|verifica|pos~5_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~17 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~17 .lut_mask = 64'h0050005000000000;
defparam \VGA|dib|draw_mux|WideNor0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~19 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~19_combout  = ( \VGA|dib|draw_mux|WideNor0~17_combout  & ( (!\VGA|dib|draw_mux|WideNor0~15_combout ) # ((\VGA|dib|draw_mux|WideNor0~18_combout  & !\VGA|dib|draw_mux|WideNor0~16_combout )) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~17_combout  & ( (\VGA|dib|draw_mux|WideNor0~18_combout  & !\VGA|dib|draw_mux|WideNor0~16_combout ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~18_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|draw_mux|WideNor0~16_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~19 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~19 .lut_mask = 64'h50505050FF50FF50;
defparam \VGA|dib|draw_mux|WideNor0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~30 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~30_combout  = ( \VGA|dib|draw_mux|WideNor0~14_combout  & ( \VGA|dib|draw_mux|WideNor0~19_combout  & ( (!\VGA|dib|draw_mux|WideNor0~106_combout  & (!\VGA|dib|draw_mux|WideNor0~21_combout  & 
// ((!\VGA|dib|draw_mux|WideNor0~29_combout ) # (\VGA|dib|draw_mux|WideNor0~28_combout )))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~14_combout  & ( \VGA|dib|draw_mux|WideNor0~19_combout  & ( (!\VGA|dib|draw_mux|WideNor0~106_combout  & 
// ((!\VGA|dib|draw_mux|WideNor0~29_combout ) # (\VGA|dib|draw_mux|WideNor0~28_combout ))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~14_combout  & ( !\VGA|dib|draw_mux|WideNor0~19_combout  & ( (!\VGA|dib|draw_mux|WideNor0~21_combout  & 
// ((!\VGA|dib|draw_mux|WideNor0~29_combout ) # (\VGA|dib|draw_mux|WideNor0~28_combout ))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~14_combout  & ( !\VGA|dib|draw_mux|WideNor0~19_combout  & ( (!\VGA|dib|draw_mux|WideNor0~29_combout ) # 
// (\VGA|dib|draw_mux|WideNor0~28_combout ) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~106_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~29_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~28_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~21_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~14_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~30 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~30 .lut_mask = 64'hCFCFCF008A8A8A00;
defparam \VGA|dib|draw_mux|WideNor0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~97 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~97_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos~5_combout  & !\VGA|dib|verifica|pos[48]~1_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos~5_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~97 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~97 .lut_mask = 64'h0000000040004000;
defparam \VGA|dib|draw_mux|WideNor0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~98 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~98_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( ((\VGA|dib|verifica|pos[46]~0_combout ) # (\VGA|dib|verifica|pos[49]~9_combout )) # (\VGA|dib|verifica|pos[45]~20_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~98 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~98 .lut_mask = 64'h000000005FFF5FFF;
defparam \VGA|dib|draw_mux|WideNor0~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N51
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~96 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~96_combout  = ( \VGA|dib|verifica|pos~14_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos~7_combout  & (\VGA|dib|verifica|pos[48]~1_combout  & !\VGA|dib|verifica|pos~5_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~7_combout ),
	.datac(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datad(!\VGA|dib|verifica|pos~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~96 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~96 .lut_mask = 64'h0000000008000800;
defparam \VGA|dib|draw_mux|WideNor0~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~99 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~99_combout  = ( !\VGA|dib|draw_mux|WideNor0~98_combout  & ( \VGA|dib|draw_mux|WideNor0~96_combout  & ( (\VGA|dib|lines~13_combout  & (((\VGA|dib|draw_mux|WideNor0~97_combout  & \VGA|dib|draw_mux|WideNor0~70_combout )) # 
// (\VGA|dib|draw_mux|WideNor0~45_combout ))) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~98_combout  & ( !\VGA|dib|draw_mux|WideNor0~96_combout  & ( (\VGA|dib|draw_mux|WideNor0~97_combout  & (\VGA|dib|lines~13_combout  & \VGA|dib|draw_mux|WideNor0~70_combout )) ) 
// ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~97_combout ),
	.datab(!\VGA|dib|lines~13_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~70_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~45_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~98_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~99 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~99 .lut_mask = 64'h0101000001330000;
defparam \VGA|dib|draw_mux|WideNor0~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N9
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~90 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~90_combout  = ( !\VGA|dib|verifica|pos [22] & ( (!\VGA|dib|verifica|pos[45]~20_combout ) # (!\VGA|dib|verifica|pos~14_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~90 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~90 .lut_mask = 64'hFFCCFFCC00000000;
defparam \VGA|dib|draw_mux|WideNor0~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N9
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~88 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~88_combout  = ( !\VGA|dib|verifica|pos[48]~1_combout  & ( (\VGA|dib|verifica|pos~18_combout  & (\VGA|dib|verifica|pos[45]~20_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & !\VGA|dib|verifica|pos[49]~9_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~18_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~88 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~88 .lut_mask = 64'h1000100000000000;
defparam \VGA|dib|draw_mux|WideNor0~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~89 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~89_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( (!\VGA|dib|verifica|pos~18_combout  & (\VGA|dib|draw_mux|WideNor0~88_combout  & ((!\VGA|dib|verifica|pos[45]~20_combout ) # (!\VGA|dib|verifica|pos~19_combout )))) ) ) # ( 
// !\VGA|dib|verifica|pos[46]~0_combout  & ( (\VGA|dib|draw_mux|WideNor0~88_combout  & ((!\VGA|dib|verifica|pos[45]~20_combout ) # (!\VGA|dib|verifica|pos~19_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~18_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~19_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~88_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~89 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~89 .lut_mask = 64'h00FC00FC00A800A8;
defparam \VGA|dib|draw_mux|WideNor0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~87 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~87_combout  = ( !\VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|dib|verifica|pos[45]~20_combout  & ( (!\VGA|dib|verifica|pos~11_combout  & (((\VGA|dib|draw_mux|WideNor0~32_combout  & \VGA|dib|verifica|pos~10_combout )))) # 
// (\VGA|dib|verifica|pos~11_combout  & (\VGA|dib|draw_mux|WideNor0~33_combout  & ((!\VGA|dib|verifica|pos~10_combout )))) ) ) )

	.dataa(!\VGA|dib|verifica|pos~11_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~33_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~32_combout ),
	.datad(!\VGA|dib|verifica|pos~10_combout ),
	.datae(!\VGA|dib|verifica|pos[46]~0_combout ),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~87 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~87 .lut_mask = 64'h00000000110A0000;
defparam \VGA|dib|draw_mux|WideNor0~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~91 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~91_combout  = ( \VGA|dib|verifica|pos[45]~20_combout  & ( \VGA|dib|verifica|pos~11_combout  & ( (!\VGA|dib|verifica|pos [22] & (\VGA|dib|verifica|pos~10_combout  & (\VGA|dib|verifica|pos~14_combout  & 
// !\VGA|dib|verifica|pos[46]~0_combout ))) ) ) )

	.dataa(!\VGA|dib|verifica|pos [22]),
	.datab(!\VGA|dib|verifica|pos~10_combout ),
	.datac(!\VGA|dib|verifica|pos~14_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(!\VGA|dib|verifica|pos[45]~20_combout ),
	.dataf(!\VGA|dib|verifica|pos~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~91 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~91 .lut_mask = 64'h0000000000000200;
defparam \VGA|dib|draw_mux|WideNor0~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N18
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~92 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~92_combout  = ( \VGA|dib|verifica|pos~19_combout  & ( (!\VGA|dib|draw_mux|WideNor0~40_combout  & (\VGA|dib|verifica|pos[45]~20_combout  & (!\VGA|dib|verifica|pos[46]~0_combout  & !\VGA|dib|verifica|pos~18_combout ))) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~40_combout ),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~92 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~92 .lut_mask = 64'h0000000020002000;
defparam \VGA|dib|draw_mux|WideNor0~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N15
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~93 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~93_combout  = ( !\VGA|dib|verifica|pos [38] & ( (\VGA|dib|verifica|pos [22] & (!\VGA|dib|verifica|pos [6] & (!\VGA|dib|verifica|pos [30] & !\VGA|dib|verifica|pos [14]))) ) )

	.dataa(!\VGA|dib|verifica|pos [22]),
	.datab(!\VGA|dib|verifica|pos [6]),
	.datac(!\VGA|dib|verifica|pos [30]),
	.datad(!\VGA|dib|verifica|pos [14]),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~93 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~93 .lut_mask = 64'h4000400000000000;
defparam \VGA|dib|draw_mux|WideNor0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~94 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~94_combout  = ( \VGA|dib|draw_mux|WideNor0~20_combout  & ( (!\VGA|dib|draw_mux|WideNor0~92_combout  & ((!\VGA|dib|draw_mux|WideNor0~91_combout ) # (\VGA|dib|draw_mux|WideNor0~35_combout ))) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~20_combout  & ( (!\VGA|dib|draw_mux|WideNor0~92_combout  & (!\VGA|dib|draw_mux|WideNor0~93_combout  & ((!\VGA|dib|draw_mux|WideNor0~91_combout ) # (\VGA|dib|draw_mux|WideNor0~35_combout )))) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~91_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~35_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~92_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~93_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|WideNor0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~94 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~94 .lut_mask = 64'hB000B000B0B0B0B0;
defparam \VGA|dib|draw_mux|WideNor0~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~95 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~95_combout  = ( \VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|verifica|pos[45]~20_combout  & \VGA|dib|lines~13_combout ) ) ) # ( !\VGA|dib|verifica|pos~5_combout  & ( (\VGA|dib|lines~13_combout  & 
// ((!\VGA|dib|verifica|pos[45]~20_combout ) # (!\VGA|dib|verifica|pos~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|lines~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~95 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~95 .lut_mask = 64'h00FC00FC00CC00CC;
defparam \VGA|dib|draw_mux|WideNor0~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N42
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~100 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~100_combout  = ( \VGA|dib|draw_mux|WideNor0~94_combout  & ( \VGA|dib|draw_mux|WideNor0~95_combout  & ( (!\VGA|dib|draw_mux|WideNor0~99_combout  & (!\VGA|dib|draw_mux|WideNor0~89_combout  & 
// ((!\VGA|dib|draw_mux|WideNor0~90_combout ) # (!\VGA|dib|draw_mux|WideNor0~87_combout )))) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~94_combout  & ( !\VGA|dib|draw_mux|WideNor0~95_combout  & ( !\VGA|dib|draw_mux|WideNor0~99_combout  ) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~94_combout  & ( !\VGA|dib|draw_mux|WideNor0~95_combout  & ( !\VGA|dib|draw_mux|WideNor0~99_combout  ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~99_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~90_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~89_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~87_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~94_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~100 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~100 .lut_mask = 64'hAAAAAAAA0000A080;
defparam \VGA|dib|draw_mux|WideNor0~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N36
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~56 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~56_combout  = ( \VGA|dib|verifica|pos~13_combout  & ( (\VGA|dib|verifica|pos~10_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & (\VGA|dib|verifica|pos[49]~9_combout  & \VGA|dib|verifica|pos~11_combout ))) ) )

	.dataa(!\VGA|dib|verifica|pos~10_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(!\VGA|dib|verifica|pos~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~56 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~56 .lut_mask = 64'h0000000000040004;
defparam \VGA|dib|draw_mux|WideNor0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~57 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~57_combout  = ( \VGA|dib|draw_mux|Equal0~1_combout  & ( ((\VGA|dib|draw_mux|WideNor0~10_combout  & \VGA|dib|verifica|pos [10])) # (\VGA|dib|draw_mux|WideNor0~56_combout ) ) ) # ( !\VGA|dib|draw_mux|Equal0~1_combout  & ( 
// (\VGA|dib|draw_mux|WideNor0~10_combout  & \VGA|dib|verifica|pos [10]) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~10_combout ),
	.datab(gnd),
	.datac(!\VGA|dib|draw_mux|WideNor0~56_combout ),
	.datad(!\VGA|dib|verifica|pos [10]),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~57 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~57 .lut_mask = 64'h005500550F5F0F5F;
defparam \VGA|dib|draw_mux|WideNor0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N54
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~58 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~58_combout  = ( \VGA|dib|lines~13_combout  & ( \VGA|dib|verifica|pos~7_combout  & ( !\VGA|dib|verifica|pos[49]~9_combout  ) ) ) # ( \VGA|dib|lines~13_combout  & ( !\VGA|dib|verifica|pos~7_combout  & ( 
// (!\VGA|dib|verifica|pos~5_combout ) # (!\VGA|dib|verifica|pos[49]~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos~5_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(gnd),
	.datae(!\VGA|dib|lines~13_combout ),
	.dataf(!\VGA|dib|verifica|pos~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~58 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~58 .lut_mask = 64'h0000FCFC0000F0F0;
defparam \VGA|dib|draw_mux|WideNor0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~52 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~52_combout  = ( \VGA|dib|draw_mux|WideNor0~5_combout  & ( \VGA|dib|draw_mux|WideNor0~8_combout  & ( (\VGA|dib|draw_mux|WideNor0~7_combout  & (\VGA|dib|verifica|pos [11] & !\VGA|dib|draw_mux|WideNor0~6_combout )) ) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~5_combout  & ( \VGA|dib|draw_mux|WideNor0~8_combout  & ( (\VGA|dib|draw_mux|WideNor0~7_combout  & (\VGA|dib|verifica|pos [11] & !\VGA|dib|draw_mux|WideNor0~6_combout )) ) ) ) # ( \VGA|dib|draw_mux|WideNor0~5_combout  & ( 
// !\VGA|dib|draw_mux|WideNor0~8_combout  & ( ((\VGA|dib|draw_mux|WideNor0~7_combout  & (\VGA|dib|verifica|pos [11] & !\VGA|dib|draw_mux|WideNor0~6_combout ))) # (\VGA|dib|verifica|pos [13]) ) ) ) # ( !\VGA|dib|draw_mux|WideNor0~5_combout  & ( 
// !\VGA|dib|draw_mux|WideNor0~8_combout  & ( (\VGA|dib|draw_mux|WideNor0~7_combout  & (\VGA|dib|verifica|pos [11] & !\VGA|dib|draw_mux|WideNor0~6_combout )) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~7_combout ),
	.datab(!\VGA|dib|verifica|pos [13]),
	.datac(!\VGA|dib|verifica|pos [11]),
	.datad(!\VGA|dib|draw_mux|WideNor0~6_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~5_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~52 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~52 .lut_mask = 64'h0500373305000500;
defparam \VGA|dib|draw_mux|WideNor0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N27
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~49 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~49_combout  = ( \VGA|dib|verifica|pos~7_combout  & ( (!\VGA|dib|verifica|pos[45]~20_combout  & (!\VGA|dib|verifica|pos~5_combout  & \VGA|dib|verifica|pos[46]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datac(!\VGA|dib|verifica|pos~5_combout ),
	.datad(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~49 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~49 .lut_mask = 64'h0000000000C000C0;
defparam \VGA|dib|draw_mux|WideNor0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~50 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~50_combout  = ( \VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|controller|hs [7] & ( ((\VGA|dib|verifica|pos~3_combout  & \VGA|controller|hs [6])) # (\VGA|dib|verifica|pos~12_combout ) ) ) ) # ( 
// \VGA|dib|verifica|pos[46]~0_combout  & ( !\VGA|controller|hs [7] & ( ((\VGA|dib|verifica|pos~3_combout  & \VGA|controller|hs [8])) # (\VGA|dib|verifica|pos~12_combout ) ) ) )

	.dataa(!\VGA|dib|verifica|pos~12_combout ),
	.datab(!\VGA|dib|verifica|pos~3_combout ),
	.datac(!\VGA|controller|hs [6]),
	.datad(!\VGA|controller|hs [8]),
	.datae(!\VGA|dib|verifica|pos[46]~0_combout ),
	.dataf(!\VGA|controller|hs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~50 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~50 .lut_mask = 64'h0000557700005757;
defparam \VGA|dib|draw_mux|WideNor0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~48 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~48_combout  = ( \VGA|dib|verifica|pos~5_combout  & ( (!\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos[48]~1_combout  & \VGA|dib|verifica|pos[46]~0_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos~7_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~48 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~48 .lut_mask = 64'h0000000008080808;
defparam \VGA|dib|draw_mux|WideNor0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~51 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~51_combout  = ( \VGA|dib|draw_mux|WideNor0~16_combout  & ( \VGA|dib|draw_mux|WideNor0~48_combout  & ( (!\VGA|dib|draw_mux|WideNor0~0_combout  & (\VGA|dib|lines~13_combout  & !\VGA|dib|draw_mux|WideNor0~50_combout )) ) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~16_combout  & ( \VGA|dib|draw_mux|WideNor0~48_combout  & ( (\VGA|dib|lines~13_combout  & (!\VGA|dib|draw_mux|WideNor0~50_combout  & ((!\VGA|dib|draw_mux|WideNor0~0_combout ) # (\VGA|dib|draw_mux|WideNor0~49_combout )))) ) ) ) # 
// ( !\VGA|dib|draw_mux|WideNor0~16_combout  & ( !\VGA|dib|draw_mux|WideNor0~48_combout  & ( (\VGA|dib|lines~13_combout  & (\VGA|dib|draw_mux|WideNor0~49_combout  & !\VGA|dib|draw_mux|WideNor0~50_combout )) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~0_combout ),
	.datab(!\VGA|dib|lines~13_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~49_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~50_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~16_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~51 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~51 .lut_mask = 64'h0300000023002200;
defparam \VGA|dib|draw_mux|WideNor0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~54 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~54_combout  = ( \VGA|dib|verifica|pos[49]~9_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout  & (\VGA|dib|verifica|pos~11_combout  & !\VGA|dib|verifica|pos~10_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(!\VGA|dib|verifica|pos~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~54 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~54 .lut_mask = 64'h0000000020202020;
defparam \VGA|dib|draw_mux|WideNor0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~53 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~53_combout  = ( \VGA|dib|verifica|pos~10_combout  & ( (!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos~11_combout  & \VGA|dib|verifica|pos[49]~9_combout )) ) )

	.dataa(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datab(!\VGA|dib|verifica|pos~11_combout ),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~53 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~53 .lut_mask = 64'h0000000008080808;
defparam \VGA|dib|draw_mux|WideNor0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N0
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~55 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~55_combout  = ( !\VGA|dib|verifica|pos [13] & ( \VGA|dib|draw_mux|WideNor0~53_combout  & ( (!\VGA|dib|verifica|pos [14] & ((!\VGA|dib|draw_mux|WideNor0~3_combout ) # ((!\VGA|dib|draw_mux|WideNor0~2_combout  & 
// \VGA|dib|draw_mux|WideNor0~54_combout )))) ) ) ) # ( !\VGA|dib|verifica|pos [13] & ( !\VGA|dib|draw_mux|WideNor0~53_combout  & ( (!\VGA|dib|draw_mux|WideNor0~2_combout  & (\VGA|dib|draw_mux|WideNor0~54_combout  & !\VGA|dib|verifica|pos [14])) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~2_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~54_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~3_combout ),
	.datad(!\VGA|dib|verifica|pos [14]),
	.datae(!\VGA|dib|verifica|pos [13]),
	.dataf(!\VGA|dib|draw_mux|WideNor0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~55 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~55 .lut_mask = 64'h22000000F2000000;
defparam \VGA|dib|draw_mux|WideNor0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N3
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~62 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~62_combout  = ( \VGA|dib|verifica|pos~17_combout  & ( (!\VGA|dib|verifica|pos~16_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  & (!\VGA|dib|verifica|pos[49]~9_combout  $ (!\VGA|dib|verifica|pos[45]~20_combout )))) ) )

	.dataa(!\VGA|dib|verifica|pos~16_combout ),
	.datab(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datac(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datad(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~62 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~62 .lut_mask = 64'h0000000020802080;
defparam \VGA|dib|draw_mux|WideNor0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N33
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~61 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~61_combout  = ( \VGA|dib|verifica|pos~18_combout  & ( \VGA|dib|verifica|pos[46]~0_combout  ) ) # ( \VGA|dib|verifica|pos~18_combout  & ( !\VGA|dib|verifica|pos[46]~0_combout  & ( \VGA|dib|verifica|pos[49]~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|dib|verifica|pos[49]~9_combout ),
	.datad(gnd),
	.datae(!\VGA|dib|verifica|pos~18_combout ),
	.dataf(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~61 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~61 .lut_mask = 64'h00000F0F0000FFFF;
defparam \VGA|dib|draw_mux|WideNor0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N57
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~60 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~60_combout  = ( \VGA|dib|verifica|pos~18_combout  & ( !\VGA|dib|verifica|pos~19_combout  & ( (!\VGA|dib|verifica|pos~5_combout  & (!\VGA|dib|verifica|pos~7_combout  & (!\VGA|dib|verifica|pos[47]~8_combout  $ 
// (!\VGA|dib|verifica|pos[48]~1_combout )))) ) ) )

	.dataa(!\VGA|dib|verifica|pos~5_combout ),
	.datab(!\VGA|dib|verifica|pos[47]~8_combout ),
	.datac(!\VGA|dib|verifica|pos~7_combout ),
	.datad(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datae(!\VGA|dib|verifica|pos~18_combout ),
	.dataf(!\VGA|dib|verifica|pos~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~60 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~60 .lut_mask = 64'h0000208000000000;
defparam \VGA|dib|draw_mux|WideNor0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N45
cyclonev_lcell_comb \VGA|dib|verifica|pos[19] (
// Equation(s):
// \VGA|dib|verifica|pos [19] = ( \VGA|dib|verifica|pos[45]~20_combout  & ( \VGA|dib|verifica|pos~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|dib|verifica|pos~18_combout ),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos[45]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|verifica|pos [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|verifica|pos[19] .extended_lut = "off";
defparam \VGA|dib|verifica|pos[19] .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|dib|verifica|pos[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~59 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~59_combout  = ( \VGA|dib|verifica|pos~17_combout  & ( (\VGA|dib|verifica|pos[48]~1_combout ) # (\VGA|dib|verifica|pos[46]~0_combout ) ) )

	.dataa(!\VGA|dib|verifica|pos[46]~0_combout ),
	.datab(!\VGA|dib|verifica|pos[48]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|verifica|pos~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~59 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~59 .lut_mask = 64'h0000000077777777;
defparam \VGA|dib|draw_mux|WideNor0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N30
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~63 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~63_combout  = ( !\VGA|dib|verifica|pos [19] & ( \VGA|dib|draw_mux|WideNor0~59_combout  & ( (!\VGA|dib|draw_mux|WideNor0~61_combout  & (\VGA|dib|lines~13_combout  & \VGA|dib|draw_mux|WideNor0~60_combout )) ) ) ) # ( 
// \VGA|dib|verifica|pos [19] & ( !\VGA|dib|draw_mux|WideNor0~59_combout  & ( (\VGA|dib|draw_mux|WideNor0~62_combout  & \VGA|dib|lines~13_combout ) ) ) ) # ( !\VGA|dib|verifica|pos [19] & ( !\VGA|dib|draw_mux|WideNor0~59_combout  & ( 
// (\VGA|dib|lines~13_combout  & (((!\VGA|dib|draw_mux|WideNor0~61_combout  & \VGA|dib|draw_mux|WideNor0~60_combout )) # (\VGA|dib|draw_mux|WideNor0~62_combout ))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~62_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~61_combout ),
	.datac(!\VGA|dib|lines~13_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~60_combout ),
	.datae(!\VGA|dib|verifica|pos [19]),
	.dataf(!\VGA|dib|draw_mux|WideNor0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~63 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~63 .lut_mask = 64'h050D0505000C0000;
defparam \VGA|dib|draw_mux|WideNor0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N24
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~64 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~64_combout  = ( \VGA|dib|draw_mux|WideNor0~55_combout  & ( !\VGA|dib|draw_mux|WideNor0~63_combout  & ( (!\VGA|dib|draw_mux|WideNor0~58_combout  & !\VGA|dib|draw_mux|WideNor0~51_combout ) ) ) ) # ( 
// !\VGA|dib|draw_mux|WideNor0~55_combout  & ( !\VGA|dib|draw_mux|WideNor0~63_combout  & ( (!\VGA|dib|draw_mux|WideNor0~51_combout  & ((!\VGA|dib|draw_mux|WideNor0~58_combout ) # ((!\VGA|dib|draw_mux|WideNor0~57_combout  & 
// !\VGA|dib|draw_mux|WideNor0~52_combout )))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~57_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~58_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~52_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~51_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~55_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~64 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~64 .lut_mask = 64'hEC00CC0000000000;
defparam \VGA|dib|draw_mux|WideNor0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N12
cyclonev_lcell_comb \VGA|dib|draw_mux|WideNor0~101 (
// Equation(s):
// \VGA|dib|draw_mux|WideNor0~101_combout  = ( \VGA|dib|draw_mux|WideNor0~100_combout  & ( \VGA|dib|draw_mux|WideNor0~64_combout  & ( (\VGA|dib|draw_mux|WideNor0~47_combout  & (\VGA|dib|draw_mux|WideNor0~86_combout  & (!\VGA|dib|draw_mux|WideNor0~76_combout  
// & \VGA|dib|draw_mux|WideNor0~30_combout ))) ) ) )

	.dataa(!\VGA|dib|draw_mux|WideNor0~47_combout ),
	.datab(!\VGA|dib|draw_mux|WideNor0~86_combout ),
	.datac(!\VGA|dib|draw_mux|WideNor0~76_combout ),
	.datad(!\VGA|dib|draw_mux|WideNor0~30_combout ),
	.datae(!\VGA|dib|draw_mux|WideNor0~100_combout ),
	.dataf(!\VGA|dib|draw_mux|WideNor0~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|WideNor0~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|WideNor0~101 .extended_lut = "off";
defparam \VGA|dib|draw_mux|WideNor0~101 .lut_mask = 64'h0000000000000010;
defparam \VGA|dib|draw_mux|WideNor0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N6
cyclonev_lcell_comb \VGA|dib|draw_mux|out_rgb~0 (
// Equation(s):
// \VGA|dib|draw_mux|out_rgb~0_combout  = ( \VGA|dib|draw_mux|Equal1~0_combout  ) # ( !\VGA|dib|draw_mux|Equal1~0_combout  & ( \VGA|dib|draw_mux|WideNor0~101_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|draw_mux|WideNor0~101_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|out_rgb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|out_rgb~0 .extended_lut = "off";
defparam \VGA|dib|draw_mux|out_rgb~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \VGA|dib|draw_mux|out_rgb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N48
cyclonev_lcell_comb \VGA|dib|draw_mux|Equal0~6 (
// Equation(s):
// \VGA|dib|draw_mux|Equal0~6_combout  = ( \VGA|dib|draw_mux|Equal0~5_combout  & ( \VGA|dib|lines~13_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|lines~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|Equal0~6 .extended_lut = "off";
defparam \VGA|dib|draw_mux|Equal0~6 .lut_mask = 64'h0000000033333333;
defparam \VGA|dib|draw_mux|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N9
cyclonev_lcell_comb \VGA|dib|draw_mux|out_rgb~1 (
// Equation(s):
// \VGA|dib|draw_mux|out_rgb~1_combout  = ( \VGA|dib|draw_mux|Equal0~6_combout  ) # ( !\VGA|dib|draw_mux|Equal0~6_combout  & ( \VGA|dib|draw_mux|WideNor0~101_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|dib|draw_mux|WideNor0~101_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|dib|draw_mux|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|dib|draw_mux|out_rgb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|dib|draw_mux|out_rgb~1 .extended_lut = "off";
defparam \VGA|dib|draw_mux|out_rgb~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \VGA|dib|draw_mux|out_rgb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
