# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../frequency_divider/frequency_divider.srcs/sources_1/new/clock_divider.vhd" \
"../../../../Assignment3.srcs/sources_1/new/frequency_dependend_sin_wave.vhd" \
"../../../../Assignment3.srcs/sources_1/new/sin_ROM_clk.vhd" \
"../../../../Assignment3.srcs/sim_1/new/freq_dep_sin_tb.vhd" \

# Do not sort compile order
nosort
