
07_uart_int_cubemx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000596c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08005afc  08005afc  00015afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b74  08005b74  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08005b74  08005b74  00015b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b7c  08005b7c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b7c  08005b7c  00015b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b80  08005b80  00015b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005b84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d0  2**0
                  CONTENTS
 10 .bss          00000458  200000d0  200000d0  000200d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000528  20000528  000200d0  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f01f  00000000  00000000  000200fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002695  00000000  00000000  0002f119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  000317b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d38  00000000  00000000  00032620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002372f  00000000  00000000  00033358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015de3  00000000  00000000  00056a87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbc8a  00000000  00000000  0006c86a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001384f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e18  00000000  00000000  00138544  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d0 	.word	0x200000d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ae4 	.word	0x08005ae4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	08005ae4 	.word	0x08005ae4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14d      	bne.n	800034c <__udivmoddi4+0xac>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d968      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b152      	cbz	r2, 80002d2 <__udivmoddi4+0x32>
 80002bc:	fa01 f302 	lsl.w	r3, r1, r2
 80002c0:	f1c2 0120 	rsb	r1, r2, #32
 80002c4:	fa20 f101 	lsr.w	r1, r0, r1
 80002c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002cc:	ea41 0803 	orr.w	r8, r1, r3
 80002d0:	4094      	lsls	r4, r2
 80002d2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80002d6:	0c21      	lsrs	r1, r4, #16
 80002d8:	fbb8 fef5 	udiv	lr, r8, r5
 80002dc:	fa1f f78c 	uxth.w	r7, ip
 80002e0:	fb05 831e 	mls	r3, r5, lr, r8
 80002e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e8:	fb0e f107 	mul.w	r1, lr, r7
 80002ec:	4299      	cmp	r1, r3
 80002ee:	d90b      	bls.n	8000308 <__udivmoddi4+0x68>
 80002f0:	eb1c 0303 	adds.w	r3, ip, r3
 80002f4:	f10e 30ff 	add.w	r0, lr, #4294967295
 80002f8:	f080 811e 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fc:	4299      	cmp	r1, r3
 80002fe:	f240 811b 	bls.w	8000538 <__udivmoddi4+0x298>
 8000302:	f1ae 0e02 	sub.w	lr, lr, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a5b      	subs	r3, r3, r1
 800030a:	b2a4      	uxth	r4, r4
 800030c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000310:	fb05 3310 	mls	r3, r5, r0, r3
 8000314:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000318:	fb00 f707 	mul.w	r7, r0, r7
 800031c:	42a7      	cmp	r7, r4
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x96>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f100 33ff 	add.w	r3, r0, #4294967295
 8000328:	f080 8108 	bcs.w	800053c <__udivmoddi4+0x29c>
 800032c:	42a7      	cmp	r7, r4
 800032e:	f240 8105 	bls.w	800053c <__udivmoddi4+0x29c>
 8000332:	4464      	add	r4, ip
 8000334:	3802      	subs	r0, #2
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800033c:	2100      	movs	r1, #0
 800033e:	b11e      	cbz	r6, 8000348 <__udivmoddi4+0xa8>
 8000340:	40d4      	lsrs	r4, r2
 8000342:	2300      	movs	r3, #0
 8000344:	e9c6 4300 	strd	r4, r3, [r6]
 8000348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034c:	428b      	cmp	r3, r1
 800034e:	d908      	bls.n	8000362 <__udivmoddi4+0xc2>
 8000350:	2e00      	cmp	r6, #0
 8000352:	f000 80ee 	beq.w	8000532 <__udivmoddi4+0x292>
 8000356:	2100      	movs	r1, #0
 8000358:	e9c6 0500 	strd	r0, r5, [r6]
 800035c:	4608      	mov	r0, r1
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f183 	clz	r1, r3
 8000366:	2900      	cmp	r1, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb65 0303 	sbc.w	r3, r5, r3
 800037a:	2001      	movs	r0, #1
 800037c:	4698      	mov	r8, r3
 800037e:	2e00      	cmp	r6, #0
 8000380:	d0e2      	beq.n	8000348 <__udivmoddi4+0xa8>
 8000382:	e9c6 4800 	strd	r4, r8, [r6]
 8000386:	e7df      	b.n	8000348 <__udivmoddi4+0xa8>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8091 	bne.w	80004b8 <__udivmoddi4+0x218>
 8000396:	eba1 050c 	sub.w	r5, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2101      	movs	r1, #1
 80003a4:	fbb5 f3f7 	udiv	r3, r5, r7
 80003a8:	fb07 5013 	mls	r0, r7, r3, r5
 80003ac:	0c25      	lsrs	r5, r4, #16
 80003ae:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	42a8      	cmp	r0, r5
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0505 	adds.w	r5, ip, r5
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	42a8      	cmp	r0, r5
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a2d      	subs	r5, r5, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb5 f0f7 	udiv	r0, r5, r7
 80003d4:	fb07 5510 	mls	r5, r7, r0, r5
 80003d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4628      	mov	r0, r5
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79e      	b.n	800033e <__udivmoddi4+0x9e>
 8000400:	f1c1 0720 	rsb	r7, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa05 f301 	lsl.w	r3, r5, r1
 8000416:	431c      	orrs	r4, r3
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f301 	lsl.w	r3, r0, r1
 8000422:	fbb5 f8f9 	udiv	r8, r5, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 5518 	mls	r5, r9, r8, r5
 8000430:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	42a8      	cmp	r0, r5
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0505 	adds.w	r5, ip, r5
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	42a8      	cmp	r0, r5
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4465      	add	r5, ip
 8000458:	1a2d      	subs	r5, r5, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000460:	fb09 5510 	mls	r5, r9, r0, r5
 8000464:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	45ae      	cmp	lr, r5
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0505 	adds.w	r5, ip, r5
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	45ae      	cmp	lr, r5
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4465      	add	r5, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba5 050e 	sub.w	r5, r5, lr
 800048e:	42a5      	cmp	r5, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15e      	cbz	r6, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb65 050e 	sbc.w	r5, r5, lr
 80004a2:	fa05 f707 	lsl.w	r7, r5, r7
 80004a6:	fa22 f301 	lsr.w	r3, r2, r1
 80004aa:	40cd      	lsrs	r5, r1
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c6 7500 	strd	r7, r5, [r6]
 80004b2:	2100      	movs	r1, #0
 80004b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b8:	f1c2 0320 	rsb	r3, r2, #32
 80004bc:	fa20 f103 	lsr.w	r1, r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa25 f303 	lsr.w	r3, r5, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	430d      	orrs	r5, r1
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f1f7 	udiv	r1, r3, r7
 80004d8:	fb07 3011 	mls	r0, r7, r1, r3
 80004dc:	0c2b      	lsrs	r3, r5, #16
 80004de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004e2:	fb01 f00e 	mul.w	r0, r1, lr
 80004e6:	4298      	cmp	r0, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	4298      	cmp	r0, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3902      	subs	r1, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1a1b      	subs	r3, r3, r0
 8000502:	b2ad      	uxth	r5, r5
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3310 	mls	r3, r7, r0, r3
 800050c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000510:	fb00 f30e 	mul.w	r3, r0, lr
 8000514:	42ab      	cmp	r3, r5
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0505 	adds.w	r5, ip, r5
 800051c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3802      	subs	r0, #2
 8000528:	4465      	add	r5, ip
 800052a:	1aed      	subs	r5, r5, r3
 800052c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	4631      	mov	r1, r6
 8000534:	4630      	mov	r0, r6
 8000536:	e707      	b.n	8000348 <__udivmoddi4+0xa8>
 8000538:	4686      	mov	lr, r0
 800053a:	e6e5      	b.n	8000308 <__udivmoddi4+0x68>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fa      	b.n	8000336 <__udivmoddi4+0x96>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4640      	mov	r0, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4641      	mov	r1, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4465      	add	r5, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4608      	mov	r0, r1
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ledISR>:


#include "ap.h"

void ledISR(void *arg)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  ledToggle(_DEF_LED3);     //led3 토글한다
 800057c:	2002      	movs	r0, #2
 800057e:	f000 fb37 	bl	8000bf0 <ledToggle>
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
	...

0800058c <apInit>:

void apInit(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af02      	add	r7, sp, #8
  swtimer_handle_t          h_led_timer;    //동작할 타이머 인덱스 변수

  //하드웨어 타이머 인터럽트 발생 주기가 1000us(1ms) 되도록 아래와 같이 설정한다.
  timerSetPeriod(_DEF_TIMER1, 1000);
 8000592:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fcd0 	bl	8000f3c <timerSetPeriod>
  //timerAttachInterrupt(_DEF_TIMER1, func);
  timerStart(_DEF_TIMER1);                      //start timer...
 800059c:	2000      	movs	r0, #0
 800059e:	f000 fd03 	bl	8000fa8 <timerStart>

  h_led_timer = swtimerGetHandle();             //타이머 인덱스값을 받아서 변수에 저장
 80005a2:	f000 fc77 	bl	8000e94 <swtimerGetHandle>
 80005a6:	4603      	mov	r3, r0
 80005a8:	80fb      	strh	r3, [r7, #6]
  swtimerSet(h_led_timer, 500, LOOP_TIME, ledISR, NULL);  //500ms 주기로 ledISR함수가 동작하도록 swtimer 설정
 80005aa:	88fb      	ldrh	r3, [r7, #6]
 80005ac:	b2d8      	uxtb	r0, r3
 80005ae:	2300      	movs	r3, #0
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <apInit+0x58>)
 80005b4:	2202      	movs	r2, #2
 80005b6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005ba:	f000 fbff 	bl	8000dbc <swtimerSet>
  swtimerStart(h_led_timer);    //swtimer 시작
 80005be:	88fb      	ldrh	r3, [r7, #6]
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 fc3c 	bl	8000e40 <swtimerStart>

  uartOpen(_DEF_UART1, 115200);
 80005c8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80005cc:	2000      	movs	r0, #0
 80005ce:	f000 fdfb 	bl	80011c8 <uartOpen>

  uartPrintf(_DEF_UART1, "UART 1 OPEN \r\n");
 80005d2:	4905      	ldr	r1, [pc, #20]	; (80005e8 <apInit+0x5c>)
 80005d4:	2000      	movs	r0, #0
 80005d6:	f000 ff67 	bl	80014a8 <uartPrintf>
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	08000575 	.word	0x08000575
 80005e8:	08005afc 	.word	0x08005afc

080005ec <apMain>:

void apMain(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  uint8_t rx_data;

  pre_time = millis();
 80005f2:	f000 f859 	bl	80006a8 <millis>
 80005f6:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if(millis() - pre_time >= 500)
 80005f8:	f000 f856 	bl	80006a8 <millis>
 80005fc:	4602      	mov	r2, r0
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000606:	d302      	bcc.n	800060e <apMain+0x22>
    {
      pre_time = millis();
 8000608:	f000 f84e 	bl	80006a8 <millis>
 800060c:	6078      	str	r0, [r7, #4]
      //ledToggle(_DEF_LED1);
      //uartPrintf(_DEF_UART1, uartRead(_DEF_UART1));
    }

    if(uartAvailable(_DEF_UART1) > 0)
 800060e:	2000      	movs	r0, #0
 8000610:	f000 fea8 	bl	8001364 <uartAvailable>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d0ee      	beq.n	80005f8 <apMain+0xc>
    {
      rx_data = uartRead(_DEF_UART1);
 800061a:	2000      	movs	r0, #0
 800061c:	f000 ff1e 	bl	800145c <uartRead>
 8000620:	4603      	mov	r3, r0
 8000622:	70fb      	strb	r3, [r7, #3]

      uartPrintf(_DEF_UART1, "rx data : %c %X\r\n", rx_data, rx_data);
 8000624:	78fa      	ldrb	r2, [r7, #3]
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	4902      	ldr	r1, [pc, #8]	; (8000634 <apMain+0x48>)
 800062a:	2000      	movs	r0, #0
 800062c:	f000 ff3c 	bl	80014a8 <uartPrintf>
    if(millis() - pre_time >= 500)
 8000630:	e7e2      	b.n	80005f8 <apMain+0xc>
 8000632:	bf00      	nop
 8000634:	08005b0c 	.word	0x08005b0c

08000638 <bspInit>:
static void SystemClock_Config(void);
static void Error_Handler(void);


void bspInit(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
  HAL_Init();
 800063e:	f001 f851 	bl	80016e4 <HAL_Init>

  SystemClock_Config();
 8000642:	f000 f839 	bl	80006b8 <SystemClock_Config>

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <bspInit+0x6c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a15      	ldr	r2, [pc, #84]	; (80006a4 <bspInit+0x6c>)
 8000650:	f043 0310 	orr.w	r3, r3, #16
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <bspInit+0x6c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 0310 	and.w	r3, r3, #16
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <bspInit+0x6c>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	; (80006a4 <bspInit+0x6c>)
 800066c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000670:	6313      	str	r3, [r2, #48]	; 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <bspInit+0x6c>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <bspInit+0x6c>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	4a07      	ldr	r2, [pc, #28]	; (80006a4 <bspInit+0x6c>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6313      	str	r3, [r2, #48]	; 0x30
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <bspInit+0x6c>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]


}
 800069a:	bf00      	nop
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800

080006a8 <millis>:
{
  HAL_Delay(ms);
}

uint32_t millis(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80006ac:	f001 f87e 	bl	80017ac <HAL_GetTick>
 80006b0:	4603      	mov	r3, r0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	; 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	4b2f      	ldr	r3, [pc, #188]	; (8000780 <SystemClock_Config+0xc8>)
 80006c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c6:	4a2e      	ldr	r2, [pc, #184]	; (8000780 <SystemClock_Config+0xc8>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	6413      	str	r3, [r2, #64]	; 0x40
 80006ce:	4b2c      	ldr	r3, [pc, #176]	; (8000780 <SystemClock_Config+0xc8>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006da:	2300      	movs	r3, #0
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	4b29      	ldr	r3, [pc, #164]	; (8000784 <SystemClock_Config+0xcc>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a28      	ldr	r2, [pc, #160]	; (8000784 <SystemClock_Config+0xcc>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e8:	6013      	str	r3, [r2, #0]
 80006ea:	4b26      	ldr	r3, [pc, #152]	; (8000784 <SystemClock_Config+0xcc>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006f6:	2301      	movs	r3, #1
 80006f8:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000700:	2302      	movs	r3, #2
 8000702:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000704:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000708:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 25;
 800070a:	2319      	movs	r3, #25
 800070c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800070e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000712:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000714:	2302      	movs	r3, #2
 8000716:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000718:	2307      	movs	r3, #7
 800071a:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	4618      	mov	r0, r3
 8000722:	f002 f8bb 	bl	800289c <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 800072c:	f000 f82e 	bl	800078c <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000730:	230f      	movs	r3, #15
 8000732:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000740:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000746:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000748:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800074c:	2105      	movs	r1, #5
 800074e:	4618      	mov	r0, r3
 8000750:	f002 fb1c 	bl	8002d8c <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xa6>
  {
    /* Initialization Error */
    Error_Handler();
 800075a:	f000 f817 	bl	800078c <Error_Handler>
  }

  /* STM32F405x/407x/415x/417x Revision Z devices: prefetch is supported  */
  if (HAL_GetREVID() == 0x1001)
 800075e:	f001 f82f 	bl	80017c0 <HAL_GetREVID>
 8000762:	4603      	mov	r3, r0
 8000764:	f241 0201 	movw	r2, #4097	; 0x1001
 8000768:	4293      	cmp	r3, r2
 800076a:	d105      	bne.n	8000778 <SystemClock_Config+0xc0>
  {
    /* Enable the Flash prefetch */
    __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <SystemClock_Config+0xd0>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a05      	ldr	r2, [pc, #20]	; (8000788 <SystemClock_Config+0xd0>)
 8000772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000776:	6013      	str	r3, [r2, #0]
  }
}
 8000778:	bf00      	nop
 800077a:	3750      	adds	r7, #80	; 0x50
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000
 8000788:	40023c00 	.word	0x40023c00

0800078c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
 8000790:	e7fe      	b.n	8000790 <Error_Handler+0x4>
	...

08000794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <HAL_MspInit+0x48>)
 80007a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007a2:	4a0e      	ldr	r2, [pc, #56]	; (80007dc <HAL_MspInit+0x48>)
 80007a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a8:	6453      	str	r3, [r2, #68]	; 0x44
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <HAL_MspInit+0x48>)
 80007ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <HAL_MspInit+0x48>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	4a07      	ldr	r2, [pc, #28]	; (80007dc <HAL_MspInit+0x48>)
 80007c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c4:	6413      	str	r3, [r2, #64]	; 0x40
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_MspInit+0x48>)
 80007c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d2:	bf00      	nop
 80007d4:	370c      	adds	r7, #12
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr
 80007dc:	40023800 	.word	0x40023800

080007e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <NMI_Handler+0x4>

080007e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <MemManage_Handler+0x4>

080007f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <BusFault_Handler+0x4>

080007f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <UsageFault_Handler+0x4>

080007fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr

0800080a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr

08000816 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr

08000822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000826:	f000 ffaf 	bl	8001788 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
	...

08000830 <USART1_IRQHandler>:
#endif
/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000834:	4802      	ldr	r0, [pc, #8]	; (8000840 <USART1_IRQHandler+0x10>)
 8000836:	f003 fb63 	bl	8003f00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000290 	.word	0x20000290

08000844 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000848:	4802      	ldr	r0, [pc, #8]	; (8000854 <DMA2_Stream2_IRQHandler+0x10>)
 800084a:	f001 fafb 	bl	8001e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200002d4 	.word	0x200002d4

08000858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000860:	4a14      	ldr	r2, [pc, #80]	; (80008b4 <_sbrk+0x5c>)
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <_sbrk+0x60>)
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800086c:	4b13      	ldr	r3, [pc, #76]	; (80008bc <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d102      	bne.n	800087a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000874:	4b11      	ldr	r3, [pc, #68]	; (80008bc <_sbrk+0x64>)
 8000876:	4a12      	ldr	r2, [pc, #72]	; (80008c0 <_sbrk+0x68>)
 8000878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800087a:	4b10      	ldr	r3, [pc, #64]	; (80008bc <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	429a      	cmp	r2, r3
 8000886:	d207      	bcs.n	8000898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000888:	f004 fc7c 	bl	8005184 <__errno>
 800088c:	4603      	mov	r3, r0
 800088e:	220c      	movs	r2, #12
 8000890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
 8000896:	e009      	b.n	80008ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <_sbrk+0x64>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <_sbrk+0x64>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4413      	add	r3, r2
 80008a6:	4a05      	ldr	r2, [pc, #20]	; (80008bc <_sbrk+0x64>)
 80008a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008aa:	68fb      	ldr	r3, [r7, #12]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3718      	adds	r7, #24
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20020000 	.word	0x20020000
 80008b8:	00000400 	.word	0x00000400
 80008bc:	200000ec 	.word	0x200000ec
 80008c0:	20000528 	.word	0x20000528

080008c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80008d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000908 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008d4:	480d      	ldr	r0, [pc, #52]	; (800090c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80008d6:	490e      	ldr	r1, [pc, #56]	; (8000910 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80008d8:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008dc:	e002      	b.n	80008e4 <LoopCopyDataInit>

080008de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e2:	3304      	adds	r3, #4

080008e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e8:	d3f9      	bcc.n	80008de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ea:	4a0b      	ldr	r2, [pc, #44]	; (8000918 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008ec:	4c0b      	ldr	r4, [pc, #44]	; (800091c <LoopFillZerobss+0x26>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f0:	e001      	b.n	80008f6 <LoopFillZerobss>

080008f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f4:	3204      	adds	r2, #4

080008f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f8:	d3fb      	bcc.n	80008f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008fa:	f7ff ffe3 	bl	80008c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008fe:	f004 fc47 	bl	8005190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000902:	f004 fc2f 	bl	8005164 <main>
  bx  lr    
 8000906:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000908:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800090c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000910:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8000914:	08005b84 	.word	0x08005b84
  ldr r2, =_sbss
 8000918:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 800091c:	20000528 	.word	0x20000528

08000920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000920:	e7fe      	b.n	8000920 <ADC_IRQHandler>

08000922 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000922:	b480      	push	{r7}
 8000924:	b087      	sub	sp, #28
 8000926:	af00      	add	r7, sp, #0
 8000928:	60f8      	str	r0, [r7, #12]
 800092a:	60b9      	str	r1, [r7, #8]
 800092c:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800092e:	2301      	movs	r3, #1
 8000930:	75fb      	strb	r3, [r7, #23]

  //q buffer 입/출력 인덱스 초기화
  p_node->ptr_in    = 0;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
  p_node->ptr_out   = 0;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	2200      	movs	r2, #0
 800093c:	605a      	str	r2, [r3, #4]
  p_node->p_buf     = p_buf;
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	68ba      	ldr	r2, [r7, #8]
 8000942:	60da      	str	r2, [r3, #12]
  p_node->length    = length;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	609a      	str	r2, [r3, #8]

  if(p_node->p_buf == NULL)   //생성할 버퍼가 null이면 비정상 리턴
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	68db      	ldr	r3, [r3, #12]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d104      	bne.n	800095c <qbufferCreate+0x3a>
  {
    p_node->length = 0;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
    ret = false;
 8000958:	2300      	movs	r3, #0
 800095a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800095c:	7dfb      	ldrb	r3, [r7, #23]
}
 800095e:	4618      	mov	r0, r3
 8000960:	371c      	adds	r7, #28
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000968:	b480      	push	{r7}
 800096a:	b089      	sub	sp, #36	; 0x24
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	60b9      	str	r1, [r7, #8]
 8000972:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000974:	2301      	movs	r3, #1
 8000976:	77fb      	strb	r3, [r7, #31]
  uint32_t i;
  uint32_t index;
  uint32_t next_index;

  if(p_node->p_buf == NULL)     return false;
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d101      	bne.n	8000984 <qbufferWrite+0x1c>
 8000980:	2300      	movs	r3, #0
 8000982:	e02d      	b.n	80009e0 <qbufferWrite+0x78>

  for(i=0;i<length;i++)
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
 8000988:	e025      	b.n	80009d6 <qbufferWrite+0x6e>
  {
    index       = p_node->ptr_in;       //q 버퍼 입력 인덱스를 index에 저장
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	613b      	str	r3, [r7, #16]
    next_index  = p_node->ptr_in + 1;   //q 버퍼 입력 인덱스 1 증가한 값을 next_index에 저장
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	3301      	adds	r3, #1
 8000996:	617b      	str	r3, [r7, #20]
    //큐버퍼 읽지 않고 쓰기만 하다보면....
    //아래 조건을 만족하게 되고
    //next_index가 0으로 초기화 된다.
    //next_index가 0이 되면
    //prt out 인덱스와 같아지므로 buffer full error를 반환한다.
    if(next_index == p_node->length)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	697a      	ldr	r2, [r7, #20]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d101      	bne.n	80009a6 <qbufferWrite+0x3e>
    {
      next_index = 0;   //next index 초기화
 80009a2:	2300      	movs	r3, #0
 80009a4:	617b      	str	r3, [r7, #20]
    }

    //next_index가 out 인덱스와 같지 않다는것은
    //write할수 있는 버퍼 공간이 있다는 의미
    if(next_index != p_node->ptr_out)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	697a      	ldr	r2, [r7, #20]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d00c      	beq.n	80009ca <qbufferWrite+0x62>
    {
      //외부에서 입력된 length 길이의 p_buf i번째 데이터를 정의된 큐버퍼 index번째에 저장
      p_node->p_buf[index] = p_buf[i];
 80009b0:	68ba      	ldr	r2, [r7, #8]
 80009b2:	69bb      	ldr	r3, [r7, #24]
 80009b4:	441a      	add	r2, r3
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	68d9      	ldr	r1, [r3, #12]
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	440b      	add	r3, r1
 80009be:	7812      	ldrb	r2, [r2, #0]
 80009c0:	701a      	strb	r2, [r3, #0]
      //in index 1증가
      p_node->ptr_in   = next_index;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	697a      	ldr	r2, [r7, #20]
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	e002      	b.n	80009d0 <qbufferWrite+0x68>
    }
    else
    {
      ret = false;    // buffer full error
 80009ca:	2300      	movs	r3, #0
 80009cc:	77fb      	strb	r3, [r7, #31]
      break;          // stop loop
 80009ce:	e006      	b.n	80009de <qbufferWrite+0x76>
  for(i=0;i<length;i++)
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	3301      	adds	r3, #1
 80009d4:	61bb      	str	r3, [r7, #24]
 80009d6:	69ba      	ldr	r2, [r7, #24]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d3d5      	bcc.n	800098a <qbufferWrite+0x22>
    }
  }

  return ret;
 80009de:	7ffb      	ldrb	r3, [r7, #31]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3724      	adds	r7, #36	; 0x24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr

080009ea <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b087      	sub	sp, #28
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	60f8      	str	r0, [r7, #12]
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80009f6:	2301      	movs	r3, #1
 80009f8:	75fb      	strb	r3, [r7, #23]
      break;          //stop loop
    }
  }
  */

  for(int i=0;i<length;i++)
 80009fa:	2300      	movs	r3, #0
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	e026      	b.n	8000a4e <qbufferRead+0x64>
  {
    if(p_node->p_buf != NULL)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d009      	beq.n	8000a1c <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->ptr_out];
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	68da      	ldr	r2, [r3, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	441a      	add	r2, r3
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	68b9      	ldr	r1, [r7, #8]
 8000a16:	440b      	add	r3, r1
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	701a      	strb	r2, [r3, #0]
    }

    if(p_node->ptr_out != p_node->ptr_in) // 꺼낼 데이터 존재한다면??
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	685a      	ldr	r2, [r3, #4]
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d00c      	beq.n	8000a42 <qbufferRead+0x58>
    {
      p_node->ptr_out = (p_node->ptr_out + 1) % p_node->length; //out 인덱스 1 증가
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	6892      	ldr	r2, [r2, #8]
 8000a32:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a36:	fb01 f202 	mul.w	r2, r1, r2
 8000a3a:	1a9a      	subs	r2, r3, r2
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	e002      	b.n	8000a48 <qbufferRead+0x5e>
    }
    else  //꺼낼 데이터가 없다면??
    {
      ret = false;
 8000a42:	2300      	movs	r3, #0
 8000a44:	75fb      	strb	r3, [r7, #23]
      break;
 8000a46:	e006      	b.n	8000a56 <qbufferRead+0x6c>
  for(int i=0;i<length;i++)
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d8d4      	bhi.n	8000a00 <qbufferRead+0x16>
    }
  }

  return ret;
 8000a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	371c      	adds	r7, #28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr

08000a62 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b085      	sub	sp, #20
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
  uint32_t length = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]

  //최초 초기상태라면 length 0을 반환
  length = (p_node->length + p_node->ptr_in - p_node->ptr_out) % p_node->length;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	441a      	add	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	6892      	ldr	r2, [r2, #8]
 8000a82:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a86:	fb01 f202 	mul.w	r2, r1, r2
 8000a8a:	1a9b      	subs	r3, r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]

  return length;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3714      	adds	r7, #20
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
	...

08000a9c <buttonInit>:
        {GPIOC, GPIO_PIN_0, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOC, GPIO_PIN_1, GPIO_PIN_RESET, GPIO_PIN_SET}
    };

void buttonInit(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	71fb      	strb	r3, [r7, #7]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <buttonInit+0x64>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a14      	ldr	r2, [pc, #80]	; (8000b00 <buttonInit+0x64>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <buttonInit+0x64>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <buttonInit+0x68>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	605a      	str	r2, [r3, #4]

  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000ac8:	2300      	movs	r3, #0
 8000aca:	71fb      	strb	r3, [r7, #7]
 8000acc:	e010      	b.n	8000af0 <buttonInit+0x54>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	; (8000b08 <buttonInit+0x6c>)
 8000ad2:	00db      	lsls	r3, r3, #3
 8000ad4:	4413      	add	r3, r2
 8000ad6:	889b      	ldrh	r3, [r3, #4]
 8000ad8:	461a      	mov	r2, r3
 8000ada:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <buttonInit+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(button_tbl[HW_BUTTON_MAX_CH].port, &GPIO_InitStruct);
 8000ade:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <buttonInit+0x6c>)
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	4908      	ldr	r1, [pc, #32]	; (8000b04 <buttonInit+0x68>)
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f001 fc13 	bl	8002310 <HAL_GPIO_Init>
  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	3301      	adds	r3, #1
 8000aee:	71fb      	strb	r3, [r7, #7]
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b02      	cmp	r3, #2
 8000af4:	d9eb      	bls.n	8000ace <buttonInit+0x32>
  }
}
 8000af6:	bf00      	nop
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40023800 	.word	0x40023800
 8000b04:	200000f0 	.word	0x200000f0
 8000b08:	20000004 	.word	0x20000004

08000b0c <ledInit>:
        {GPIOE, GPIO_PIN_5, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOB, GPIO_PIN_9, GPIO_PIN_SET  , GPIO_PIN_RESET}
    };

void ledInit(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	73fb      	strb	r3, [r7, #15]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60bb      	str	r3, [r7, #8]
 8000b1a:	4b22      	ldr	r3, [pc, #136]	; (8000ba4 <ledInit+0x98>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a21      	ldr	r2, [pc, #132]	; (8000ba4 <ledInit+0x98>)
 8000b20:	f043 0302 	orr.w	r3, r3, #2
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <ledInit+0x98>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0302 	and.w	r3, r3, #2
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
 8000b36:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <ledInit+0x98>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a1a      	ldr	r2, [pc, #104]	; (8000ba4 <ledInit+0x98>)
 8000b3c:	f043 0310 	orr.w	r3, r3, #16
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b18      	ldr	r3, [pc, #96]	; (8000ba4 <ledInit+0x98>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <ledInit+0x9c>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <ledInit+0x9c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <ledInit+0x9c>)
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	60da      	str	r2, [r3, #12]

  for(i=0;i<MAX_HW_LED_CH;i++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e016      	b.n	8000b94 <ledInit+0x88>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	4a10      	ldr	r2, [pc, #64]	; (8000bac <ledInit+0xa0>)
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	4413      	add	r3, r2
 8000b6e:	889b      	ldrh	r3, [r3, #4]
 8000b70:	461a      	mov	r2, r3
 8000b72:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <ledInit+0x9c>)
 8000b74:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
 8000b78:	4a0c      	ldr	r2, [pc, #48]	; (8000bac <ledInit+0xa0>)
 8000b7a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b7e:	490a      	ldr	r1, [pc, #40]	; (8000ba8 <ledInit+0x9c>)
 8000b80:	4618      	mov	r0, r3
 8000b82:	f001 fbc5 	bl	8002310 <HAL_GPIO_Init>

    ledOff(i);
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 f811 	bl	8000bb0 <ledOff>
  for(i=0;i<MAX_HW_LED_CH;i++)
 8000b8e:	7bfb      	ldrb	r3, [r7, #15]
 8000b90:	3301      	adds	r3, #1
 8000b92:	73fb      	strb	r3, [r7, #15]
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	2b04      	cmp	r3, #4
 8000b98:	d9e5      	bls.n	8000b66 <ledInit+0x5a>
  }


}
 8000b9a:	bf00      	nop
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40023800 	.word	0x40023800
 8000ba8:	20000104 	.word	0x20000104
 8000bac:	2000001c 	.word	0x2000001c

08000bb0 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	2b05      	cmp	r3, #5
 8000bbe:	d811      	bhi.n	8000be4 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	; (8000bec <ledOff+0x3c>)
 8000bc4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	4a08      	ldr	r2, [pc, #32]	; (8000bec <ledOff+0x3c>)
 8000bcc:	00db      	lsls	r3, r3, #3
 8000bce:	4413      	add	r3, r2
 8000bd0:	8899      	ldrh	r1, [r3, #4]
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4a05      	ldr	r2, [pc, #20]	; (8000bec <ledOff+0x3c>)
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	4413      	add	r3, r2
 8000bda:	79db      	ldrb	r3, [r3, #7]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	f001 fe2b 	bl	8002838 <HAL_GPIO_WritePin>
 8000be2:	e000      	b.n	8000be6 <ledOff+0x36>
  if(ch > MAX_HW_LED_CH)    return;
 8000be4:	bf00      	nop
}
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000001c 	.word	0x2000001c

08000bf0 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2b05      	cmp	r3, #5
 8000bfe:	d80d      	bhi.n	8000c1c <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	4a08      	ldr	r2, [pc, #32]	; (8000c24 <ledToggle+0x34>)
 8000c04:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4906      	ldr	r1, [pc, #24]	; (8000c24 <ledToggle+0x34>)
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	440b      	add	r3, r1
 8000c10:	889b      	ldrh	r3, [r3, #4]
 8000c12:	4619      	mov	r1, r3
 8000c14:	4610      	mov	r0, r2
 8000c16:	f001 fe27 	bl	8002868 <HAL_GPIO_TogglePin>
 8000c1a:	e000      	b.n	8000c1e <ledToggle+0x2e>
  if(ch > MAX_HW_LED_CH)    return;
 8000c1c:	bf00      	nop
}
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	2000001c 	.word	0x2000001c

08000c28 <swtimerInit>:
static volatile uint32_t sw_timer_counter         = 0;
static volatile uint16_t sw_timer_handle_index    = 0;
static swtimer_t    swtimer_tbl[SW_TIMER_MAX];            //타이머 배열 선언

bool swtimerInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
  uint8_t i;
  static uint8_t excute = 0;

  if(excute == 1)
 8000c2e:	4b1f      	ldr	r3, [pc, #124]	; (8000cac <swtimerInit+0x84>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d101      	bne.n	8000c3a <swtimerInit+0x12>
  {
    return false;           //이미 한번 실행했다면 정지
 8000c36:	2300      	movs	r3, #0
 8000c38:	e033      	b.n	8000ca2 <swtimerInit+0x7a>
  }

  //구조체 초기화
  for(i=0;i<SW_TIMER_MAX;i++)
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	71fb      	strb	r3, [r7, #7]
 8000c3e:	e029      	b.n	8000c94 <swtimerInit+0x6c>
  {
    swtimer_tbl[i].Timer_Cnt      = 0;          //현재 타이머값 0으로 초기화
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	491b      	ldr	r1, [pc, #108]	; (8000cb0 <swtimerInit+0x88>)
 8000c44:	4613      	mov	r3, r2
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	4413      	add	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	3304      	adds	r3, #4
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].Timer_En       = OFF;        //타이머는 초기에 비활성화
 8000c54:	79fa      	ldrb	r2, [r7, #7]
 8000c56:	4916      	ldr	r1, [pc, #88]	; (8000cb0 <swtimerInit+0x88>)
 8000c58:	4613      	mov	r3, r2
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	4413      	add	r3, r2
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	440b      	add	r3, r1
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
    swtimer_tbl[i].Timer_Init     = 0;          //타이머 초기화될때 타이머값 변수 초기화
 8000c66:	79fa      	ldrb	r2, [r7, #7]
 8000c68:	4911      	ldr	r1, [pc, #68]	; (8000cb0 <swtimerInit+0x88>)
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	4413      	add	r3, r2
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	440b      	add	r3, r1
 8000c74:	3308      	adds	r3, #8
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].TmrFunt        = NULL;       //타이머 만료시 실행할 함수는 Null로 초기화
 8000c7a:	79fa      	ldrb	r2, [r7, #7]
 8000c7c:	490c      	ldr	r1, [pc, #48]	; (8000cb0 <swtimerInit+0x88>)
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	440b      	add	r3, r1
 8000c88:	330c      	adds	r3, #12
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
  for(i=0;i<SW_TIMER_MAX;i++)
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	3301      	adds	r3, #1
 8000c92:	71fb      	strb	r3, [r7, #7]
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2b07      	cmp	r3, #7
 8000c98:	d9d2      	bls.n	8000c40 <swtimerInit+0x18>
  }

  //한번 실행됬으므로 변수 1로 설정
  excute = 1;
 8000c9a:	4b04      	ldr	r3, [pc, #16]	; (8000cac <swtimerInit+0x84>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]

  return true;
 8000ca0:	2301      	movs	r3, #1
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	200001c0 	.word	0x200001c0
 8000cb0:	20000120 	.word	0x20000120

08000cb4 <swtimerISR>:

/*
 * @ 타이머 인터럽트 발생시 ㅅ실행되는 인럽텁트 서비스 루틴
 */
void swtimerISR(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
  uint8_t i;

  //설정된 주기마다 이 함수가 실행되므로 카운터 변수가 설정된 주기마다 1씩 증가한다.
  //여기서는 주기가 1ms이므로 1ms 주기로 카운터 변수가 1씩 증가한다.
  sw_timer_counter++;
 8000cba:	4b3d      	ldr	r3, [pc, #244]	; (8000db0 <swtimerISR+0xfc>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a3b      	ldr	r2, [pc, #236]	; (8000db0 <swtimerISR+0xfc>)
 8000cc2:	6013      	str	r3, [r2, #0]

  for(i=0;i<SW_TIMER_MAX && i<sw_timer_handle_index; i++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	71fb      	strb	r3, [r7, #7]
 8000cc8:	e063      	b.n	8000d92 <swtimerISR+0xde>
  {
    if(swtimer_tbl[i].Timer_En == ON)                             //해당 타이머가 활성화 됬는지??
 8000cca:	79fa      	ldrb	r2, [r7, #7]
 8000ccc:	4939      	ldr	r1, [pc, #228]	; (8000db4 <swtimerISR+0x100>)
 8000cce:	4613      	mov	r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	4413      	add	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	440b      	add	r3, r1
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d156      	bne.n	8000d8c <swtimerISR+0xd8>
    {
      swtimer_tbl[i].Timer_Cnt--;                                 //타이머 1씩 감소
 8000cde:	79fa      	ldrb	r2, [r7, #7]
 8000ce0:	4934      	ldr	r1, [pc, #208]	; (8000db4 <swtimerISR+0x100>)
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	440b      	add	r3, r1
 8000cec:	3304      	adds	r3, #4
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	1e59      	subs	r1, r3, #1
 8000cf2:	4830      	ldr	r0, [pc, #192]	; (8000db4 <swtimerISR+0x100>)
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	4413      	add	r3, r2
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	4403      	add	r3, r0
 8000cfe:	3304      	adds	r3, #4
 8000d00:	6019      	str	r1, [r3, #0]

      if(swtimer_tbl[i].Timer_Cnt == 0)                           //해당 활성화된 타이머가 계속감소하여 0이 됬다면
 8000d02:	79fa      	ldrb	r2, [r7, #7]
 8000d04:	492b      	ldr	r1, [pc, #172]	; (8000db4 <swtimerISR+0x100>)
 8000d06:	4613      	mov	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	440b      	add	r3, r1
 8000d10:	3304      	adds	r3, #4
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d139      	bne.n	8000d8c <swtimerISR+0xd8>
      {
        if(swtimer_tbl[i].Timer_Mode == ONE_TIME)                 //타이머를 한번만 실행하는 모드라면
 8000d18:	79fa      	ldrb	r2, [r7, #7]
 8000d1a:	4926      	ldr	r1, [pc, #152]	; (8000db4 <swtimerISR+0x100>)
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	440b      	add	r3, r1
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d108      	bne.n	8000d40 <swtimerISR+0x8c>
        {
          swtimer_tbl[i].Timer_En = OFF;                          //타이머를 비활성화 시킨다.
 8000d2e:	79fa      	ldrb	r2, [r7, #7]
 8000d30:	4920      	ldr	r1, [pc, #128]	; (8000db4 <swtimerISR+0x100>)
 8000d32:	4613      	mov	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	440b      	add	r3, r1
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	701a      	strb	r2, [r3, #0]
        }

        swtimer_tbl[i].Timer_Cnt = swtimer_tbl[i].Timer_Init;     //현재 타이머 값을 초기화 한다.
 8000d40:	79f9      	ldrb	r1, [r7, #7]
 8000d42:	79fa      	ldrb	r2, [r7, #7]
 8000d44:	481b      	ldr	r0, [pc, #108]	; (8000db4 <swtimerISR+0x100>)
 8000d46:	460b      	mov	r3, r1
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4403      	add	r3, r0
 8000d50:	3308      	adds	r3, #8
 8000d52:	6819      	ldr	r1, [r3, #0]
 8000d54:	4817      	ldr	r0, [pc, #92]	; (8000db4 <swtimerISR+0x100>)
 8000d56:	4613      	mov	r3, r2
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	4413      	add	r3, r2
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	4403      	add	r3, r0
 8000d60:	3304      	adds	r3, #4
 8000d62:	6019      	str	r1, [r3, #0]

        (*swtimer_tbl[i].TmrFunt)(swtimer_tbl[i].TmrFuntArg);     //함수를 실행한다.
 8000d64:	79fa      	ldrb	r2, [r7, #7]
 8000d66:	4913      	ldr	r1, [pc, #76]	; (8000db4 <swtimerISR+0x100>)
 8000d68:	4613      	mov	r3, r2
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	440b      	add	r3, r1
 8000d72:	330c      	adds	r3, #12
 8000d74:	6819      	ldr	r1, [r3, #0]
 8000d76:	79fa      	ldrb	r2, [r7, #7]
 8000d78:	480e      	ldr	r0, [pc, #56]	; (8000db4 <swtimerISR+0x100>)
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	4413      	add	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4403      	add	r3, r0
 8000d84:	3310      	adds	r3, #16
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	4788      	blx	r1
  for(i=0;i<SW_TIMER_MAX && i<sw_timer_handle_index; i++)
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	2b07      	cmp	r3, #7
 8000d96:	d806      	bhi.n	8000da6 <swtimerISR+0xf2>
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <swtimerISR+0x104>)
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d391      	bcc.n	8000cca <swtimerISR+0x16>
      }
    }
  }
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000118 	.word	0x20000118
 8000db4:	20000120 	.word	0x20000120
 8000db8:	2000011c 	.word	0x2000011c

08000dbc <swtimerSet>:

/*
 * @ 타이머 번호별로 모드, 실행할 함수설정
 * */
void swtimerSet(uint8_t TmrNum, uint32_t TmrData, uint8_t TmrMode, void (*Func)(void*), void *arg)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	73fb      	strb	r3, [r7, #15]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	73bb      	strb	r3, [r7, #14]
  swtimer_tbl[TmrNum].Timer_Mode    = TmrMode;      //해당 타이머 번호의 동작 모드
 8000dce:	7bfa      	ldrb	r2, [r7, #15]
 8000dd0:	491a      	ldr	r1, [pc, #104]	; (8000e3c <swtimerSet+0x80>)
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	4413      	add	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	440b      	add	r3, r1
 8000ddc:	3301      	adds	r3, #1
 8000dde:	7bba      	ldrb	r2, [r7, #14]
 8000de0:	701a      	strb	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFunt       = Func;          //해당 타이머 번호 타이머 만료 시 실행할 함수
 8000de2:	7bfa      	ldrb	r2, [r7, #15]
 8000de4:	4915      	ldr	r1, [pc, #84]	; (8000e3c <swtimerSet+0x80>)
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	440b      	add	r3, r1
 8000df0:	330c      	adds	r3, #12
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFuntArg    = arg;          //해당 타이머 번호 타이머 만료 시 실행할 함수의 입력 매개변수
 8000df6:	7bfa      	ldrb	r2, [r7, #15]
 8000df8:	4910      	ldr	r1, [pc, #64]	; (8000e3c <swtimerSet+0x80>)
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	440b      	add	r3, r1
 8000e04:	3310      	adds	r3, #16
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Cnt     = TmrData;      //해당 타이머의 현재 카운터 값
 8000e0a:	7bfa      	ldrb	r2, [r7, #15]
 8000e0c:	490b      	ldr	r1, [pc, #44]	; (8000e3c <swtimerSet+0x80>)
 8000e0e:	4613      	mov	r3, r2
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	4413      	add	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	440b      	add	r3, r1
 8000e18:	3304      	adds	r3, #4
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Init    = TmrData;      //해당 타이머의 초기화 시 카운터 값
 8000e1e:	7bfa      	ldrb	r2, [r7, #15]
 8000e20:	4906      	ldr	r1, [pc, #24]	; (8000e3c <swtimerSet+0x80>)
 8000e22:	4613      	mov	r3, r2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	4413      	add	r3, r2
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	440b      	add	r3, r1
 8000e2c:	3308      	adds	r3, #8
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	bf00      	nop
 8000e34:	3714      	adds	r7, #20
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr
 8000e3c:	20000120 	.word	0x20000120

08000e40 <swtimerStart>:


void swtimerStart(uint8_t TmrNum)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	71fb      	strb	r3, [r7, #7]
  if(TmrNum  < SW_TIMER_MAX)
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	2b07      	cmp	r3, #7
 8000e4e:	d81a      	bhi.n	8000e86 <swtimerStart+0x46>
  {
    swtimer_tbl[TmrNum].Timer_Cnt = swtimer_tbl[TmrNum].Timer_Init;     //타이머 시작전에 카운터 변수 초기화
 8000e50:	79f9      	ldrb	r1, [r7, #7]
 8000e52:	79fa      	ldrb	r2, [r7, #7]
 8000e54:	480e      	ldr	r0, [pc, #56]	; (8000e90 <swtimerStart+0x50>)
 8000e56:	460b      	mov	r3, r1
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	4403      	add	r3, r0
 8000e60:	3308      	adds	r3, #8
 8000e62:	6819      	ldr	r1, [r3, #0]
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <swtimerStart+0x50>)
 8000e66:	4613      	mov	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	4413      	add	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4403      	add	r3, r0
 8000e70:	3304      	adds	r3, #4
 8000e72:	6019      	str	r1, [r3, #0]
    swtimer_tbl[TmrNum].Timer_En = ON;                                  //해당 타이머 번호가 시작됨을 알리는 변수 ON 설정
 8000e74:	79fa      	ldrb	r2, [r7, #7]
 8000e76:	4906      	ldr	r1, [pc, #24]	; (8000e90 <swtimerStart+0x50>)
 8000e78:	4613      	mov	r3, r2
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	4413      	add	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	440b      	add	r3, r1
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
  }
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	20000120 	.word	0x20000120

08000e94 <swtimerGetHandle>:
  swtimer_tbl[TmrNum].Timer_Cnt = swtimer_tbl[TmrNum].Timer_Init;     //해당 타미머 카운터 변수 초기화
  swtimer_tbl[TmrNum].Timer_En  = OFF;                                //해당 타이머 비활성화
}

swtimer_handle_t swtimerGetHandle(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
  swtimer_handle_t  TmrIndex = sw_timer_handle_index;
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <swtimerGetHandle+0x2c>)
 8000e9c:	881b      	ldrh	r3, [r3, #0]
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	80fb      	strh	r3, [r7, #6]

  sw_timer_handle_index++;
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <swtimerGetHandle+0x2c>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <swtimerGetHandle+0x2c>)
 8000eae:	801a      	strh	r2, [r3, #0]

  return TmrIndex;
 8000eb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	2000011c 	.word	0x2000011c

08000ec4 <timerInit>:
    };

static hwtimer_t          timer_tbl[HWTIMER_MAX_CH];

void timerInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  timer_tbl[HWTIMER_TIMER1].freq                        = 1000000;      //인터럽트 발샐시키고자 하는 최소 단위 주파수 => 1MHz ==> 1us
 8000ec8:	4b18      	ldr	r3, [pc, #96]	; (8000f2c <timerInit+0x68>)
 8000eca:	4a19      	ldr	r2, [pc, #100]	; (8000f30 <timerInit+0x6c>)
 8000ecc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                                                                        //Period와 곱하면 최종 인터럽트 발생주기(주파수)가 됨
  timer_tbl[HWTIMER_TIMER1].hTIM.Instance               = TIM3;         //TIM3 사용 설정
 8000ed0:	4b16      	ldr	r3, [pc, #88]	; (8000f2c <timerInit+0x68>)
 8000ed2:	4a18      	ldr	r2, [pc, #96]	; (8000f34 <timerInit+0x70>)
 8000ed4:	601a      	str	r2, [r3, #0]
   *  TIM3 Timer Max Clock : 84Mhz (System Clock / 2)
   *  (TIM3 Timer Max Clock / Prescaler)
   *
   *  84,000,000Hz / 4000Hz = 21,000
   */
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.Prescaler         = ((uint32_t)(SystemCoreClock / 2) / timer_tbl[HWTIMER_TIMER1].freq) - 1;
 8000ed6:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <timerInit+0x74>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	085a      	lsrs	r2, r3, #1
 8000edc:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <timerInit+0x68>)
 8000ede:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	4a10      	ldr	r2, [pc, #64]	; (8000f2c <timerInit+0x68>)
 8000eea:	6053      	str	r3, [r2, #4]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.ClockDivision     = 0;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	; (8000f2c <timerInit+0x68>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	611a      	str	r2, [r3, #16]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <timerInit+0x68>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <timerInit+0x68>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	619a      	str	r2, [r3, #24]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.RepetitionCounter = 0;
 8000efe:	4b0b      	ldr	r3, [pc, #44]	; (8000f2c <timerInit+0x68>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	615a      	str	r2, [r3, #20]

  timer_tbl[HWTIMER_TIMER1].p_func[0]                   = NULL;
 8000f04:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <timerInit+0x68>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  timer_tbl[HWTIMER_TIMER1].p_func[1]                   = NULL;
 8000f0c:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <timerInit+0x68>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  timer_tbl[HWTIMER_TIMER1].p_func[2]                   = NULL;
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <timerInit+0x68>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  timer_tbl[HWTIMER_TIMER1].p_func[3]                   = NULL;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <timerInit+0x68>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr
 8000f2c:	200001c4 	.word	0x200001c4
 8000f30:	000f4240 	.word	0x000f4240
 8000f34:	40000400 	.word	0x40000400
 8000f38:	20000000 	.word	0x20000000

08000f3c <timerSetPeriod>:
/*
 *  @ 하드웨어 타이머가 가지고 있는 출력 비교 채널중 사용자가 설정하고자 하는 채널이
 *  인터럽트를 발생할 주기를 설정하는 함수임
 */
void timerSetPeriod(uint8_t ch, uint32_t us)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b087      	sub	sp, #28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  hwtimer_t         *p_timer;   //타이머 핸들러 구조체 포인터 변수 선언

  uint32_t period;
  uint32_t time_div;

  if(ch > TIMER_MAX_CH)        return;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d820      	bhi.n	8000f90 <timerSetPeriod+0x54>

  p_timer = &timer_tbl[hwtimer_index[ch].number];   //해당 채널의 구조체 변수 주소값 포인터 변수에 저장
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <timerSetPeriod+0x60>)
 8000f52:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8000f56:	461a      	mov	r2, r3
 8000f58:	23cc      	movs	r3, #204	; 0xcc
 8000f5a:	fb02 f303 	mul.w	r3, r2, r3
 8000f5e:	4a10      	ldr	r2, [pc, #64]	; (8000fa0 <timerSetPeriod+0x64>)
 8000f60:	4413      	add	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]

  time_div = 1000000 / p_timer->freq;     //1000000 / 4000 = 250
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <timerSetPeriod+0x68>)
 8000f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f70:	60fb      	str	r3, [r7, #12]

  period = us / time_div;   // ex) 만약 us 가 1000*1000 이라면 period는 1000000 / 250 = 4000 이다.
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7a:	617b      	str	r3, [r7, #20]

  if(period == 0)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <timerSetPeriod+0x4a>
  {
    period = 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	617b      	str	r3, [r7, #20]
  //최종 타이머 인터럽트 발생 주기는 Timer Max Clock / Prescaler 을 시간으로 환산한 다음
  //아래 Period 값을 곱해준다.
  //Timer Max Clock / Prescaler 은 4000 이고 시간으로 환산하면 0.00025 sec 이다.
  //0.00025 sec 를 period 4000 곱하면 1 sec가 되어
  //1초 주기로 타이머 인터럽트가 발생하도록 설정되게 된다.
  p_timer->hTIM.Init.Period = period - 1;
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	1e5a      	subs	r2, r3, #1
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	e000      	b.n	8000f92 <timerSetPeriod+0x56>
  if(ch > TIMER_MAX_CH)        return;
 8000f90:	bf00      	nop
}
 8000f92:	371c      	adds	r7, #28
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000044 	.word	0x20000044
 8000fa0:	200001c4 	.word	0x200001c4
 8000fa4:	000f4240 	.word	0x000f4240

08000fa8 <timerStart>:
  //구조파 함수 포인터 변수를 null 처리한다.
  p_timer->p_func[hwtimer_index[ch].index] = NULL;
}

void timerStart(uint8_t ch)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
  //함수내에서 구조체 변수에 접근하기 위해 구조체 포인터 변수 선언한다.
  hwtimer_t         *p_timer;
  uint32_t timer_sub_ch = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]

  if(ch > TIMER_MAX_CH)         return;
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b04      	cmp	r3, #4
 8000fba:	d845      	bhi.n	8001048 <timerStart+0xa0>

  p_timer = &timer_tbl[hwtimer_index[ch].number];
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	4a24      	ldr	r2, [pc, #144]	; (8001050 <timerStart+0xa8>)
 8000fc0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	23cc      	movs	r3, #204	; 0xcc
 8000fc8:	fb02 f303 	mul.w	r3, r2, r3
 8000fcc:	4a21      	ldr	r2, [pc, #132]	; (8001054 <timerStart+0xac>)
 8000fce:	4413      	add	r3, r2
 8000fd0:	60bb      	str	r3, [r7, #8]

  switch(hwtimer_index[ch].index)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4a1e      	ldr	r2, [pc, #120]	; (8001050 <timerStart+0xa8>)
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	4413      	add	r3, r2
 8000fda:	785b      	ldrb	r3, [r3, #1]
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d817      	bhi.n	8001010 <timerStart+0x68>
 8000fe0:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <timerStart+0x40>)
 8000fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe6:	bf00      	nop
 8000fe8:	08000ff9 	.word	0x08000ff9
 8000fec:	08000fff 	.word	0x08000fff
 8000ff0:	08001005 	.word	0x08001005
 8000ff4:	0800100b 	.word	0x0800100b
  {
    case HWTIMER_CH1:
      timer_sub_ch = TIM_CHANNEL_1;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
      break;
 8000ffc:	e008      	b.n	8001010 <timerStart+0x68>

    case HWTIMER_CH2:
      timer_sub_ch = TIM_CHANNEL_2;
 8000ffe:	2304      	movs	r3, #4
 8001000:	60fb      	str	r3, [r7, #12]
     break;
 8001002:	e005      	b.n	8001010 <timerStart+0x68>

    case HWTIMER_CH3:
      timer_sub_ch = TIM_CHANNEL_3;
 8001004:	2308      	movs	r3, #8
 8001006:	60fb      	str	r3, [r7, #12]
     break;
 8001008:	e002      	b.n	8001010 <timerStart+0x68>

    case HWTIMER_CH4:
      timer_sub_ch = TIM_CHANNEL_4;
 800100a:	230c      	movs	r3, #12
 800100c:	60fb      	str	r3, [r7, #12]
     break;
 800100e:	bf00      	nop
  }
  //TIM3의 Output Compare 기능을 사용하므로 해당 초기화 함수를 이용하여 초기화 한다.
  HAL_TIM_OC_Init(&p_timer->hTIM);
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	4618      	mov	r0, r3
 8001014:	f002 f898 	bl	8003148 <HAL_TIM_OC_Init>
  //TIM3 Output Compare 파라미터를 설정한다.
  HAL_TIM_OC_ConfigChannel(&p_timer->hTIM, &p_timer->sConfig[hwtimer_index[ch].index], timer_sub_ch);
 8001018:	68b8      	ldr	r0, [r7, #8]
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <timerStart+0xa8>)
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	4413      	add	r3, r2
 8001022:	785b      	ldrb	r3, [r3, #1]
 8001024:	461a      	mov	r2, r3
 8001026:	4613      	mov	r3, r2
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	1a9b      	subs	r3, r3, r2
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	3348      	adds	r3, #72	; 0x48
 8001030:	68ba      	ldr	r2, [r7, #8]
 8001032:	4413      	add	r3, r2
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	4619      	mov	r1, r3
 8001038:	f002 faf4 	bl	8003624 <HAL_TIM_OC_ConfigChannel>
  //TIM3 Output Compare 인터럽트 동작을 시작한다.
  HAL_TIM_OC_Start_IT(&p_timer->hTIM, timer_sub_ch);
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	68f9      	ldr	r1, [r7, #12]
 8001040:	4618      	mov	r0, r3
 8001042:	f002 f8d1 	bl	80031e8 <HAL_TIM_OC_Start_IT>
 8001046:	e000      	b.n	800104a <timerStart+0xa2>
  if(ch > TIMER_MAX_CH)         return;
 8001048:	bf00      	nop
}
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000044 	.word	0x20000044
 8001054:	200001c4 	.word	0x200001c4

08001058 <timerCallBack>:

void timerCallBack(TIM_HandleTypeDef *htim)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint32_t index;
  hwtimer_t         *p_timer;

  for(i=0;i<TIMER_MAX_CH;i++)
 8001060:	2300      	movs	r3, #0
 8001062:	75fb      	strb	r3, [r7, #23]
 8001064:	e02c      	b.n	80010c0 <timerCallBack+0x68>
  {
    p_timer = &timer_tbl[hwtimer_index[i].number];
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	4a19      	ldr	r2, [pc, #100]	; (80010d0 <timerCallBack+0x78>)
 800106a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800106e:	461a      	mov	r2, r3
 8001070:	23cc      	movs	r3, #204	; 0xcc
 8001072:	fb02 f303 	mul.w	r3, r2, r3
 8001076:	4a17      	ldr	r2, [pc, #92]	; (80010d4 <timerCallBack+0x7c>)
 8001078:	4413      	add	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
    index   = hwtimer_index[i].index;
 800107c:	7dfb      	ldrb	r3, [r7, #23]
 800107e:	4a14      	ldr	r2, [pc, #80]	; (80010d0 <timerCallBack+0x78>)
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	4413      	add	r3, r2
 8001084:	785b      	ldrb	r3, [r3, #1]
 8001086:	60fb      	str	r3, [r7, #12]

    //사용할 Output Compare 채널이 맞다면
    if(htim->Channel == hwtimer_index[i].active_channel)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7f1b      	ldrb	r3, [r3, #28]
 800108c:	4619      	mov	r1, r3
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	4a0f      	ldr	r2, [pc, #60]	; (80010d0 <timerCallBack+0x78>)
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	4413      	add	r3, r2
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	4299      	cmp	r1, r3
 800109a:	d10e      	bne.n	80010ba <timerCallBack+0x62>
    {
      //등록된 함수가 존재한다면
      if(p_timer->p_func[index] != NULL)
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	332e      	adds	r3, #46	; 0x2e
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d006      	beq.n	80010ba <timerCallBack+0x62>
      {
        //등록된 함수를 불려온다.
        (*p_timer->p_func[index])();
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	332e      	adds	r3, #46	; 0x2e
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	4798      	blx	r3
  for(i=0;i<TIMER_MAX_CH;i++)
 80010ba:	7dfb      	ldrb	r3, [r7, #23]
 80010bc:	3301      	adds	r3, #1
 80010be:	75fb      	strb	r3, [r7, #23]
 80010c0:	7dfb      	ldrb	r3, [r7, #23]
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d9cf      	bls.n	8001066 <timerCallBack+0xe>
      }
    }
  }
}
 80010c6:	bf00      	nop
 80010c8:	bf00      	nop
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000044 	.word	0x20000044
 80010d4:	200001c4 	.word	0x200001c4

080010d8 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&timer_tbl[HWTIMER_CH1].hTIM);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <TIM3_IRQHandler+0x10>)
 80010de:	f002 f999 	bl	8003414 <HAL_TIM_IRQHandler>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200001c4 	.word	0x200001c4

080010ec <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  timerCallBack(htim);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ffaf 	bl	8001058 <timerCallBack>
  swtimerISR();
 80010fa:	f7ff fddb 	bl	8000cb4 <swtimerISR>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <HAL_TIM_OC_MspInit>:
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
  }
}

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == timer_tbl[HWTIMER_CH1].hTIM.Instance)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <HAL_TIM_OC_MspInit+0x48>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d115      	bne.n	8001148 <HAL_TIM_OC_MspInit+0x40>
  {
    //TIM3 클릭을 활성화 한다.
    __HAL_RCC_TIM3_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <HAL_TIM_OC_MspInit+0x4c>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	4a0b      	ldr	r2, [pc, #44]	; (8001154 <HAL_TIM_OC_MspInit+0x4c>)
 8001126:	f043 0302 	orr.w	r3, r3, #2
 800112a:	6413      	str	r3, [r2, #64]	; 0x40
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <HAL_TIM_OC_MspInit+0x4c>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001130:	f003 0302 	and.w	r3, r3, #2
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]

    //인터럽트 우선순위를 설정하고, 활성화 한다.
    HAL_NVIC_SetPriority(TIM3_IRQn, 15, 1);
 8001138:	2201      	movs	r2, #1
 800113a:	210f      	movs	r1, #15
 800113c:	201d      	movs	r0, #29
 800113e:	f000 fc46 	bl	80019ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001142:	201d      	movs	r0, #29
 8001144:	f000 fc5f 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  }
}
 8001148:	bf00      	nop
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200001c4 	.word	0x200001c4
 8001154:	40023800 	.word	0x40023800

08001158 <uartInit>:

void uartStartRx(uint8_t ch);         //uart 수신시작 설정 함수
void uartRxHandler(uint8_t ch);       //uart 수신 핸들러 함수

void uartInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
  uint8_t i;
  for(i=0;i<UART_MAX_CH;i++)
 800115e:	2300      	movs	r3, #0
 8001160:	71fb      	strb	r3, [r7, #7]
 8001162:	e025      	b.n	80011b0 <uartInit+0x58>
  {
    uart_tbl[i].is_open   = false;
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4a17      	ldr	r2, [pc, #92]	; (80011c4 <uartInit+0x6c>)
 8001168:	21d0      	movs	r1, #208	; 0xd0
 800116a:	fb01 f303 	mul.w	r3, r1, r3
 800116e:	4413      	add	r3, r2
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].vcp_mode  = false;
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <uartInit+0x6c>)
 8001178:	21d0      	movs	r1, #208	; 0xd0
 800117a:	fb01 f303 	mul.w	r3, r1, r3
 800117e:	4413      	add	r3, r2
 8001180:	3308      	adds	r3, #8
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
    //uart_tbl[i].rx_mode   = UART_MODE_INTERRUPT;
    //uart_tbl[i].tx_mode   = UART_MODE_INTERRUPT;
    uart_tbl[i].rx_mode   = UART_MODE_DMA;
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <uartInit+0x6c>)
 800118a:	21d0      	movs	r1, #208	; 0xd0
 800118c:	fb01 f303 	mul.w	r3, r1, r3
 8001190:	4413      	add	r3, r2
 8001192:	330a      	adds	r3, #10
 8001194:	2202      	movs	r2, #2
 8001196:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].tx_mode   = UART_MODE_DMA;
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <uartInit+0x6c>)
 800119c:	21d0      	movs	r1, #208	; 0xd0
 800119e:	fb01 f303 	mul.w	r3, r1, r3
 80011a2:	4413      	add	r3, r2
 80011a4:	3309      	adds	r3, #9
 80011a6:	2202      	movs	r2, #2
 80011a8:	701a      	strb	r2, [r3, #0]
  for(i=0;i<UART_MAX_CH;i++)
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	3301      	adds	r3, #1
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0d6      	beq.n	8001164 <uartInit+0xc>
  }
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20000344 	.word	0x20000344

080011c8 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 80011d4:	2301      	movs	r3, #1
 80011d6:	75fb      	strb	r3, [r7, #23]
  uart_t  *p_uart;        //uart 핸들용 구조체 포인터 변수 선언


  if(ch > UART_MAX_CH)    return false;
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d901      	bls.n	80011e2 <uartOpen+0x1a>
 80011de:	2300      	movs	r3, #0
 80011e0:	e060      	b.n	80012a4 <uartOpen+0xdc>

  switch(ch)
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d15c      	bne.n	80012a2 <uartOpen+0xda>
  {
    case _DEF_UART1:

      p_uart = &uart_tbl[ch];
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	22d0      	movs	r2, #208	; 0xd0
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	4a2e      	ldr	r2, [pc, #184]	; (80012ac <uartOpen+0xe4>)
 80011f2:	4413      	add	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]

      p_uart->baud = baud;
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	2200      	movs	r2, #0
 8001206:	721a      	strb	r2, [r3, #8]
      //p_uart->rx_mode   = UART_MODE_DMA;
      //p_uart->tx_mode   = UART_MODE_DMA;
      //p_uart->rx_mode     = UART_MODE_INTERRUPT;
      //p_uart->tx_mode     = UART_MODE_INTERRUPT;

      huart1.Instance           = USART1;
 8001208:	4b29      	ldr	r3, [pc, #164]	; (80012b0 <uartOpen+0xe8>)
 800120a:	4a2a      	ldr	r2, [pc, #168]	; (80012b4 <uartOpen+0xec>)
 800120c:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate      = baud;
 800120e:	4a28      	ldr	r2, [pc, #160]	; (80012b0 <uartOpen+0xe8>)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength    = UART_WORDLENGTH_8B;
 8001214:	4b26      	ldr	r3, [pc, #152]	; (80012b0 <uartOpen+0xe8>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits      = UART_STOPBITS_1;
 800121a:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <uartOpen+0xe8>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity        = UART_PARITY_NONE;
 8001220:	4b23      	ldr	r3, [pc, #140]	; (80012b0 <uartOpen+0xe8>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode          = UART_MODE_TX_RX;
 8001226:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <uartOpen+0xe8>)
 8001228:	220c      	movs	r2, #12
 800122a:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 800122c:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <uartOpen+0xe8>)
 800122e:	2200      	movs	r2, #0
 8001230:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling  = UART_OVERSAMPLING_16;
 8001232:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <uartOpen+0xe8>)
 8001234:	2200      	movs	r2, #0
 8001236:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8001238:	481d      	ldr	r0, [pc, #116]	; (80012b0 <uartOpen+0xe8>)
 800123a:	f002 fd40 	bl	8003cbe <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &uart_rx_qbuf[0], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	4a1d      	ldr	r2, [pc, #116]	; (80012b8 <uartOpen+0xf0>)
 8001244:	4413      	add	r3, r2
 8001246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800124a:	491c      	ldr	r1, [pc, #112]	; (80012bc <uartOpen+0xf4>)
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fb68 	bl	8000922 <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	7a9b      	ldrb	r3, [r3, #10]
 8001256:	2b02      	cmp	r3, #2
 8001258:	d115      	bne.n	8001286 <uartOpen+0xbe>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <uartOpen+0xf8>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a17      	ldr	r2, [pc, #92]	; (80012c0 <uartOpen+0xf8>)
 8001264:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <uartOpen+0xf8>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	203a      	movs	r0, #58	; 0x3a
 800127c:	f000 fba7 	bl	80019ce <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001280:	203a      	movs	r0, #58	; 0x3a
 8001282:	f000 fbc0 	bl	8001a06 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&huart1) != HAL_OK)                                          //uart 초기화
 8001286:	480a      	ldr	r0, [pc, #40]	; (80012b0 <uartOpen+0xe8>)
 8001288:	f002 fccc 	bl	8003c24 <HAL_UART_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d002      	beq.n	8001298 <uartOpen+0xd0>
      {
        ret = false;
 8001292:	2300      	movs	r3, #0
 8001294:	75fb      	strb	r3, [r7, #23]
      else
      {
        uartStartRx(ch);
      }

      break;
 8001296:	e003      	b.n	80012a0 <uartOpen+0xd8>
        uartStartRx(ch);
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f812 	bl	80012c4 <uartStartRx>
      break;
 80012a0:	bf00      	nop
  }
  return ret;
 80012a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000344 	.word	0x20000344
 80012b0:	20000290 	.word	0x20000290
 80012b4:	40011000 	.word	0x40011000
 80012b8:	20000334 	.word	0x20000334
 80012bc:	20000414 	.word	0x20000414
 80012c0:	40023800 	.word	0x40023800

080012c4 <uartStartRx>:

/**
 * @uart 수신시작 설정 함수
 */
void uartStartRx(uint8_t ch)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
  uart_t        *p_uart;

  p_uart = &uart_tbl[ch];
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	22d0      	movs	r2, #208	; 0xd0
 80012d2:	fb02 f303 	mul.w	r3, r2, r3
 80012d6:	4a1e      	ldr	r2, [pc, #120]	; (8001350 <uartStartRx+0x8c>)
 80012d8:	4413      	add	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d132      	bne.n	8001348 <uartStartRx+0x84>
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	7a9b      	ldrb	r3, [r3, #10]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d104      	bne.n	80012f4 <uartStartRx+0x30>
      {
        //HAL_UART_Receive_IT(&p_uart->handle, p_uart->rx_buf, 1);
        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);
 80012ea:	2201      	movs	r2, #1
 80012ec:	4919      	ldr	r1, [pc, #100]	; (8001354 <uartStartRx+0x90>)
 80012ee:	481a      	ldr	r0, [pc, #104]	; (8001358 <uartStartRx+0x94>)
 80012f0:	f002 fda6 	bl	8003e40 <HAL_UART_Receive_IT>
      }

      if(p_uart->rx_mode == UART_MODE_DMA)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	7a9b      	ldrb	r3, [r3, #10]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d122      	bne.n	8001342 <uartStartRx+0x7e>
      {
        //if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)&uart_rx_qbuf[0], 256) != HAL_OK)
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t*)&uart_rx_qbuf[0], 256) != HAL_OK)
 80012fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001300:	4914      	ldr	r1, [pc, #80]	; (8001354 <uartStartRx+0x90>)
 8001302:	4815      	ldr	r0, [pc, #84]	; (8001358 <uartStartRx+0x94>)
 8001304:	f002 fdcc 	bl	8003ea0 <HAL_UART_Receive_DMA>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d11b      	bne.n	8001346 <uartStartRx+0x82>
        {
          return;
        }
        //p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma.Instance->NDTR;
        qbuffer[ch].ptr_in = qbuffer[ch].length - hdma_usart1_rx.Instance->NDTR;
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4a12      	ldr	r2, [pc, #72]	; (800135c <uartStartRx+0x98>)
 8001312:	011b      	lsls	r3, r3, #4
 8001314:	4413      	add	r3, r2
 8001316:	3308      	adds	r3, #8
 8001318:	6819      	ldr	r1, [r3, #0]
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <uartStartRx+0x9c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	1a8a      	subs	r2, r1, r2
 8001324:	490d      	ldr	r1, [pc, #52]	; (800135c <uartStartRx+0x98>)
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	440b      	add	r3, r1
 800132a:	601a      	str	r2, [r3, #0]
        //p_uart->qbuffer_rx.ptr_out = p_uart->qbuffer_rx.ptr_in;
        qbuffer[ch].ptr_out = qbuffer[ch].ptr_in;
 800132c:	79fa      	ldrb	r2, [r7, #7]
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	490a      	ldr	r1, [pc, #40]	; (800135c <uartStartRx+0x98>)
 8001332:	0112      	lsls	r2, r2, #4
 8001334:	440a      	add	r2, r1
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	4908      	ldr	r1, [pc, #32]	; (800135c <uartStartRx+0x98>)
 800133a:	011b      	lsls	r3, r3, #4
 800133c:	440b      	add	r3, r1
 800133e:	3304      	adds	r3, #4
 8001340:	601a      	str	r2, [r3, #0]
      }
      break;
 8001342:	bf00      	nop
 8001344:	e000      	b.n	8001348 <uartStartRx+0x84>
          return;
 8001346:	bf00      	nop
  }
}
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000344 	.word	0x20000344
 8001354:	20000414 	.word	0x20000414
 8001358:	20000290 	.word	0x20000290
 800135c:	20000334 	.word	0x20000334
 8001360:	200002d4 	.word	0x200002d4

08001364 <uartAvailable>:

  return ret;
}

uint32_t uartAvailable(uint8_t ch)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret;

  uart_t    *p_uart;

  p_uart = &uart_tbl[ch];
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	22d0      	movs	r2, #208	; 0xd0
 8001372:	fb02 f303 	mul.w	r3, r2, r3
 8001376:	4a17      	ldr	r2, [pc, #92]	; (80013d4 <uartAvailable+0x70>)
 8001378:	4413      	add	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]

  if(p_uart->rx_mode == UART_MODE_DMA)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	7a9b      	ldrb	r3, [r3, #10]
 8001380:	2b02      	cmp	r3, #2
 8001382:	d116      	bne.n	80013b2 <uartAvailable+0x4e>
  {
    qbuffer[ch].ptr_in = qbuffer[ch].length - hdma_usart1_rx.Instance->NDTR;
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <uartAvailable+0x74>)
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	4413      	add	r3, r2
 800138c:	3308      	adds	r3, #8
 800138e:	6819      	ldr	r1, [r3, #0]
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <uartAvailable+0x78>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	1a8a      	subs	r2, r1, r2
 800139a:	490f      	ldr	r1, [pc, #60]	; (80013d8 <uartAvailable+0x74>)
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	440b      	add	r3, r1
 80013a0:	601a      	str	r2, [r3, #0]
    ret = qbufferAvailable(&qbuffer[ch]);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	011b      	lsls	r3, r3, #4
 80013a6:	4a0c      	ldr	r2, [pc, #48]	; (80013d8 <uartAvailable+0x74>)
 80013a8:	4413      	add	r3, r2
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff fb59 	bl	8000a62 <qbufferAvailable>
 80013b0:	60f8      	str	r0, [r7, #12]
  }

  if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	7a9b      	ldrb	r3, [r3, #10]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d107      	bne.n	80013ca <uartAvailable+0x66>
  {
    ret = qbufferAvailable(&qbuffer[ch]);
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	4a06      	ldr	r2, [pc, #24]	; (80013d8 <uartAvailable+0x74>)
 80013c0:	4413      	add	r3, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fb4d 	bl	8000a62 <qbufferAvailable>
 80013c8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000344 	.word	0x20000344
 80013d8:	20000334 	.word	0x20000334
 80013dc:	200002d4 	.word	0x200002d4

080013e0 <uartWrite>:

  return ret;
}

int32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	73fb      	strb	r3, [r7, #15]
  int32_t ret = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]

  uart_t    *p_uart;
  p_uart = &uart_tbl[ch];
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	22d0      	movs	r2, #208	; 0xd0
 80013f6:	fb02 f303 	mul.w	r3, r2, r3
 80013fa:	4a16      	ldr	r2, [pc, #88]	; (8001454 <uartWrite+0x74>)
 80013fc:	4413      	add	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]

  switch(ch)
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d120      	bne.n	8001448 <uartWrite+0x68>
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	7a9b      	ldrb	r3, [r3, #10]
 800140a:	2b02      	cmp	r3, #2
 800140c:	d10b      	bne.n	8001426 <uartWrite+0x46>
      {
        if(HAL_UART_Transmit(&huart1, p_data, length, 100) == HAL_OK)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	b29a      	uxth	r2, r3
 8001412:	2364      	movs	r3, #100	; 0x64
 8001414:	68b9      	ldr	r1, [r7, #8]
 8001416:	4810      	ldr	r0, [pc, #64]	; (8001458 <uartWrite+0x78>)
 8001418:	f002 fc80 	bl	8003d1c <HAL_UART_Transmit>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d101      	bne.n	8001426 <uartWrite+0x46>
        {
          ret = length;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	617b      	str	r3, [r7, #20]
        }
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	7a9b      	ldrb	r3, [r3, #10]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d10b      	bne.n	8001446 <uartWrite+0x66>
      {
        if(HAL_UART_Transmit(&huart1, p_data, length, 100) == HAL_OK)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	b29a      	uxth	r2, r3
 8001432:	2364      	movs	r3, #100	; 0x64
 8001434:	68b9      	ldr	r1, [r7, #8]
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <uartWrite+0x78>)
 8001438:	f002 fc70 	bl	8003d1c <HAL_UART_Transmit>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <uartWrite+0x66>
        {
          ret = length;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001446:	bf00      	nop
  }

  return ret;
 8001448:	697b      	ldr	r3, [r7, #20]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000344 	.word	0x20000344
 8001458:	20000290 	.word	0x20000290

0800145c <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	72fb      	strb	r3, [r7, #11]

  uart_t  *p_uart;
  p_uart = &uart_tbl[ch];
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	22d0      	movs	r2, #208	; 0xd0
 800146e:	fb02 f303 	mul.w	r3, r2, r3
 8001472:	4a0b      	ldr	r2, [pc, #44]	; (80014a0 <uartRead+0x44>)
 8001474:	4413      	add	r3, r2
 8001476:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10a      	bne.n	8001494 <uartRead+0x38>
  {
    case _DEF_UART1:

      //qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
      qbufferRead(&qbuffer[ch], &ret, 1);
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	011b      	lsls	r3, r3, #4
 8001482:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <uartRead+0x48>)
 8001484:	4413      	add	r3, r2
 8001486:	f107 010b 	add.w	r1, r7, #11
 800148a:	2201      	movs	r2, #1
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff faac 	bl	80009ea <qbufferRead>

      break;
 8001492:	bf00      	nop
  }

  return ret;
 8001494:	7afb      	ldrb	r3, [r7, #11]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000344 	.word	0x20000344
 80014a4:	20000334 	.word	0x20000334

080014a8 <uartPrintf>:

int32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 80014a8:	b40e      	push	{r1, r2, r3}
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b0c7      	sub	sp, #284	; 0x11c
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	4602      	mov	r2, r0
 80014b2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014b6:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80014ba:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list   args;
  int len;
  int32_t ret = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  va_start(args, fmt);
 80014c2:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80014c6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80014ce:	601a      	str	r2, [r3, #0]

  len = vsnprintf(buf, 256, fmt, args);
 80014d0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014d4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80014d8:	f107 0010 	add.w	r0, r7, #16
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80014e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e6:	f003 fea3 	bl	8005230 <vsniprintf>
 80014ea:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  ret = uartWrite(ch, (uint8_t*)buf, len);
 80014ee:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80014f2:	f107 0110 	add.w	r1, r7, #16
 80014f6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014fa:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff6d 	bl	80013e0 <uartWrite>
 8001506:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  va_end(args);

  return ret;
 800150a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
}
 800150e:	4618      	mov	r0, r3
 8001510:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8001514:	46bd      	mov	sp, r7
 8001516:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800151a:	b003      	add	sp, #12
 800151c:	4770      	bx	lr
	...

08001520 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if(uart_tbl[_DEF_UART1].rx_mode == UART_MODE_INTERRUPT)
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_UART_RxCpltCallback+0x34>)
 800152a:	7a9b      	ldrb	r3, [r3, #10]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d10c      	bne.n	800154a <HAL_UART_RxCpltCallback+0x2a>
  {
    qbufferWrite(&qbuffer[_DEF_UART1], &qbuffer[_DEF_UART1].p_buf[0], 1); //uart rx 수신데이터를 큐버퍼에 쓴다.
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <HAL_UART_RxCpltCallback+0x38>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	2201      	movs	r2, #1
 8001536:	4619      	mov	r1, r3
 8001538:	4807      	ldr	r0, [pc, #28]	; (8001558 <HAL_UART_RxCpltCallback+0x38>)
 800153a:	f7ff fa15 	bl	8000968 <qbufferWrite>

    HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);  //수신인터럽트를 다시 활성화 한다.
 800153e:	2201      	movs	r2, #1
 8001540:	4906      	ldr	r1, [pc, #24]	; (800155c <HAL_UART_RxCpltCallback+0x3c>)
 8001542:	4807      	ldr	r0, [pc, #28]	; (8001560 <HAL_UART_RxCpltCallback+0x40>)
 8001544:	f002 fc7c 	bl	8003e40 <HAL_UART_Receive_IT>
 8001548:	e000      	b.n	800154c <HAL_UART_RxCpltCallback+0x2c>
  }
  else
  {
    return;
 800154a:	bf00      	nop
  }
}
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000344 	.word	0x20000344
 8001558:	20000334 	.word	0x20000334
 800155c:	20000414 	.word	0x20000414
 8001560:	20000290 	.word	0x20000290

08001564 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08a      	sub	sp, #40	; 0x28
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a35      	ldr	r2, [pc, #212]	; (8001658 <HAL_UART_MspInit+0xf4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d163      	bne.n	800164e <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	4b34      	ldr	r3, [pc, #208]	; (800165c <HAL_UART_MspInit+0xf8>)
 800158c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158e:	4a33      	ldr	r2, [pc, #204]	; (800165c <HAL_UART_MspInit+0xf8>)
 8001590:	f043 0310 	orr.w	r3, r3, #16
 8001594:	6453      	str	r3, [r2, #68]	; 0x44
 8001596:	4b31      	ldr	r3, [pc, #196]	; (800165c <HAL_UART_MspInit+0xf8>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	f003 0310 	and.w	r3, r3, #16
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	4b2d      	ldr	r3, [pc, #180]	; (800165c <HAL_UART_MspInit+0xf8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a2c      	ldr	r2, [pc, #176]	; (800165c <HAL_UART_MspInit+0xf8>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b2a      	ldr	r3, [pc, #168]	; (800165c <HAL_UART_MspInit+0xf8>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015be:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c4:	2302      	movs	r3, #2
 80015c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015cc:	2303      	movs	r3, #3
 80015ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015d0:	2307      	movs	r3, #7
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	4619      	mov	r1, r3
 80015da:	4821      	ldr	r0, [pc, #132]	; (8001660 <HAL_UART_MspInit+0xfc>)
 80015dc:	f000 fe98 	bl	8002310 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80015e0:	4b20      	ldr	r3, [pc, #128]	; (8001664 <HAL_UART_MspInit+0x100>)
 80015e2:	4a21      	ldr	r2, [pc, #132]	; (8001668 <HAL_UART_MspInit+0x104>)
 80015e4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80015e6:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <HAL_UART_MspInit+0x100>)
 80015e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015ec:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015ee:	4b1d      	ldr	r3, [pc, #116]	; (8001664 <HAL_UART_MspInit+0x100>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <HAL_UART_MspInit+0x100>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <HAL_UART_MspInit+0x100>)
 80015fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001600:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001602:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_UART_MspInit+0x100>)
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001608:	4b16      	ldr	r3, [pc, #88]	; (8001664 <HAL_UART_MspInit+0x100>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <HAL_UART_MspInit+0x100>)
 8001610:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001614:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <HAL_UART_MspInit+0x100>)
 8001618:	2200      	movs	r2, #0
 800161a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <HAL_UART_MspInit+0x100>)
 800161e:	2200      	movs	r2, #0
 8001620:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001622:	4810      	ldr	r0, [pc, #64]	; (8001664 <HAL_UART_MspInit+0x100>)
 8001624:	f000 fa18 	bl	8001a58 <HAL_DMA_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800162e:	f000 f843 	bl	80016b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a0b      	ldr	r2, [pc, #44]	; (8001664 <HAL_UART_MspInit+0x100>)
 8001636:	639a      	str	r2, [r3, #56]	; 0x38
 8001638:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <HAL_UART_MspInit+0x100>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	2100      	movs	r1, #0
 8001642:	2025      	movs	r0, #37	; 0x25
 8001644:	f000 f9c3 	bl	80019ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001648:	2025      	movs	r0, #37	; 0x25
 800164a:	f000 f9dc 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800164e:	bf00      	nop
 8001650:	3728      	adds	r7, #40	; 0x28
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40011000 	.word	0x40011000
 800165c:	40023800 	.word	0x40023800
 8001660:	40020000 	.word	0x40020000
 8001664:	200002d4 	.word	0x200002d4
 8001668:	40026440 	.word	0x40026440

0800166c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0c      	ldr	r2, [pc, #48]	; (80016ac <HAL_UART_MspDeInit+0x40>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d112      	bne.n	80016a4 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <HAL_UART_MspDeInit+0x44>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <HAL_UART_MspDeInit+0x44>)
 8001684:	f023 0310 	bic.w	r3, r3, #16
 8001688:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800168a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800168e:	4809      	ldr	r0, [pc, #36]	; (80016b4 <HAL_UART_MspDeInit+0x48>)
 8001690:	f000 ffd8 	bl	8002644 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001698:	4618      	mov	r0, r3
 800169a:	f000 fa8b 	bl	8001bb4 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800169e:	2025      	movs	r0, #37	; 0x25
 80016a0:	f000 f9bf 	bl	8001a22 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40011000 	.word	0x40011000
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020000 	.word	0x40020000

080016b8 <Error_Handler>:
void Error_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016bc:	b672      	cpsid	i
}
 80016be:	bf00      	nop
  __disable_irq();
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <Error_Handler+0x8>

080016c2 <hwInit>:




void hwInit(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
  bspInit();
 80016c6:	f7fe ffb7 	bl	8000638 <bspInit>
  ledInit();
 80016ca:	f7ff fa1f 	bl	8000b0c <ledInit>
  buttonInit();
 80016ce:	f7ff f9e5 	bl	8000a9c <buttonInit>
  timerInit();
 80016d2:	f7ff fbf7 	bl	8000ec4 <timerInit>
  swtimerInit();
 80016d6:	f7ff faa7 	bl	8000c28 <swtimerInit>
  uartInit();
 80016da:	f7ff fd3d 	bl	8001158 <uartInit>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016e8:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <HAL_Init+0x40>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0d      	ldr	r2, [pc, #52]	; (8001724 <HAL_Init+0x40>)
 80016ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016f4:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <HAL_Init+0x40>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <HAL_Init+0x40>)
 80016fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <HAL_Init+0x40>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a07      	ldr	r2, [pc, #28]	; (8001724 <HAL_Init+0x40>)
 8001706:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800170a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800170c:	2003      	movs	r0, #3
 800170e:	f000 f953 	bl	80019b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001712:	200f      	movs	r0, #15
 8001714:	f000 f808 	bl	8001728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001718:	f7ff f83c 	bl	8000794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023c00 	.word	0x40023c00

08001728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001730:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_InitTick+0x54>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_InitTick+0x58>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	4619      	mov	r1, r3
 800173a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800173e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001742:	fbb2 f3f3 	udiv	r3, r2, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f000 f979 	bl	8001a3e <HAL_SYSTICK_Config>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e00e      	b.n	8001774 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b0f      	cmp	r3, #15
 800175a:	d80a      	bhi.n	8001772 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800175c:	2200      	movs	r2, #0
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	f04f 30ff 	mov.w	r0, #4294967295
 8001764:	f000 f933 	bl	80019ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001768:	4a06      	ldr	r2, [pc, #24]	; (8001784 <HAL_InitTick+0x5c>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800176e:	2300      	movs	r3, #0
 8001770:	e000      	b.n	8001774 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	20000068 	.word	0x20000068
 8001784:	20000064 	.word	0x20000064

08001788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <HAL_IncTick+0x1c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_IncTick+0x20>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4413      	add	r3, r2
 8001798:	4a03      	ldr	r2, [pc, #12]	; (80017a8 <HAL_IncTick+0x20>)
 800179a:	6013      	str	r3, [r2, #0]
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	20000068 	.word	0x20000068
 80017a8:	20000514 	.word	0x20000514

080017ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return uwTick;
 80017b0:	4b02      	ldr	r3, [pc, #8]	; (80017bc <HAL_GetTick+0x10>)
 80017b2:	681b      	ldr	r3, [r3, #0]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	20000514 	.word	0x20000514

080017c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 80017c4:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <HAL_GetREVID+0x14>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	0c1b      	lsrs	r3, r3, #16
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e0042000 	.word	0xe0042000

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	60d3      	str	r3, [r2, #12]
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	; (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	db0b      	blt.n	8001866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	f003 021f 	and.w	r2, r3, #31
 8001854:	4906      	ldr	r1, [pc, #24]	; (8001870 <__NVIC_EnableIRQ+0x34>)
 8001856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	2001      	movs	r0, #1
 800185e:	fa00 f202 	lsl.w	r2, r0, r2
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	2b00      	cmp	r3, #0
 8001884:	db12      	blt.n	80018ac <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	f003 021f 	and.w	r2, r3, #31
 800188c:	490a      	ldr	r1, [pc, #40]	; (80018b8 <__NVIC_DisableIRQ+0x44>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	095b      	lsrs	r3, r3, #5
 8001894:	2001      	movs	r0, #1
 8001896:	fa00 f202 	lsl.w	r2, r0, r2
 800189a:	3320      	adds	r3, #32
 800189c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018a0:	f3bf 8f4f 	dsb	sy
}
 80018a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018a6:	f3bf 8f6f 	isb	sy
}
 80018aa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000e100 	.word	0xe000e100

080018bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	6039      	str	r1, [r7, #0]
 80018c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	db0a      	blt.n	80018e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	490c      	ldr	r1, [pc, #48]	; (8001908 <__NVIC_SetPriority+0x4c>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	0112      	lsls	r2, r2, #4
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	440b      	add	r3, r1
 80018e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e4:	e00a      	b.n	80018fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4908      	ldr	r1, [pc, #32]	; (800190c <__NVIC_SetPriority+0x50>)
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	3b04      	subs	r3, #4
 80018f4:	0112      	lsls	r2, r2, #4
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	440b      	add	r3, r1
 80018fa:	761a      	strb	r2, [r3, #24]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000e100 	.word	0xe000e100
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001910:	b480      	push	{r7}
 8001912:	b089      	sub	sp, #36	; 0x24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f1c3 0307 	rsb	r3, r3, #7
 800192a:	2b04      	cmp	r3, #4
 800192c:	bf28      	it	cs
 800192e:	2304      	movcs	r3, #4
 8001930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3304      	adds	r3, #4
 8001936:	2b06      	cmp	r3, #6
 8001938:	d902      	bls.n	8001940 <NVIC_EncodePriority+0x30>
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3b03      	subs	r3, #3
 800193e:	e000      	b.n	8001942 <NVIC_EncodePriority+0x32>
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43da      	mvns	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	401a      	ands	r2, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43d9      	mvns	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	4313      	orrs	r3, r2
         );
}
 800196a:	4618      	mov	r0, r3
 800196c:	3724      	adds	r7, #36	; 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3b01      	subs	r3, #1
 8001980:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001984:	d301      	bcc.n	800198a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001986:	2301      	movs	r3, #1
 8001988:	e00f      	b.n	80019aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800198a:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <SysTick_Config+0x40>)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001992:	210f      	movs	r1, #15
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	f7ff ff90 	bl	80018bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <SysTick_Config+0x40>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019a2:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <SysTick_Config+0x40>)
 80019a4:	2207      	movs	r2, #7
 80019a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	e000e010 	.word	0xe000e010

080019b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff ff09 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
 80019da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019e0:	f7ff ff1e 	bl	8001820 <__NVIC_GetPriorityGrouping>
 80019e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	6978      	ldr	r0, [r7, #20]
 80019ec:	f7ff ff90 	bl	8001910 <NVIC_EncodePriority>
 80019f0:	4602      	mov	r2, r0
 80019f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f6:	4611      	mov	r1, r2
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff5f 	bl	80018bc <__NVIC_SetPriority>
}
 80019fe:	bf00      	nop
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff11 	bl	800183c <__NVIC_EnableIRQ>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	4603      	mov	r3, r0
 8001a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff1f 	bl	8001874 <__NVIC_DisableIRQ>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ff94 	bl	8001974 <SysTick_Config>
 8001a4c:	4603      	mov	r3, r0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff fea2 	bl	80017ac <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e099      	b.n	8001ba8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2202      	movs	r2, #2
 8001a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0201 	bic.w	r2, r2, #1
 8001a92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a94:	e00f      	b.n	8001ab6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a96:	f7ff fe89 	bl	80017ac <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b05      	cmp	r3, #5
 8001aa2:	d908      	bls.n	8001ab6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2203      	movs	r2, #3
 8001aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e078      	b.n	8001ba8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1e8      	bne.n	8001a96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	4b38      	ldr	r3, [pc, #224]	; (8001bb0 <HAL_DMA_Init+0x158>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685a      	ldr	r2, [r3, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ae2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001afa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d107      	bne.n	8001b20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f023 0307 	bic.w	r3, r3, #7
 8001b36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d117      	bne.n	8001b7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d00e      	beq.n	8001b7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f000 fb5d 	bl	800221c <DMA_CheckFifoParam>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d008      	beq.n	8001b7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2240      	movs	r2, #64	; 0x40
 8001b6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001b76:	2301      	movs	r3, #1
 8001b78:	e016      	b.n	8001ba8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 fb16 	bl	80021b4 <DMA_CalcBaseAndBitshift>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b90:	223f      	movs	r2, #63	; 0x3f
 8001b92:	409a      	lsls	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	f010803f 	.word	0xf010803f

08001bb4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e050      	b.n	8001c68 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d101      	bne.n	8001bd6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e048      	b.n	8001c68 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 0201 	bic.w	r2, r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2221      	movs	r2, #33	; 0x21
 8001c14:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 facc 	bl	80021b4 <DMA_CalcBaseAndBitshift>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c48:	223f      	movs	r2, #63	; 0x3f
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d101      	bne.n	8001c96 <HAL_DMA_Start_IT+0x26>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e040      	b.n	8001d18 <HAL_DMA_Start_IT+0xa8>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d12f      	bne.n	8001d0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2202      	movs	r2, #2
 8001cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f000 fa4a 	bl	8002158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc8:	223f      	movs	r2, #63	; 0x3f
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0216 	orr.w	r2, r2, #22
 8001cde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f042 0208 	orr.w	r2, r2, #8
 8001cf6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f042 0201 	orr.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	e005      	b.n	8001d16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d12:	2302      	movs	r3, #2
 8001d14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d2e:	f7ff fd3d 	bl	80017ac <HAL_GetTick>
 8001d32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d008      	beq.n	8001d52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2280      	movs	r2, #128	; 0x80
 8001d44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e052      	b.n	8001df8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0216 	bic.w	r2, r2, #22
 8001d60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695a      	ldr	r2, [r3, #20]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d103      	bne.n	8001d82 <HAL_DMA_Abort+0x62>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d007      	beq.n	8001d92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0208 	bic.w	r2, r2, #8
 8001d90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0201 	bic.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001da2:	e013      	b.n	8001dcc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001da4:	f7ff fd02 	bl	80017ac <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b05      	cmp	r3, #5
 8001db0:	d90c      	bls.n	8001dcc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2220      	movs	r2, #32
 8001db6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2203      	movs	r2, #3
 8001dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e015      	b.n	8001df8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1e4      	bne.n	8001da4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dde:	223f      	movs	r2, #63	; 0x3f
 8001de0:	409a      	lsls	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2201      	movs	r2, #1
 8001dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d004      	beq.n	8001e1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00c      	b.n	8001e38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2205      	movs	r2, #5
 8001e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0201 	bic.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
	...

08001e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e50:	4b8e      	ldr	r3, [pc, #568]	; (800208c <HAL_DMA_IRQHandler+0x248>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a8e      	ldr	r2, [pc, #568]	; (8002090 <HAL_DMA_IRQHandler+0x24c>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0a9b      	lsrs	r3, r3, #10
 8001e5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e6e:	2208      	movs	r2, #8
 8001e70:	409a      	lsls	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d01a      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d013      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0204 	bic.w	r2, r2, #4
 8001e96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9c:	2208      	movs	r2, #8
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ea8:	f043 0201 	orr.w	r2, r3, #1
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d012      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00b      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	409a      	lsls	r2, r3
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ede:	f043 0202 	orr.w	r2, r3, #2
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eea:	2204      	movs	r2, #4
 8001eec:	409a      	lsls	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d012      	beq.n	8001f1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d00b      	beq.n	8001f1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f08:	2204      	movs	r2, #4
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f14:	f043 0204 	orr.w	r2, r3, #4
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f20:	2210      	movs	r2, #16
 8001f22:	409a      	lsls	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4013      	ands	r3, r2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d043      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d03c      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f3e:	2210      	movs	r2, #16
 8001f40:	409a      	lsls	r2, r3
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d018      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d108      	bne.n	8001f74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d024      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	4798      	blx	r3
 8001f72:	e01f      	b.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d01b      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4798      	blx	r3
 8001f84:	e016      	b.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d107      	bne.n	8001fa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0208 	bic.w	r2, r2, #8
 8001fa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d003      	beq.n	8001fb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	2220      	movs	r2, #32
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 808f 	beq.w	80020e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0310 	and.w	r3, r3, #16
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f000 8087 	beq.w	80020e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fda:	2220      	movs	r2, #32
 8001fdc:	409a      	lsls	r2, r3
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b05      	cmp	r3, #5
 8001fec:	d136      	bne.n	800205c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0216 	bic.w	r2, r2, #22
 8001ffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	695a      	ldr	r2, [r3, #20]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800200c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d103      	bne.n	800201e <HAL_DMA_IRQHandler+0x1da>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800201a:	2b00      	cmp	r3, #0
 800201c:	d007      	beq.n	800202e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0208 	bic.w	r2, r2, #8
 800202c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002032:	223f      	movs	r2, #63	; 0x3f
 8002034:	409a      	lsls	r2, r3
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800204e:	2b00      	cmp	r3, #0
 8002050:	d07e      	beq.n	8002150 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	4798      	blx	r3
        }
        return;
 800205a:	e079      	b.n	8002150 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d01d      	beq.n	80020a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d10d      	bne.n	8002094 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207c:	2b00      	cmp	r3, #0
 800207e:	d031      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	4798      	blx	r3
 8002088:	e02c      	b.n	80020e4 <HAL_DMA_IRQHandler+0x2a0>
 800208a:	bf00      	nop
 800208c:	20000000 	.word	0x20000000
 8002090:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002098:	2b00      	cmp	r3, #0
 800209a:	d023      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	4798      	blx	r3
 80020a4:	e01e      	b.n	80020e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d10f      	bne.n	80020d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0210 	bic.w	r2, r2, #16
 80020c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d032      	beq.n	8002152 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d022      	beq.n	800213e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2205      	movs	r2, #5
 80020fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0201 	bic.w	r2, r2, #1
 800210e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	3301      	adds	r3, #1
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	429a      	cmp	r2, r3
 800211a:	d307      	bcc.n	800212c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f2      	bne.n	8002110 <HAL_DMA_IRQHandler+0x2cc>
 800212a:	e000      	b.n	800212e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800212c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	4798      	blx	r3
 800214e:	e000      	b.n	8002152 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002150:	bf00      	nop
    }
  }
}
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2b40      	cmp	r3, #64	; 0x40
 8002184:	d108      	bne.n	8002198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002196:	e007      	b.n	80021a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	60da      	str	r2, [r3, #12]
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
	...

080021b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	3b10      	subs	r3, #16
 80021c4:	4a13      	ldr	r2, [pc, #76]	; (8002214 <DMA_CalcBaseAndBitshift+0x60>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <DMA_CalcBaseAndBitshift+0x64>)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4413      	add	r3, r2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2b03      	cmp	r3, #3
 80021e0:	d909      	bls.n	80021f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021ea:	f023 0303 	bic.w	r3, r3, #3
 80021ee:	1d1a      	adds	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	659a      	str	r2, [r3, #88]	; 0x58
 80021f4:	e007      	b.n	8002206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021fe:	f023 0303 	bic.w	r3, r3, #3
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800220a:	4618      	mov	r0, r3
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr
 8002214:	aaaaaaab 	.word	0xaaaaaaab
 8002218:	08005b38 	.word	0x08005b38

0800221c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d11f      	bne.n	8002276 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	2b03      	cmp	r3, #3
 800223a:	d856      	bhi.n	80022ea <DMA_CheckFifoParam+0xce>
 800223c:	a201      	add	r2, pc, #4	; (adr r2, 8002244 <DMA_CheckFifoParam+0x28>)
 800223e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002242:	bf00      	nop
 8002244:	08002255 	.word	0x08002255
 8002248:	08002267 	.word	0x08002267
 800224c:	08002255 	.word	0x08002255
 8002250:	080022eb 	.word	0x080022eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002258:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d046      	beq.n	80022ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002264:	e043      	b.n	80022ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800226e:	d140      	bne.n	80022f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002274:	e03d      	b.n	80022f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800227e:	d121      	bne.n	80022c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b03      	cmp	r3, #3
 8002284:	d837      	bhi.n	80022f6 <DMA_CheckFifoParam+0xda>
 8002286:	a201      	add	r2, pc, #4	; (adr r2, 800228c <DMA_CheckFifoParam+0x70>)
 8002288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228c:	0800229d 	.word	0x0800229d
 8002290:	080022a3 	.word	0x080022a3
 8002294:	0800229d 	.word	0x0800229d
 8002298:	080022b5 	.word	0x080022b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	73fb      	strb	r3, [r7, #15]
      break;
 80022a0:	e030      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d025      	beq.n	80022fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022b2:	e022      	b.n	80022fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022bc:	d11f      	bne.n	80022fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022c2:	e01c      	b.n	80022fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d903      	bls.n	80022d2 <DMA_CheckFifoParam+0xb6>
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d003      	beq.n	80022d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022d0:	e018      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	73fb      	strb	r3, [r7, #15]
      break;
 80022d6:	e015      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00e      	beq.n	8002302 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
      break;
 80022e8:	e00b      	b.n	8002302 <DMA_CheckFifoParam+0xe6>
      break;
 80022ea:	bf00      	nop
 80022ec:	e00a      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;
 80022ee:	bf00      	nop
 80022f0:	e008      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;
 80022f2:	bf00      	nop
 80022f4:	e006      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;
 80022f6:	bf00      	nop
 80022f8:	e004      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;
 80022fa:	bf00      	nop
 80022fc:	e002      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;   
 80022fe:	bf00      	nop
 8002300:	e000      	b.n	8002304 <DMA_CheckFifoParam+0xe8>
      break;
 8002302:	bf00      	nop
    }
  } 
  
  return status; 
 8002304:	7bfb      	ldrb	r3, [r7, #15]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr

08002310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	; 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002326:	2300      	movs	r3, #0
 8002328:	61fb      	str	r3, [r7, #28]
 800232a:	e16b      	b.n	8002604 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800232c:	2201      	movs	r2, #1
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	429a      	cmp	r2, r3
 8002346:	f040 815a 	bne.w	80025fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d005      	beq.n	8002362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800235e:	2b02      	cmp	r3, #2
 8002360:	d130      	bne.n	80023c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	2203      	movs	r2, #3
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4013      	ands	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68da      	ldr	r2, [r3, #12]
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002398:	2201      	movs	r2, #1
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	f003 0201 	and.w	r2, r3, #1
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d017      	beq.n	8002400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	2203      	movs	r2, #3
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4013      	ands	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0303 	and.w	r3, r3, #3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d123      	bne.n	8002454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	08da      	lsrs	r2, r3, #3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3208      	adds	r2, #8
 8002414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	220f      	movs	r2, #15
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	691a      	ldr	r2, [r3, #16]
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	08da      	lsrs	r2, r3, #3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3208      	adds	r2, #8
 800244e:	69b9      	ldr	r1, [r7, #24]
 8002450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 0203 	and.w	r2, r3, #3
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80b4 	beq.w	80025fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b5f      	ldr	r3, [pc, #380]	; (8002618 <HAL_GPIO_Init+0x308>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249e:	4a5e      	ldr	r2, [pc, #376]	; (8002618 <HAL_GPIO_Init+0x308>)
 80024a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a4:	6453      	str	r3, [r2, #68]	; 0x44
 80024a6:	4b5c      	ldr	r3, [pc, #368]	; (8002618 <HAL_GPIO_Init+0x308>)
 80024a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024b2:	4a5a      	ldr	r2, [pc, #360]	; (800261c <HAL_GPIO_Init+0x30c>)
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	089b      	lsrs	r3, r3, #2
 80024b8:	3302      	adds	r3, #2
 80024ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	220f      	movs	r2, #15
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a51      	ldr	r2, [pc, #324]	; (8002620 <HAL_GPIO_Init+0x310>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d02b      	beq.n	8002536 <HAL_GPIO_Init+0x226>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a50      	ldr	r2, [pc, #320]	; (8002624 <HAL_GPIO_Init+0x314>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d025      	beq.n	8002532 <HAL_GPIO_Init+0x222>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a4f      	ldr	r2, [pc, #316]	; (8002628 <HAL_GPIO_Init+0x318>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d01f      	beq.n	800252e <HAL_GPIO_Init+0x21e>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4e      	ldr	r2, [pc, #312]	; (800262c <HAL_GPIO_Init+0x31c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d019      	beq.n	800252a <HAL_GPIO_Init+0x21a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4d      	ldr	r2, [pc, #308]	; (8002630 <HAL_GPIO_Init+0x320>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d013      	beq.n	8002526 <HAL_GPIO_Init+0x216>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4c      	ldr	r2, [pc, #304]	; (8002634 <HAL_GPIO_Init+0x324>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d00d      	beq.n	8002522 <HAL_GPIO_Init+0x212>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4b      	ldr	r2, [pc, #300]	; (8002638 <HAL_GPIO_Init+0x328>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d007      	beq.n	800251e <HAL_GPIO_Init+0x20e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4a      	ldr	r2, [pc, #296]	; (800263c <HAL_GPIO_Init+0x32c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d101      	bne.n	800251a <HAL_GPIO_Init+0x20a>
 8002516:	2307      	movs	r3, #7
 8002518:	e00e      	b.n	8002538 <HAL_GPIO_Init+0x228>
 800251a:	2308      	movs	r3, #8
 800251c:	e00c      	b.n	8002538 <HAL_GPIO_Init+0x228>
 800251e:	2306      	movs	r3, #6
 8002520:	e00a      	b.n	8002538 <HAL_GPIO_Init+0x228>
 8002522:	2305      	movs	r3, #5
 8002524:	e008      	b.n	8002538 <HAL_GPIO_Init+0x228>
 8002526:	2304      	movs	r3, #4
 8002528:	e006      	b.n	8002538 <HAL_GPIO_Init+0x228>
 800252a:	2303      	movs	r3, #3
 800252c:	e004      	b.n	8002538 <HAL_GPIO_Init+0x228>
 800252e:	2302      	movs	r3, #2
 8002530:	e002      	b.n	8002538 <HAL_GPIO_Init+0x228>
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <HAL_GPIO_Init+0x228>
 8002536:	2300      	movs	r3, #0
 8002538:	69fa      	ldr	r2, [r7, #28]
 800253a:	f002 0203 	and.w	r2, r2, #3
 800253e:	0092      	lsls	r2, r2, #2
 8002540:	4093      	lsls	r3, r2
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002548:	4934      	ldr	r1, [pc, #208]	; (800261c <HAL_GPIO_Init+0x30c>)
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	089b      	lsrs	r3, r3, #2
 800254e:	3302      	adds	r3, #2
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002556:	4b3a      	ldr	r3, [pc, #232]	; (8002640 <HAL_GPIO_Init+0x330>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800257a:	4a31      	ldr	r2, [pc, #196]	; (8002640 <HAL_GPIO_Init+0x330>)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002580:	4b2f      	ldr	r3, [pc, #188]	; (8002640 <HAL_GPIO_Init+0x330>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	43db      	mvns	r3, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025a4:	4a26      	ldr	r2, [pc, #152]	; (8002640 <HAL_GPIO_Init+0x330>)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025aa:	4b25      	ldr	r3, [pc, #148]	; (8002640 <HAL_GPIO_Init+0x330>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025ce:	4a1c      	ldr	r2, [pc, #112]	; (8002640 <HAL_GPIO_Init+0x330>)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <HAL_GPIO_Init+0x330>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025f8:	4a11      	ldr	r2, [pc, #68]	; (8002640 <HAL_GPIO_Init+0x330>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3301      	adds	r3, #1
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	2b0f      	cmp	r3, #15
 8002608:	f67f ae90 	bls.w	800232c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3724      	adds	r7, #36	; 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr
 8002618:	40023800 	.word	0x40023800
 800261c:	40013800 	.word	0x40013800
 8002620:	40020000 	.word	0x40020000
 8002624:	40020400 	.word	0x40020400
 8002628:	40020800 	.word	0x40020800
 800262c:	40020c00 	.word	0x40020c00
 8002630:	40021000 	.word	0x40021000
 8002634:	40021400 	.word	0x40021400
 8002638:	40021800 	.word	0x40021800
 800263c:	40021c00 	.word	0x40021c00
 8002640:	40013c00 	.word	0x40013c00

08002644 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002656:	2300      	movs	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	e0cd      	b.n	80027fc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002660:	2201      	movs	r2, #1
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	4013      	ands	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	429a      	cmp	r2, r3
 8002678:	f040 80bd 	bne.w	80027f6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800267c:	4a64      	ldr	r2, [pc, #400]	; (8002810 <HAL_GPIO_DeInit+0x1cc>)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	089b      	lsrs	r3, r3, #2
 8002682:	3302      	adds	r3, #2
 8002684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002688:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	220f      	movs	r2, #15
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	4013      	ands	r3, r2
 800269c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a5c      	ldr	r2, [pc, #368]	; (8002814 <HAL_GPIO_DeInit+0x1d0>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d02b      	beq.n	80026fe <HAL_GPIO_DeInit+0xba>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a5b      	ldr	r2, [pc, #364]	; (8002818 <HAL_GPIO_DeInit+0x1d4>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d025      	beq.n	80026fa <HAL_GPIO_DeInit+0xb6>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a5a      	ldr	r2, [pc, #360]	; (800281c <HAL_GPIO_DeInit+0x1d8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d01f      	beq.n	80026f6 <HAL_GPIO_DeInit+0xb2>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a59      	ldr	r2, [pc, #356]	; (8002820 <HAL_GPIO_DeInit+0x1dc>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d019      	beq.n	80026f2 <HAL_GPIO_DeInit+0xae>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a58      	ldr	r2, [pc, #352]	; (8002824 <HAL_GPIO_DeInit+0x1e0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d013      	beq.n	80026ee <HAL_GPIO_DeInit+0xaa>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a57      	ldr	r2, [pc, #348]	; (8002828 <HAL_GPIO_DeInit+0x1e4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d00d      	beq.n	80026ea <HAL_GPIO_DeInit+0xa6>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a56      	ldr	r2, [pc, #344]	; (800282c <HAL_GPIO_DeInit+0x1e8>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d007      	beq.n	80026e6 <HAL_GPIO_DeInit+0xa2>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a55      	ldr	r2, [pc, #340]	; (8002830 <HAL_GPIO_DeInit+0x1ec>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d101      	bne.n	80026e2 <HAL_GPIO_DeInit+0x9e>
 80026de:	2307      	movs	r3, #7
 80026e0:	e00e      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026e2:	2308      	movs	r3, #8
 80026e4:	e00c      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026e6:	2306      	movs	r3, #6
 80026e8:	e00a      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026ea:	2305      	movs	r3, #5
 80026ec:	e008      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026ee:	2304      	movs	r3, #4
 80026f0:	e006      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026f2:	2303      	movs	r3, #3
 80026f4:	e004      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e002      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_GPIO_DeInit+0xbc>
 80026fe:	2300      	movs	r3, #0
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	f002 0203 	and.w	r2, r2, #3
 8002706:	0092      	lsls	r2, r2, #2
 8002708:	4093      	lsls	r3, r2
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	429a      	cmp	r2, r3
 800270e:	d132      	bne.n	8002776 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002710:	4b48      	ldr	r3, [pc, #288]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	4946      	ldr	r1, [pc, #280]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 800271a:	4013      	ands	r3, r2
 800271c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800271e:	4b45      	ldr	r3, [pc, #276]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	43db      	mvns	r3, r3
 8002726:	4943      	ldr	r1, [pc, #268]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 8002728:	4013      	ands	r3, r2
 800272a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800272c:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	43db      	mvns	r3, r3
 8002734:	493f      	ldr	r1, [pc, #252]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 8002736:	4013      	ands	r3, r2
 8002738:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800273a:	4b3e      	ldr	r3, [pc, #248]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	43db      	mvns	r3, r3
 8002742:	493c      	ldr	r1, [pc, #240]	; (8002834 <HAL_GPIO_DeInit+0x1f0>)
 8002744:	4013      	ands	r3, r2
 8002746:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	220f      	movs	r2, #15
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002758:	4a2d      	ldr	r2, [pc, #180]	; (8002810 <HAL_GPIO_DeInit+0x1cc>)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	089b      	lsrs	r3, r3, #2
 800275e:	3302      	adds	r3, #2
 8002760:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	43da      	mvns	r2, r3
 8002768:	4829      	ldr	r0, [pc, #164]	; (8002810 <HAL_GPIO_DeInit+0x1cc>)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	089b      	lsrs	r3, r3, #2
 800276e:	400a      	ands	r2, r1
 8002770:	3302      	adds	r3, #2
 8002772:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	2103      	movs	r1, #3
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	401a      	ands	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	08da      	lsrs	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3208      	adds	r2, #8
 8002794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	220f      	movs	r2, #15
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	08d2      	lsrs	r2, r2, #3
 80027ac:	4019      	ands	r1, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3208      	adds	r2, #8
 80027b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	2103      	movs	r1, #3
 80027c0:	fa01 f303 	lsl.w	r3, r1, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	401a      	ands	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	2101      	movs	r1, #1
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	fa01 f303 	lsl.w	r3, r1, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	401a      	ands	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	2103      	movs	r1, #3
 80027ea:	fa01 f303 	lsl.w	r3, r1, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	401a      	ands	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3301      	adds	r3, #1
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	2b0f      	cmp	r3, #15
 8002800:	f67f af2e 	bls.w	8002660 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr
 8002810:	40013800 	.word	0x40013800
 8002814:	40020000 	.word	0x40020000
 8002818:	40020400 	.word	0x40020400
 800281c:	40020800 	.word	0x40020800
 8002820:	40020c00 	.word	0x40020c00
 8002824:	40021000 	.word	0x40021000
 8002828:	40021400 	.word	0x40021400
 800282c:	40021800 	.word	0x40021800
 8002830:	40021c00 	.word	0x40021c00
 8002834:	40013c00 	.word	0x40013c00

08002838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	460b      	mov	r3, r1
 8002842:	807b      	strh	r3, [r7, #2]
 8002844:	4613      	mov	r3, r2
 8002846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002848:	787b      	ldrb	r3, [r7, #1]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800284e:	887a      	ldrh	r2, [r7, #2]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002854:	e003      	b.n	800285e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002856:	887b      	ldrh	r3, [r7, #2]
 8002858:	041a      	lsls	r2, r3, #16
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	619a      	str	r2, [r3, #24]
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr

08002868 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800287a:	887a      	ldrh	r2, [r7, #2]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4013      	ands	r3, r2
 8002880:	041a      	lsls	r2, r3, #16
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	43d9      	mvns	r1, r3
 8002886:	887b      	ldrh	r3, [r7, #2]
 8002888:	400b      	ands	r3, r1
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	619a      	str	r2, [r3, #24]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr
	...

0800289c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e267      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d075      	beq.n	80029a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028ba:	4b88      	ldr	r3, [pc, #544]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d00c      	beq.n	80028e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028c6:	4b85      	ldr	r3, [pc, #532]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d112      	bne.n	80028f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028d2:	4b82      	ldr	r3, [pc, #520]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028de:	d10b      	bne.n	80028f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e0:	4b7e      	ldr	r3, [pc, #504]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d05b      	beq.n	80029a4 <HAL_RCC_OscConfig+0x108>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d157      	bne.n	80029a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e242      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002900:	d106      	bne.n	8002910 <HAL_RCC_OscConfig+0x74>
 8002902:	4b76      	ldr	r3, [pc, #472]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a75      	ldr	r2, [pc, #468]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e01d      	b.n	800294c <HAL_RCC_OscConfig+0xb0>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002918:	d10c      	bne.n	8002934 <HAL_RCC_OscConfig+0x98>
 800291a:	4b70      	ldr	r3, [pc, #448]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a6f      	ldr	r2, [pc, #444]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002920:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	4b6d      	ldr	r3, [pc, #436]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6c      	ldr	r2, [pc, #432]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	e00b      	b.n	800294c <HAL_RCC_OscConfig+0xb0>
 8002934:	4b69      	ldr	r3, [pc, #420]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a68      	ldr	r2, [pc, #416]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 800293a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	4b66      	ldr	r3, [pc, #408]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a65      	ldr	r2, [pc, #404]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800294a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d013      	beq.n	800297c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe ff2a 	bl	80017ac <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800295c:	f7fe ff26 	bl	80017ac <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b64      	cmp	r3, #100	; 0x64
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e207      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296e:	4b5b      	ldr	r3, [pc, #364]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0xc0>
 800297a:	e014      	b.n	80029a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297c:	f7fe ff16 	bl	80017ac <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002984:	f7fe ff12 	bl	80017ac <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b64      	cmp	r3, #100	; 0x64
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e1f3      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002996:	4b51      	ldr	r3, [pc, #324]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0xe8>
 80029a2:	e000      	b.n	80029a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d063      	beq.n	8002a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029b2:	4b4a      	ldr	r3, [pc, #296]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00b      	beq.n	80029d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029be:	4b47      	ldr	r3, [pc, #284]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d11c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ca:	4b44      	ldr	r3, [pc, #272]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d116      	bne.n	8002a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d6:	4b41      	ldr	r3, [pc, #260]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x152>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e1c7      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b3b      	ldr	r3, [pc, #236]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4937      	ldr	r1, [pc, #220]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a02:	e03a      	b.n	8002a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d020      	beq.n	8002a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0c:	4b34      	ldr	r3, [pc, #208]	; (8002ae0 <HAL_RCC_OscConfig+0x244>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a12:	f7fe fecb 	bl	80017ac <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a1a:	f7fe fec7 	bl	80017ac <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e1a8      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2c:	4b2b      	ldr	r3, [pc, #172]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a38:	4b28      	ldr	r3, [pc, #160]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4925      	ldr	r1, [pc, #148]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a4e:	4b24      	ldr	r3, [pc, #144]	; (8002ae0 <HAL_RCC_OscConfig+0x244>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7fe feaa 	bl	80017ac <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a5c:	f7fe fea6 	bl	80017ac <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e187      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d036      	beq.n	8002af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d016      	beq.n	8002abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_RCC_OscConfig+0x248>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a94:	f7fe fe8a 	bl	80017ac <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a9c:	f7fe fe86 	bl	80017ac <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e167      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aae:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_RCC_OscConfig+0x240>)
 8002ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0f0      	beq.n	8002a9c <HAL_RCC_OscConfig+0x200>
 8002aba:	e01b      	b.n	8002af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002abc:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <HAL_RCC_OscConfig+0x248>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac2:	f7fe fe73 	bl	80017ac <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ac8:	e00e      	b.n	8002ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aca:	f7fe fe6f 	bl	80017ac <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d907      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e150      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	42470000 	.word	0x42470000
 8002ae4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	4b88      	ldr	r3, [pc, #544]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ea      	bne.n	8002aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8097 	beq.w	8002c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b06:	4b81      	ldr	r3, [pc, #516]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10f      	bne.n	8002b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	4b7d      	ldr	r3, [pc, #500]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	4a7c      	ldr	r2, [pc, #496]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b20:	6413      	str	r3, [r2, #64]	; 0x40
 8002b22:	4b7a      	ldr	r3, [pc, #488]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b77      	ldr	r3, [pc, #476]	; (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d118      	bne.n	8002b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b3e:	4b74      	ldr	r3, [pc, #464]	; (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a73      	ldr	r2, [pc, #460]	; (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4a:	f7fe fe2f 	bl	80017ac <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b52:	f7fe fe2b 	bl	80017ac <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e10c      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b6a      	ldr	r3, [pc, #424]	; (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d106      	bne.n	8002b86 <HAL_RCC_OscConfig+0x2ea>
 8002b78:	4b64      	ldr	r3, [pc, #400]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7c:	4a63      	ldr	r2, [pc, #396]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6713      	str	r3, [r2, #112]	; 0x70
 8002b84:	e01c      	b.n	8002bc0 <HAL_RCC_OscConfig+0x324>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x30c>
 8002b8e:	4b5f      	ldr	r3, [pc, #380]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b92:	4a5e      	ldr	r2, [pc, #376]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	6713      	str	r3, [r2, #112]	; 0x70
 8002b9a:	4b5c      	ldr	r3, [pc, #368]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b9e:	4a5b      	ldr	r2, [pc, #364]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_OscConfig+0x324>
 8002ba8:	4b58      	ldr	r3, [pc, #352]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bac:	4a57      	ldr	r2, [pc, #348]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb4:	4b55      	ldr	r3, [pc, #340]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb8:	4a54      	ldr	r2, [pc, #336]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bba:	f023 0304 	bic.w	r3, r3, #4
 8002bbe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d015      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc8:	f7fe fdf0 	bl	80017ac <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bce:	e00a      	b.n	8002be6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd0:	f7fe fdec 	bl	80017ac <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e0cb      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002be6:	4b49      	ldr	r3, [pc, #292]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ee      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x334>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe fdda 	bl	80017ac <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bfc:	f7fe fdd6 	bl	80017ac <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0b5      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c12:	4b3e      	ldr	r3, [pc, #248]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1ee      	bne.n	8002bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d105      	bne.n	8002c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c24:	4b39      	ldr	r3, [pc, #228]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c28:	4a38      	ldr	r2, [pc, #224]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c2e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80a1 	beq.w	8002d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c3a:	4b34      	ldr	r3, [pc, #208]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d05c      	beq.n	8002d00 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d141      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c4e:	4b31      	ldr	r3, [pc, #196]	; (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c54:	f7fe fdaa 	bl	80017ac <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7fe fda6 	bl	80017ac <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e087      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c6e:	4b27      	ldr	r3, [pc, #156]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69da      	ldr	r2, [r3, #28]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	019b      	lsls	r3, r3, #6
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c90:	085b      	lsrs	r3, r3, #1
 8002c92:	3b01      	subs	r3, #1
 8002c94:	041b      	lsls	r3, r3, #16
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9c:	061b      	lsls	r3, r3, #24
 8002c9e:	491b      	ldr	r1, [pc, #108]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b1b      	ldr	r3, [pc, #108]	; (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fe fd7f 	bl	80017ac <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7fe fd7b 	bl	80017ac <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e05c      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x416>
 8002cd0:	e054      	b.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd2:	4b10      	ldr	r3, [pc, #64]	; (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fd68 	bl	80017ac <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fe fd64 	bl	80017ac <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e045      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cf2:	4b06      	ldr	r3, [pc, #24]	; (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x444>
 8002cfe:	e03d      	b.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d107      	bne.n	8002d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e038      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40007000 	.word	0x40007000
 8002d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <HAL_RCC_OscConfig+0x4ec>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d028      	beq.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d121      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d11a      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d48:	4013      	ands	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d111      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	085b      	lsrs	r3, r3, #1
 8002d60:	3b01      	subs	r3, #1
 8002d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d107      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800

08002d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0cc      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002da0:	4b68      	ldr	r3, [pc, #416]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d90c      	bls.n	8002dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dae:	4b65      	ldr	r3, [pc, #404]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db6:	4b63      	ldr	r3, [pc, #396]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e0b8      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d020      	beq.n	8002e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002de0:	4b59      	ldr	r3, [pc, #356]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4a58      	ldr	r2, [pc, #352]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002dea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002df8:	4b53      	ldr	r3, [pc, #332]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4a52      	ldr	r2, [pc, #328]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e04:	4b50      	ldr	r3, [pc, #320]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	494d      	ldr	r1, [pc, #308]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d044      	beq.n	8002eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d107      	bne.n	8002e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e2a:	4b47      	ldr	r3, [pc, #284]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d119      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e07f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d003      	beq.n	8002e4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d107      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e4a:	4b3f      	ldr	r3, [pc, #252]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d109      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e06f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e5a:	4b3b      	ldr	r3, [pc, #236]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e067      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e6a:	4b37      	ldr	r3, [pc, #220]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f023 0203 	bic.w	r2, r3, #3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4934      	ldr	r1, [pc, #208]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e7c:	f7fe fc96 	bl	80017ac <HAL_GetTick>
 8002e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e84:	f7fe fc92 	bl	80017ac <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e04f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e9a:	4b2b      	ldr	r3, [pc, #172]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 020c 	and.w	r2, r3, #12
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d1eb      	bne.n	8002e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002eac:	4b25      	ldr	r3, [pc, #148]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d20c      	bcs.n	8002ed4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b22      	ldr	r3, [pc, #136]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec2:	4b20      	ldr	r3, [pc, #128]	; (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e032      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0304 	and.w	r3, r3, #4
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d008      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ee0:	4b19      	ldr	r3, [pc, #100]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4916      	ldr	r1, [pc, #88]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d009      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002efe:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	490e      	ldr	r1, [pc, #56]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f12:	f000 f821 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	091b      	lsrs	r3, r3, #4
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	490a      	ldr	r1, [pc, #40]	; (8002f4c <HAL_RCC_ClockConfig+0x1c0>)
 8002f24:	5ccb      	ldrb	r3, [r1, r3]
 8002f26:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2a:	4a09      	ldr	r2, [pc, #36]	; (8002f50 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f2e:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <HAL_RCC_ClockConfig+0x1c8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe fbf8 	bl	8001728 <HAL_InitTick>

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40023c00 	.word	0x40023c00
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	08005b20 	.word	0x08005b20
 8002f50:	20000000 	.word	0x20000000
 8002f54:	20000064 	.word	0x20000064

08002f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f5c:	b090      	sub	sp, #64	; 0x40
 8002f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
 8002f64:	2300      	movs	r3, #0
 8002f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f68:	2300      	movs	r3, #0
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f70:	4b59      	ldr	r3, [pc, #356]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d00d      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0x40>
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	f200 80a2 	bhi.w	80030c6 <HAL_RCC_GetSysClockFreq+0x16e>
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x34>
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f8a:	e09c      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f8c:	4b53      	ldr	r3, [pc, #332]	; (80030dc <HAL_RCC_GetSysClockFreq+0x184>)
 8002f8e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002f90:	e09c      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f92:	4b53      	ldr	r3, [pc, #332]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f94:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f96:	e099      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f98:	4b4f      	ldr	r3, [pc, #316]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fa0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fa2:	4b4d      	ldr	r3, [pc, #308]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d027      	beq.n	8002ffe <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fae:	4b4a      	ldr	r3, [pc, #296]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	099b      	lsrs	r3, r3, #6
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	623b      	str	r3, [r7, #32]
 8002fb8:	627a      	str	r2, [r7, #36]	; 0x24
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	4b47      	ldr	r3, [pc, #284]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fc4:	fb03 f201 	mul.w	r2, r3, r1
 8002fc8:	2300      	movs	r3, #0
 8002fca:	fb00 f303 	mul.w	r3, r0, r3
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a43      	ldr	r2, [pc, #268]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002fd2:	fba0 2102 	umull	r2, r1, r0, r2
 8002fd6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002fd8:	62ba      	str	r2, [r7, #40]	; 0x28
 8002fda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fdc:	4413      	add	r3, r2
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
 8002fe6:	61fa      	str	r2, [r7, #28]
 8002fe8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fec:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002ff0:	f7fd f93e 	bl	8000270 <__aeabi_uldivmod>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ffc:	e055      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ffe:	4b36      	ldr	r3, [pc, #216]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	099b      	lsrs	r3, r3, #6
 8003004:	2200      	movs	r2, #0
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	617a      	str	r2, [r7, #20]
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003010:	f04f 0b00 	mov.w	fp, #0
 8003014:	4652      	mov	r2, sl
 8003016:	465b      	mov	r3, fp
 8003018:	f04f 0000 	mov.w	r0, #0
 800301c:	f04f 0100 	mov.w	r1, #0
 8003020:	0159      	lsls	r1, r3, #5
 8003022:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003026:	0150      	lsls	r0, r2, #5
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	ebb2 080a 	subs.w	r8, r2, sl
 8003030:	eb63 090b 	sbc.w	r9, r3, fp
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003040:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003044:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003048:	ebb2 0408 	subs.w	r4, r2, r8
 800304c:	eb63 0509 	sbc.w	r5, r3, r9
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	00eb      	lsls	r3, r5, #3
 800305a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800305e:	00e2      	lsls	r2, r4, #3
 8003060:	4614      	mov	r4, r2
 8003062:	461d      	mov	r5, r3
 8003064:	eb14 030a 	adds.w	r3, r4, sl
 8003068:	603b      	str	r3, [r7, #0]
 800306a:	eb45 030b 	adc.w	r3, r5, fp
 800306e:	607b      	str	r3, [r7, #4]
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	f04f 0300 	mov.w	r3, #0
 8003078:	e9d7 4500 	ldrd	r4, r5, [r7]
 800307c:	4629      	mov	r1, r5
 800307e:	028b      	lsls	r3, r1, #10
 8003080:	4620      	mov	r0, r4
 8003082:	4629      	mov	r1, r5
 8003084:	4604      	mov	r4, r0
 8003086:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800308a:	4601      	mov	r1, r0
 800308c:	028a      	lsls	r2, r1, #10
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003094:	2200      	movs	r2, #0
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	60fa      	str	r2, [r7, #12]
 800309a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800309e:	f7fd f8e7 	bl	8000270 <__aeabi_uldivmod>
 80030a2:	4602      	mov	r2, r0
 80030a4:	460b      	mov	r3, r1
 80030a6:	4613      	mov	r3, r2
 80030a8:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030aa:	4b0b      	ldr	r3, [pc, #44]	; (80030d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	0c1b      	lsrs	r3, r3, #16
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	3301      	adds	r3, #1
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80030ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030be:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030c4:	e002      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030c6:	4b05      	ldr	r3, [pc, #20]	; (80030dc <HAL_RCC_GetSysClockFreq+0x184>)
 80030c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3740      	adds	r7, #64	; 0x40
 80030d2:	46bd      	mov	sp, r7
 80030d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d8:	40023800 	.word	0x40023800
 80030dc:	00f42400 	.word	0x00f42400
 80030e0:	017d7840 	.word	0x017d7840

080030e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030e8:	4b02      	ldr	r3, [pc, #8]	; (80030f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80030ea:	681b      	ldr	r3, [r3, #0]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	20000000 	.word	0x20000000

080030f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030fc:	f7ff fff2 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 8003100:	4602      	mov	r2, r0
 8003102:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	0a9b      	lsrs	r3, r3, #10
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	4903      	ldr	r1, [pc, #12]	; (800311c <HAL_RCC_GetPCLK1Freq+0x24>)
 800310e:	5ccb      	ldrb	r3, [r1, r3]
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40023800 	.word	0x40023800
 800311c:	08005b30 	.word	0x08005b30

08003120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003124:	f7ff ffde 	bl	80030e4 <HAL_RCC_GetHCLKFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b05      	ldr	r3, [pc, #20]	; (8003140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	0b5b      	lsrs	r3, r3, #13
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	4903      	ldr	r1, [pc, #12]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800313c:	4618      	mov	r0, r3
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40023800 	.word	0x40023800
 8003144:	08005b30 	.word	0x08005b30

08003148 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e041      	b.n	80031de <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fd ffca 	bl	8001108 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3304      	adds	r3, #4
 8003184:	4619      	mov	r1, r3
 8003186:	4610      	mov	r0, r2
 8003188:	f000 facc 	bl	8003724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031f2:	2300      	movs	r3, #0
 80031f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d109      	bne.n	8003210 <HAL_TIM_OC_Start_IT+0x28>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b01      	cmp	r3, #1
 8003206:	bf14      	ite	ne
 8003208:	2301      	movne	r3, #1
 800320a:	2300      	moveq	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	e022      	b.n	8003256 <HAL_TIM_OC_Start_IT+0x6e>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2b04      	cmp	r3, #4
 8003214:	d109      	bne.n	800322a <HAL_TIM_OC_Start_IT+0x42>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b01      	cmp	r3, #1
 8003220:	bf14      	ite	ne
 8003222:	2301      	movne	r3, #1
 8003224:	2300      	moveq	r3, #0
 8003226:	b2db      	uxtb	r3, r3
 8003228:	e015      	b.n	8003256 <HAL_TIM_OC_Start_IT+0x6e>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b08      	cmp	r3, #8
 800322e:	d109      	bne.n	8003244 <HAL_TIM_OC_Start_IT+0x5c>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b01      	cmp	r3, #1
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	e008      	b.n	8003256 <HAL_TIM_OC_Start_IT+0x6e>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b01      	cmp	r3, #1
 800324e:	bf14      	ite	ne
 8003250:	2301      	movne	r3, #1
 8003252:	2300      	moveq	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e0c7      	b.n	80033ee <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d104      	bne.n	800326e <HAL_TIM_OC_Start_IT+0x86>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800326c:	e013      	b.n	8003296 <HAL_TIM_OC_Start_IT+0xae>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d104      	bne.n	800327e <HAL_TIM_OC_Start_IT+0x96>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2202      	movs	r2, #2
 8003278:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800327c:	e00b      	b.n	8003296 <HAL_TIM_OC_Start_IT+0xae>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b08      	cmp	r3, #8
 8003282:	d104      	bne.n	800328e <HAL_TIM_OC_Start_IT+0xa6>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800328c:	e003      	b.n	8003296 <HAL_TIM_OC_Start_IT+0xae>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2202      	movs	r2, #2
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b0c      	cmp	r3, #12
 800329a:	d841      	bhi.n	8003320 <HAL_TIM_OC_Start_IT+0x138>
 800329c:	a201      	add	r2, pc, #4	; (adr r2, 80032a4 <HAL_TIM_OC_Start_IT+0xbc>)
 800329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a2:	bf00      	nop
 80032a4:	080032d9 	.word	0x080032d9
 80032a8:	08003321 	.word	0x08003321
 80032ac:	08003321 	.word	0x08003321
 80032b0:	08003321 	.word	0x08003321
 80032b4:	080032eb 	.word	0x080032eb
 80032b8:	08003321 	.word	0x08003321
 80032bc:	08003321 	.word	0x08003321
 80032c0:	08003321 	.word	0x08003321
 80032c4:	080032fd 	.word	0x080032fd
 80032c8:	08003321 	.word	0x08003321
 80032cc:	08003321 	.word	0x08003321
 80032d0:	08003321 	.word	0x08003321
 80032d4:	0800330f 	.word	0x0800330f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0202 	orr.w	r2, r2, #2
 80032e6:	60da      	str	r2, [r3, #12]
      break;
 80032e8:	e01d      	b.n	8003326 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f042 0204 	orr.w	r2, r2, #4
 80032f8:	60da      	str	r2, [r3, #12]
      break;
 80032fa:	e014      	b.n	8003326 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68da      	ldr	r2, [r3, #12]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0208 	orr.w	r2, r2, #8
 800330a:	60da      	str	r2, [r3, #12]
      break;
 800330c:	e00b      	b.n	8003326 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68da      	ldr	r2, [r3, #12]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f042 0210 	orr.w	r2, r2, #16
 800331c:	60da      	str	r2, [r3, #12]
      break;
 800331e:	e002      	b.n	8003326 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
      break;
 8003324:	bf00      	nop
  }

  if (status == HAL_OK)
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d15f      	bne.n	80033ec <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2201      	movs	r2, #1
 8003332:	6839      	ldr	r1, [r7, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fc3f 	bl	8003bb8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a2e      	ldr	r2, [pc, #184]	; (80033f8 <HAL_TIM_OC_Start_IT+0x210>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d004      	beq.n	800334e <HAL_TIM_OC_Start_IT+0x166>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a2c      	ldr	r2, [pc, #176]	; (80033fc <HAL_TIM_OC_Start_IT+0x214>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_TIM_OC_Start_IT+0x16a>
 800334e:	2301      	movs	r3, #1
 8003350:	e000      	b.n	8003354 <HAL_TIM_OC_Start_IT+0x16c>
 8003352:	2300      	movs	r3, #0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d007      	beq.n	8003368 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003366:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a22      	ldr	r2, [pc, #136]	; (80033f8 <HAL_TIM_OC_Start_IT+0x210>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d022      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800337a:	d01d      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a1f      	ldr	r2, [pc, #124]	; (8003400 <HAL_TIM_OC_Start_IT+0x218>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d018      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1e      	ldr	r2, [pc, #120]	; (8003404 <HAL_TIM_OC_Start_IT+0x21c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d013      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1c      	ldr	r2, [pc, #112]	; (8003408 <HAL_TIM_OC_Start_IT+0x220>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00e      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a17      	ldr	r2, [pc, #92]	; (80033fc <HAL_TIM_OC_Start_IT+0x214>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d009      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a18      	ldr	r2, [pc, #96]	; (800340c <HAL_TIM_OC_Start_IT+0x224>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d004      	beq.n	80033b8 <HAL_TIM_OC_Start_IT+0x1d0>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a17      	ldr	r2, [pc, #92]	; (8003410 <HAL_TIM_OC_Start_IT+0x228>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d111      	bne.n	80033dc <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b06      	cmp	r3, #6
 80033c8:	d010      	beq.n	80033ec <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f042 0201 	orr.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033da:	e007      	b.n	80033ec <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40010000 	.word	0x40010000
 80033fc:	40010400 	.word	0x40010400
 8003400:	40000400 	.word	0x40000400
 8003404:	40000800 	.word	0x40000800
 8003408:	40000c00 	.word	0x40000c00
 800340c:	40014000 	.word	0x40014000
 8003410:	40001800 	.word	0x40001800

08003414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b02      	cmp	r3, #2
 8003428:	d122      	bne.n	8003470 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b02      	cmp	r3, #2
 8003436:	d11b      	bne.n	8003470 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0202 	mvn.w	r2, #2
 8003440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f949 	bl	80036ee <HAL_TIM_IC_CaptureCallback>
 800345c:	e005      	b.n	800346a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fd fe44 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f94b 	bl	8003700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b04      	cmp	r3, #4
 800347c:	d122      	bne.n	80034c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b04      	cmp	r3, #4
 800348a:	d11b      	bne.n	80034c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0204 	mvn.w	r2, #4
 8003494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2202      	movs	r2, #2
 800349a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f91f 	bl	80036ee <HAL_TIM_IC_CaptureCallback>
 80034b0:	e005      	b.n	80034be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fd fe1a 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f921 	bl	8003700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d122      	bne.n	8003518 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0308 	and.w	r3, r3, #8
 80034dc:	2b08      	cmp	r3, #8
 80034de:	d11b      	bne.n	8003518 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0208 	mvn.w	r2, #8
 80034e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2204      	movs	r2, #4
 80034ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f8f5 	bl	80036ee <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fd fdf0 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f8f7 	bl	8003700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b10      	cmp	r3, #16
 8003524:	d122      	bne.n	800356c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b10      	cmp	r3, #16
 8003532:	d11b      	bne.n	800356c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0210 	mvn.w	r2, #16
 800353c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2208      	movs	r2, #8
 8003542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8cb 	bl	80036ee <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fd fdc6 	bl	80010ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f8cd 	bl	8003700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b01      	cmp	r3, #1
 8003578:	d10e      	bne.n	8003598 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b01      	cmp	r3, #1
 8003586:	d107      	bne.n	8003598 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0201 	mvn.w	r2, #1
 8003590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f8a2 	bl	80036dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a2:	2b80      	cmp	r3, #128	; 0x80
 80035a4:	d10e      	bne.n	80035c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b0:	2b80      	cmp	r3, #128	; 0x80
 80035b2:	d107      	bne.n	80035c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fb27 	bl	8003c12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b40      	cmp	r3, #64	; 0x40
 80035d0:	d10e      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035dc:	2b40      	cmp	r3, #64	; 0x40
 80035de:	d107      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f891 	bl	8003712 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b20      	cmp	r3, #32
 80035fc:	d10e      	bne.n	800361c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f003 0320 	and.w	r3, r3, #32
 8003608:	2b20      	cmp	r3, #32
 800360a:	d107      	bne.n	800361c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0220 	mvn.w	r2, #32
 8003614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 faf2 	bl	8003c00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_TIM_OC_ConfigChannel+0x1e>
 800363e:	2302      	movs	r3, #2
 8003640:	e048      	b.n	80036d4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b0c      	cmp	r3, #12
 800364e:	d839      	bhi.n	80036c4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003650:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003656:	bf00      	nop
 8003658:	0800368d 	.word	0x0800368d
 800365c:	080036c5 	.word	0x080036c5
 8003660:	080036c5 	.word	0x080036c5
 8003664:	080036c5 	.word	0x080036c5
 8003668:	0800369b 	.word	0x0800369b
 800366c:	080036c5 	.word	0x080036c5
 8003670:	080036c5 	.word	0x080036c5
 8003674:	080036c5 	.word	0x080036c5
 8003678:	080036a9 	.word	0x080036a9
 800367c:	080036c5 	.word	0x080036c5
 8003680:	080036c5 	.word	0x080036c5
 8003684:	080036c5 	.word	0x080036c5
 8003688:	080036b7 	.word	0x080036b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 f8e4 	bl	8003860 <TIM_OC1_SetConfig>
      break;
 8003698:	e017      	b.n	80036ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f000 f94d 	bl	8003940 <TIM_OC2_SetConfig>
      break;
 80036a6:	e010      	b.n	80036ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68b9      	ldr	r1, [r7, #8]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f9ba 	bl	8003a28 <TIM_OC3_SetConfig>
      break;
 80036b4:	e009      	b.n	80036ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68b9      	ldr	r1, [r7, #8]
 80036bc:	4618      	mov	r0, r3
 80036be:	f000 fa27 	bl	8003b10 <TIM_OC4_SetConfig>
      break;
 80036c2:	e002      	b.n	80036ca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	75fb      	strb	r3, [r7, #23]
      break;
 80036c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr

080036ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr

08003700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr

08003712 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003712:	b480      	push	{r7}
 8003714:	b083      	sub	sp, #12
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a3f      	ldr	r2, [pc, #252]	; (8003834 <TIM_Base_SetConfig+0x110>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d013      	beq.n	8003764 <TIM_Base_SetConfig+0x40>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003742:	d00f      	beq.n	8003764 <TIM_Base_SetConfig+0x40>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a3c      	ldr	r2, [pc, #240]	; (8003838 <TIM_Base_SetConfig+0x114>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d00b      	beq.n	8003764 <TIM_Base_SetConfig+0x40>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a3b      	ldr	r2, [pc, #236]	; (800383c <TIM_Base_SetConfig+0x118>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d007      	beq.n	8003764 <TIM_Base_SetConfig+0x40>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a3a      	ldr	r2, [pc, #232]	; (8003840 <TIM_Base_SetConfig+0x11c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d003      	beq.n	8003764 <TIM_Base_SetConfig+0x40>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a39      	ldr	r2, [pc, #228]	; (8003844 <TIM_Base_SetConfig+0x120>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d108      	bne.n	8003776 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800376a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	4313      	orrs	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a2e      	ldr	r2, [pc, #184]	; (8003834 <TIM_Base_SetConfig+0x110>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d02b      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003784:	d027      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a2b      	ldr	r2, [pc, #172]	; (8003838 <TIM_Base_SetConfig+0x114>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d023      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a2a      	ldr	r2, [pc, #168]	; (800383c <TIM_Base_SetConfig+0x118>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d01f      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a29      	ldr	r2, [pc, #164]	; (8003840 <TIM_Base_SetConfig+0x11c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01b      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a28      	ldr	r2, [pc, #160]	; (8003844 <TIM_Base_SetConfig+0x120>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d017      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a27      	ldr	r2, [pc, #156]	; (8003848 <TIM_Base_SetConfig+0x124>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a26      	ldr	r2, [pc, #152]	; (800384c <TIM_Base_SetConfig+0x128>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00f      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a25      	ldr	r2, [pc, #148]	; (8003850 <TIM_Base_SetConfig+0x12c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00b      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a24      	ldr	r2, [pc, #144]	; (8003854 <TIM_Base_SetConfig+0x130>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a23      	ldr	r2, [pc, #140]	; (8003858 <TIM_Base_SetConfig+0x134>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d003      	beq.n	80037d6 <TIM_Base_SetConfig+0xb2>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a22      	ldr	r2, [pc, #136]	; (800385c <TIM_Base_SetConfig+0x138>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d108      	bne.n	80037e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a09      	ldr	r2, [pc, #36]	; (8003834 <TIM_Base_SetConfig+0x110>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d003      	beq.n	800381c <TIM_Base_SetConfig+0xf8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a0b      	ldr	r2, [pc, #44]	; (8003844 <TIM_Base_SetConfig+0x120>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d103      	bne.n	8003824 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	615a      	str	r2, [r3, #20]
}
 800382a:	bf00      	nop
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr
 8003834:	40010000 	.word	0x40010000
 8003838:	40000400 	.word	0x40000400
 800383c:	40000800 	.word	0x40000800
 8003840:	40000c00 	.word	0x40000c00
 8003844:	40010400 	.word	0x40010400
 8003848:	40014000 	.word	0x40014000
 800384c:	40014400 	.word	0x40014400
 8003850:	40014800 	.word	0x40014800
 8003854:	40001800 	.word	0x40001800
 8003858:	40001c00 	.word	0x40001c00
 800385c:	40002000 	.word	0x40002000

08003860 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	f023 0201 	bic.w	r2, r3, #1
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800388e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f023 0303 	bic.w	r3, r3, #3
 8003896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	4313      	orrs	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f023 0302 	bic.w	r3, r3, #2
 80038a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a20      	ldr	r2, [pc, #128]	; (8003938 <TIM_OC1_SetConfig+0xd8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d003      	beq.n	80038c4 <TIM_OC1_SetConfig+0x64>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a1f      	ldr	r2, [pc, #124]	; (800393c <TIM_OC1_SetConfig+0xdc>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d10c      	bne.n	80038de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f023 0308 	bic.w	r3, r3, #8
 80038ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f023 0304 	bic.w	r3, r3, #4
 80038dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a15      	ldr	r2, [pc, #84]	; (8003938 <TIM_OC1_SetConfig+0xd8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d003      	beq.n	80038ee <TIM_OC1_SetConfig+0x8e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a14      	ldr	r2, [pc, #80]	; (800393c <TIM_OC1_SetConfig+0xdc>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d111      	bne.n	8003912 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	621a      	str	r2, [r3, #32]
}
 800392c:	bf00      	nop
 800392e:	371c      	adds	r7, #28
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40010000 	.word	0x40010000
 800393c:	40010400 	.word	0x40010400

08003940 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	f023 0210 	bic.w	r2, r3, #16
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800396e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	021b      	lsls	r3, r3, #8
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f023 0320 	bic.w	r3, r3, #32
 800398a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a21      	ldr	r2, [pc, #132]	; (8003a20 <TIM_OC2_SetConfig+0xe0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d003      	beq.n	80039a8 <TIM_OC2_SetConfig+0x68>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a20      	ldr	r2, [pc, #128]	; (8003a24 <TIM_OC2_SetConfig+0xe4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d10d      	bne.n	80039c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a16      	ldr	r2, [pc, #88]	; (8003a20 <TIM_OC2_SetConfig+0xe0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d003      	beq.n	80039d4 <TIM_OC2_SetConfig+0x94>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a15      	ldr	r2, [pc, #84]	; (8003a24 <TIM_OC2_SetConfig+0xe4>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d113      	bne.n	80039fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	621a      	str	r2, [r3, #32]
}
 8003a16:	bf00      	nop
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr
 8003a20:	40010000 	.word	0x40010000
 8003a24:	40010400 	.word	0x40010400

08003a28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f023 0303 	bic.w	r3, r3, #3
 8003a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a21      	ldr	r2, [pc, #132]	; (8003b08 <TIM_OC3_SetConfig+0xe0>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d003      	beq.n	8003a8e <TIM_OC3_SetConfig+0x66>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a20      	ldr	r2, [pc, #128]	; (8003b0c <TIM_OC3_SetConfig+0xe4>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d10d      	bne.n	8003aaa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	021b      	lsls	r3, r3, #8
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003aa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a16      	ldr	r2, [pc, #88]	; (8003b08 <TIM_OC3_SetConfig+0xe0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d003      	beq.n	8003aba <TIM_OC3_SetConfig+0x92>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a15      	ldr	r2, [pc, #84]	; (8003b0c <TIM_OC3_SetConfig+0xe4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d113      	bne.n	8003ae2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	621a      	str	r2, [r3, #32]
}
 8003afc:	bf00      	nop
 8003afe:	371c      	adds	r7, #28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40010000 	.word	0x40010000
 8003b0c:	40010400 	.word	0x40010400

08003b10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b087      	sub	sp, #28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	031b      	lsls	r3, r3, #12
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a11      	ldr	r2, [pc, #68]	; (8003bb0 <TIM_OC4_SetConfig+0xa0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d003      	beq.n	8003b78 <TIM_OC4_SetConfig+0x68>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a10      	ldr	r2, [pc, #64]	; (8003bb4 <TIM_OC4_SetConfig+0xa4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d109      	bne.n	8003b8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	019b      	lsls	r3, r3, #6
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	621a      	str	r2, [r3, #32]
}
 8003ba6:	bf00      	nop
 8003ba8:	371c      	adds	r7, #28
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr
 8003bb0:	40010000 	.word	0x40010000
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	f003 031f 	and.w	r3, r3, #31
 8003bca:	2201      	movs	r2, #1
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6a1a      	ldr	r2, [r3, #32]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	401a      	ands	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a1a      	ldr	r2, [r3, #32]
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f003 031f 	and.w	r3, r3, #31
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	621a      	str	r2, [r3, #32]
}
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr

08003c12 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr

08003c24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e03f      	b.n	8003cb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd fc8a 	bl	8001564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2224      	movs	r2, #36	; 0x24
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 ffff 	bl	8004c6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	691a      	ldr	r2, [r3, #16]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695a      	ldr	r2, [r3, #20]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68da      	ldr	r2, [r3, #12]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b082      	sub	sp, #8
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e021      	b.n	8003d14 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2224      	movs	r2, #36	; 0x24
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ce6:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7fd fcbf 	bl	800166c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b08a      	sub	sp, #40	; 0x28
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d17c      	bne.n	8003e36 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_UART_Transmit+0x2c>
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e075      	b.n	8003e38 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d101      	bne.n	8003d5a <HAL_UART_Transmit+0x3e>
 8003d56:	2302      	movs	r3, #2
 8003d58:	e06e      	b.n	8003e38 <HAL_UART_Transmit+0x11c>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2221      	movs	r2, #33	; 0x21
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d70:	f7fd fd1c 	bl	80017ac <HAL_GetTick>
 8003d74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	88fa      	ldrh	r2, [r7, #6]
 8003d7a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	88fa      	ldrh	r2, [r7, #6]
 8003d80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8a:	d108      	bne.n	8003d9e <HAL_UART_Transmit+0x82>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d104      	bne.n	8003d9e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	61bb      	str	r3, [r7, #24]
 8003d9c:	e003      	b.n	8003da6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003dae:	e02a      	b.n	8003e06 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2180      	movs	r1, #128	; 0x80
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 fc4c 	bl	8004658 <UART_WaitOnFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e036      	b.n	8003e38 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dde:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	3302      	adds	r3, #2
 8003de4:	61bb      	str	r3, [r7, #24]
 8003de6:	e007      	b.n	8003df8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3301      	adds	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1cf      	bne.n	8003db0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2200      	movs	r2, #0
 8003e18:	2140      	movs	r1, #64	; 0x40
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 fc1c 	bl	8004658 <UART_WaitOnFlagUntilTimeout>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e006      	b.n	8003e38 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e000      	b.n	8003e38 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e36:	2302      	movs	r3, #2
  }
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3720      	adds	r7, #32
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b20      	cmp	r3, #32
 8003e58:	d11d      	bne.n	8003e96 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d002      	beq.n	8003e66 <HAL_UART_Receive_IT+0x26>
 8003e60:	88fb      	ldrh	r3, [r7, #6]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e016      	b.n	8003e98 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d101      	bne.n	8003e78 <HAL_UART_Receive_IT+0x38>
 8003e74:	2302      	movs	r3, #2
 8003e76:	e00f      	b.n	8003e98 <HAL_UART_Receive_IT+0x58>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e86:	88fb      	ldrh	r3, [r7, #6]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 fc51 	bl	8004734 <UART_Start_Receive_IT>
 8003e92:	4603      	mov	r3, r0
 8003e94:	e000      	b.n	8003e98 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003e96:	2302      	movs	r3, #2
  }
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b20      	cmp	r3, #32
 8003eb8:	d11d      	bne.n	8003ef6 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_UART_Receive_DMA+0x26>
 8003ec0:	88fb      	ldrh	r3, [r7, #6]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e016      	b.n	8003ef8 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_UART_Receive_DMA+0x38>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e00f      	b.n	8003ef8 <HAL_UART_Receive_DMA+0x58>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003ee6:	88fb      	ldrh	r3, [r7, #6]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 fc5f 	bl	80047b0 <UART_Start_Receive_DMA>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	e000      	b.n	8003ef8 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003ef6:	2302      	movs	r3, #2
  }
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b0ba      	sub	sp, #232	; 0xe8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003f3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <HAL_UART_IRQHandler+0x66>
 8003f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fdc8 	bl	8004af4 <UART_Receive_IT>
      return;
 8003f64:	e256      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80de 	beq.w	800412c <HAL_UART_IRQHandler+0x22c>
 8003f70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d106      	bne.n	8003f8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f80:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 80d1 	beq.w	800412c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00b      	beq.n	8003fae <HAL_UART_IRQHandler+0xae>
 8003f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	f043 0201 	orr.w	r2, r3, #1
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00b      	beq.n	8003fd2 <HAL_UART_IRQHandler+0xd2>
 8003fba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d005      	beq.n	8003fd2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f043 0202 	orr.w	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00b      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xf6>
 8003fde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f043 0204 	orr.w	r2, r3, #4
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d011      	beq.n	8004026 <HAL_UART_IRQHandler+0x126>
 8004002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b00      	cmp	r3, #0
 800400c:	d105      	bne.n	800401a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800400e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	f043 0208 	orr.w	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 81ed 	beq.w	800440a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_UART_IRQHandler+0x14e>
 800403c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fd53 	bl	8004af4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004058:	2b40      	cmp	r3, #64	; 0x40
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d103      	bne.n	800407a <HAL_UART_IRQHandler+0x17a>
 8004072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d04f      	beq.n	800411a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fc5d 	bl	800493a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408a:	2b40      	cmp	r3, #64	; 0x40
 800408c:	d141      	bne.n	8004112 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3314      	adds	r3, #20
 8004094:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004098:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800409c:	e853 3f00 	ldrex	r3, [r3]
 80040a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80040a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80040a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3314      	adds	r3, #20
 80040b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80040ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80040be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80040c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1d9      	bne.n	800408e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d013      	beq.n	800410a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e6:	4a7d      	ldr	r2, [pc, #500]	; (80042dc <HAL_UART_IRQHandler+0x3dc>)
 80040e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fd fe86 	bl	8001e00 <HAL_DMA_Abort_IT>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d016      	beq.n	8004128 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004104:	4610      	mov	r0, r2
 8004106:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004108:	e00e      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f998 	bl	8004440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	e00a      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f994 	bl	8004440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004118:	e006      	b.n	8004128 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f990 	bl	8004440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004126:	e170      	b.n	800440a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004128:	bf00      	nop
    return;
 800412a:	e16e      	b.n	800440a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004130:	2b01      	cmp	r3, #1
 8004132:	f040 814a 	bne.w	80043ca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 8143 	beq.w	80043ca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 813c 	beq.w	80043ca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004152:	2300      	movs	r3, #0
 8004154:	60bb      	str	r3, [r7, #8]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	60bb      	str	r3, [r7, #8]
 8004166:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b40      	cmp	r3, #64	; 0x40
 8004174:	f040 80b4 	bne.w	80042e0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004184:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8140 	beq.w	800440e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004192:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004196:	429a      	cmp	r2, r3
 8004198:	f080 8139 	bcs.w	800440e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ae:	f000 8088 	beq.w	80042c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041c0:	e853 3f00 	ldrex	r3, [r3]
 80041c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80041de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80041ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80041f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1d9      	bne.n	80041b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3314      	adds	r3, #20
 8004204:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800420e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004210:	f023 0301 	bic.w	r3, r3, #1
 8004214:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	3314      	adds	r3, #20
 800421e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004222:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004226:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004228:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800422a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e1      	bne.n	80041fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3314      	adds	r3, #20
 8004240:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800424a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800424c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004250:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3314      	adds	r3, #20
 800425a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800425e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004260:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004264:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800426c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e3      	bne.n	800423a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	330c      	adds	r3, #12
 8004286:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004290:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004292:	f023 0310 	bic.w	r3, r3, #16
 8004296:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80042a4:	65ba      	str	r2, [r7, #88]	; 0x58
 80042a6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80042aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042ac:	e841 2300 	strex	r3, r2, [r1]
 80042b0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80042b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1e3      	bne.n	8004280 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fd fd2f 	bl	8001d20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	4619      	mov	r1, r3
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f8bd 	bl	8004452 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042d8:	e099      	b.n	800440e <HAL_UART_IRQHandler+0x50e>
 80042da:	bf00      	nop
 80042dc:	080049ff 	.word	0x080049ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 808b 	beq.w	8004412 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80042fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8086 	beq.w	8004412 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004310:	e853 3f00 	ldrex	r3, [r3]
 8004314:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004318:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800431c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800432a:	647a      	str	r2, [r7, #68]	; 0x44
 800432c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004330:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004332:	e841 2300 	strex	r3, r2, [r1]
 8004336:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1e3      	bne.n	8004306 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3314      	adds	r3, #20
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	e853 3f00 	ldrex	r3, [r3]
 800434c:	623b      	str	r3, [r7, #32]
   return(result);
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3314      	adds	r3, #20
 800435e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004362:	633a      	str	r2, [r7, #48]	; 0x30
 8004364:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004368:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e3      	bne.n	800433e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	330c      	adds	r3, #12
 800438a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	60fb      	str	r3, [r7, #12]
   return(result);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f023 0310 	bic.w	r3, r3, #16
 800439a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	330c      	adds	r3, #12
 80043a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80043a8:	61fa      	str	r2, [r7, #28]
 80043aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	69b9      	ldr	r1, [r7, #24]
 80043ae:	69fa      	ldr	r2, [r7, #28]
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	617b      	str	r3, [r7, #20]
   return(result);
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e3      	bne.n	8004384 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043c0:	4619      	mov	r1, r3
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f845 	bl	8004452 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043c8:	e023      	b.n	8004412 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d009      	beq.n	80043ea <HAL_UART_IRQHandler+0x4ea>
 80043d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fb1f 	bl	8004a26 <UART_Transmit_IT>
    return;
 80043e8:	e014      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00e      	beq.n	8004414 <HAL_UART_IRQHandler+0x514>
 80043f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d008      	beq.n	8004414 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fb5e 	bl	8004ac4 <UART_EndTransmit_IT>
    return;
 8004408:	e004      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
    return;
 800440a:	bf00      	nop
 800440c:	e002      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
      return;
 800440e:	bf00      	nop
 8004410:	e000      	b.n	8004414 <HAL_UART_IRQHandler+0x514>
      return;
 8004412:	bf00      	nop
  }
}
 8004414:	37e8      	adds	r7, #232	; 0xe8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop

0800441c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr

0800442e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800442e:	b480      	push	{r7}
 8004430:	b083      	sub	sp, #12
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004436:	bf00      	nop
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr

08004440 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	bc80      	pop	{r7}
 8004450:	4770      	bx	lr

08004452 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004452:	b480      	push	{r7}
 8004454:	b083      	sub	sp, #12
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
 800445a:	460b      	mov	r3, r1
 800445c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	bc80      	pop	{r7}
 8004466:	4770      	bx	lr

08004468 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b09c      	sub	sp, #112	; 0x70
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004480:	2b00      	cmp	r3, #0
 8004482:	d172      	bne.n	800456a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004486:	2200      	movs	r2, #0
 8004488:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800448a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800449a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800449c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80044a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	330c      	adds	r3, #12
 80044a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80044aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80044ac:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80044b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044b2:	e841 2300 	strex	r3, r2, [r1]
 80044b6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80044b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e5      	bne.n	800448a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3314      	adds	r3, #20
 80044c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80044ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	667b      	str	r3, [r7, #100]	; 0x64
 80044d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	3314      	adds	r3, #20
 80044dc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80044de:	647a      	str	r2, [r7, #68]	; 0x44
 80044e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e5      	bne.n	80044be <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3314      	adds	r3, #20
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	e853 3f00 	ldrex	r3, [r3]
 8004500:	623b      	str	r3, [r7, #32]
   return(result);
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004508:	663b      	str	r3, [r7, #96]	; 0x60
 800450a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3314      	adds	r3, #20
 8004510:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004512:	633a      	str	r2, [r7, #48]	; 0x30
 8004514:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004516:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800451a:	e841 2300 	strex	r3, r2, [r1]
 800451e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1e5      	bne.n	80044f2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004528:	2220      	movs	r2, #32
 800452a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004532:	2b01      	cmp	r3, #1
 8004534:	d119      	bne.n	800456a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	330c      	adds	r3, #12
 800453c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	e853 3f00 	ldrex	r3, [r3]
 8004544:	60fb      	str	r3, [r7, #12]
   return(result);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f023 0310 	bic.w	r3, r3, #16
 800454c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800454e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	330c      	adds	r3, #12
 8004554:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004556:	61fa      	str	r2, [r7, #28]
 8004558:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455a:	69b9      	ldr	r1, [r7, #24]
 800455c:	69fa      	ldr	r2, [r7, #28]
 800455e:	e841 2300 	strex	r3, r2, [r1]
 8004562:	617b      	str	r3, [r7, #20]
   return(result);
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1e5      	bne.n	8004536 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800456a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	2b01      	cmp	r3, #1
 8004570:	d106      	bne.n	8004580 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004572:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004574:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004576:	4619      	mov	r1, r3
 8004578:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800457a:	f7ff ff6a 	bl	8004452 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800457e:	e002      	b.n	8004586 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004580:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004582:	f7fc ffcd 	bl	8001520 <HAL_UART_RxCpltCallback>
}
 8004586:	bf00      	nop
 8004588:	3770      	adds	r7, #112	; 0x70
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b084      	sub	sp, #16
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d108      	bne.n	80045b6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80045a8:	085b      	lsrs	r3, r3, #1
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	4619      	mov	r1, r3
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f7ff ff4f 	bl	8004452 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045b4:	e002      	b.n	80045bc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f7ff ff39 	bl	800442e <HAL_UART_RxHalfCpltCallback>
}
 80045bc:	bf00      	nop
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e0:	2b80      	cmp	r3, #128	; 0x80
 80045e2:	bf0c      	ite	eq
 80045e4:	2301      	moveq	r3, #1
 80045e6:	2300      	movne	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b21      	cmp	r3, #33	; 0x21
 80045f6:	d108      	bne.n	800460a <UART_DMAError+0x46>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2200      	movs	r2, #0
 8004602:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004604:	68b8      	ldr	r0, [r7, #8]
 8004606:	f000 f971 	bl	80048ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004614:	2b40      	cmp	r3, #64	; 0x40
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b22      	cmp	r3, #34	; 0x22
 800462a:	d108      	bne.n	800463e <UART_DMAError+0x7a>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d005      	beq.n	800463e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	2200      	movs	r2, #0
 8004636:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004638:	68b8      	ldr	r0, [r7, #8]
 800463a:	f000 f97e 	bl	800493a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f043 0210 	orr.w	r2, r3, #16
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800464a:	68b8      	ldr	r0, [r7, #8]
 800464c:	f7ff fef8 	bl	8004440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004650:	bf00      	nop
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b090      	sub	sp, #64	; 0x40
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004668:	e050      	b.n	800470c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800466a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800466c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004670:	d04c      	beq.n	800470c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004672:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004674:	2b00      	cmp	r3, #0
 8004676:	d007      	beq.n	8004688 <UART_WaitOnFlagUntilTimeout+0x30>
 8004678:	f7fd f898 	bl	80017ac <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004684:	429a      	cmp	r2, r3
 8004686:	d241      	bcs.n	800470c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	330c      	adds	r3, #12
 800468e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004692:	e853 3f00 	ldrex	r3, [r3]
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800469e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80046a8:	637a      	str	r2, [r7, #52]	; 0x34
 80046aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80046b0:	e841 2300 	strex	r3, r2, [r1]
 80046b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80046b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1e5      	bne.n	8004688 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3314      	adds	r3, #20
 80046c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	e853 3f00 	ldrex	r3, [r3]
 80046ca:	613b      	str	r3, [r7, #16]
   return(result);
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f023 0301 	bic.w	r3, r3, #1
 80046d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	3314      	adds	r3, #20
 80046da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046dc:	623a      	str	r2, [r7, #32]
 80046de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e0:	69f9      	ldr	r1, [r7, #28]
 80046e2:	6a3a      	ldr	r2, [r7, #32]
 80046e4:	e841 2300 	strex	r3, r2, [r1]
 80046e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1e5      	bne.n	80046bc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e00f      	b.n	800472c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	4013      	ands	r3, r2
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	429a      	cmp	r2, r3
 800471a:	bf0c      	ite	eq
 800471c:	2301      	moveq	r3, #1
 800471e:	2300      	movne	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	429a      	cmp	r2, r3
 8004728:	d09f      	beq.n	800466a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3740      	adds	r7, #64	; 0x40
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004734:	b480      	push	{r7}
 8004736:	b085      	sub	sp, #20
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	4613      	mov	r3, r2
 8004740:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	88fa      	ldrh	r2, [r7, #6]
 800474c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	88fa      	ldrh	r2, [r7, #6]
 8004752:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2222      	movs	r2, #34	; 0x22
 800475e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d007      	beq.n	8004782 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004780:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 0201 	orr.w	r2, r2, #1
 8004790:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68da      	ldr	r2, [r3, #12]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 0220 	orr.w	r2, r2, #32
 80047a0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
	...

080047b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b098      	sub	sp, #96	; 0x60
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	4613      	mov	r3, r2
 80047bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	88fa      	ldrh	r2, [r7, #6]
 80047c8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2222      	movs	r2, #34	; 0x22
 80047d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047dc:	4a40      	ldr	r2, [pc, #256]	; (80048e0 <UART_Start_Receive_DMA+0x130>)
 80047de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e4:	4a3f      	ldr	r2, [pc, #252]	; (80048e4 <UART_Start_Receive_DMA+0x134>)
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ec:	4a3e      	ldr	r2, [pc, #248]	; (80048e8 <UART_Start_Receive_DMA+0x138>)
 80047ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f4:	2200      	movs	r2, #0
 80047f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80047f8:	f107 0308 	add.w	r3, r7, #8
 80047fc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	3304      	adds	r3, #4
 8004808:	4619      	mov	r1, r3
 800480a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	88fb      	ldrh	r3, [r7, #6]
 8004810:	f7fd fa2e 	bl	8001c70 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	613b      	str	r3, [r7, #16]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	613b      	str	r3, [r7, #16]
 8004828:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d019      	beq.n	800486e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	330c      	adds	r3, #12
 8004840:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800484a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800484c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004850:	65bb      	str	r3, [r7, #88]	; 0x58
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	330c      	adds	r3, #12
 8004858:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800485a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800485c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004860:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004862:	e841 2300 	strex	r3, r2, [r1]
 8004866:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004868:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1e5      	bne.n	800483a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3314      	adds	r3, #20
 8004874:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004878:	e853 3f00 	ldrex	r3, [r3]
 800487c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	657b      	str	r3, [r7, #84]	; 0x54
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	3314      	adds	r3, #20
 800488c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800488e:	63ba      	str	r2, [r7, #56]	; 0x38
 8004890:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004892:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004894:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004896:	e841 2300 	strex	r3, r2, [r1]
 800489a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800489c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1e5      	bne.n	800486e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3314      	adds	r3, #20
 80048a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	617b      	str	r3, [r7, #20]
   return(result);
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048b8:	653b      	str	r3, [r7, #80]	; 0x50
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	3314      	adds	r3, #20
 80048c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048c2:	627a      	str	r2, [r7, #36]	; 0x24
 80048c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c6:	6a39      	ldr	r1, [r7, #32]
 80048c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ca:	e841 2300 	strex	r3, r2, [r1]
 80048ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1e5      	bne.n	80048a2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3760      	adds	r7, #96	; 0x60
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	08004469 	.word	0x08004469
 80048e4:	0800458f 	.word	0x0800458f
 80048e8:	080045c5 	.word	0x080045c5

080048ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b089      	sub	sp, #36	; 0x24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	e853 3f00 	ldrex	r3, [r3]
 8004902:	60bb      	str	r3, [r7, #8]
   return(result);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800490a:	61fb      	str	r3, [r7, #28]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	330c      	adds	r3, #12
 8004912:	69fa      	ldr	r2, [r7, #28]
 8004914:	61ba      	str	r2, [r7, #24]
 8004916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004918:	6979      	ldr	r1, [r7, #20]
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	e841 2300 	strex	r3, r2, [r1]
 8004920:	613b      	str	r3, [r7, #16]
   return(result);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1e5      	bne.n	80048f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004930:	bf00      	nop
 8004932:	3724      	adds	r7, #36	; 0x24
 8004934:	46bd      	mov	sp, r7
 8004936:	bc80      	pop	{r7}
 8004938:	4770      	bx	lr

0800493a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800493a:	b480      	push	{r7}
 800493c:	b095      	sub	sp, #84	; 0x54
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	330c      	adds	r3, #12
 8004948:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800494c:	e853 3f00 	ldrex	r3, [r3]
 8004950:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004954:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004958:	64fb      	str	r3, [r7, #76]	; 0x4c
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	330c      	adds	r3, #12
 8004960:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004962:	643a      	str	r2, [r7, #64]	; 0x40
 8004964:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004966:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004968:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800496a:	e841 2300 	strex	r3, r2, [r1]
 800496e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1e5      	bne.n	8004942 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	3314      	adds	r3, #20
 800497c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	e853 3f00 	ldrex	r3, [r3]
 8004984:	61fb      	str	r3, [r7, #28]
   return(result);
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	f023 0301 	bic.w	r3, r3, #1
 800498c:	64bb      	str	r3, [r7, #72]	; 0x48
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3314      	adds	r3, #20
 8004994:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004996:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004998:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800499c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800499e:	e841 2300 	strex	r3, r2, [r1]
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1e5      	bne.n	8004976 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d119      	bne.n	80049e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	330c      	adds	r3, #12
 80049b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	e853 3f00 	ldrex	r3, [r3]
 80049c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f023 0310 	bic.w	r3, r3, #16
 80049c8:	647b      	str	r3, [r7, #68]	; 0x44
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	330c      	adds	r3, #12
 80049d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049d2:	61ba      	str	r2, [r7, #24]
 80049d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d6:	6979      	ldr	r1, [r7, #20]
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	e841 2300 	strex	r3, r2, [r1]
 80049de:	613b      	str	r3, [r7, #16]
   return(result);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1e5      	bne.n	80049b2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2220      	movs	r2, #32
 80049ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80049f4:	bf00      	nop
 80049f6:	3754      	adds	r7, #84	; 0x54
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr

080049fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b084      	sub	sp, #16
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f7ff fd11 	bl	8004440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a1e:	bf00      	nop
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b085      	sub	sp, #20
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b21      	cmp	r3, #33	; 0x21
 8004a38:	d13e      	bne.n	8004ab8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a42:	d114      	bne.n	8004a6e <UART_Transmit_IT+0x48>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d110      	bne.n	8004a6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	881b      	ldrh	r3, [r3, #0]
 8004a56:	461a      	mov	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	1c9a      	adds	r2, r3, #2
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	621a      	str	r2, [r3, #32]
 8004a6c:	e008      	b.n	8004a80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	1c59      	adds	r1, r3, #1
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6211      	str	r1, [r2, #32]
 8004a78:	781a      	ldrb	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10f      	bne.n	8004ab4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004aa2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68da      	ldr	r2, [r3, #12]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ab2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	e000      	b.n	8004aba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004ab8:	2302      	movs	r3, #2
  }
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr

08004ac4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ada:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f7ff fc99 	bl	800441c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3708      	adds	r7, #8
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08c      	sub	sp, #48	; 0x30
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	2b22      	cmp	r3, #34	; 0x22
 8004b06:	f040 80ab 	bne.w	8004c60 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b12:	d117      	bne.n	8004b44 <UART_Receive_IT+0x50>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d113      	bne.n	8004b44 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b24:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b32:	b29a      	uxth	r2, r3
 8004b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3c:	1c9a      	adds	r2, r3, #2
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	629a      	str	r2, [r3, #40]	; 0x28
 8004b42:	e026      	b.n	8004b92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b56:	d007      	beq.n	8004b68 <UART_Receive_IT+0x74>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10a      	bne.n	8004b76 <UART_Receive_IT+0x82>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b72:	701a      	strb	r2, [r3, #0]
 8004b74:	e008      	b.n	8004b88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d15a      	bne.n	8004c5c <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0220 	bic.w	r2, r2, #32
 8004bb4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004bc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695a      	ldr	r2, [r3, #20]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0201 	bic.w	r2, r2, #1
 8004bd4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d135      	bne.n	8004c52 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	330c      	adds	r3, #12
 8004bf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	e853 3f00 	ldrex	r3, [r3]
 8004bfa:	613b      	str	r3, [r7, #16]
   return(result);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f023 0310 	bic.w	r3, r3, #16
 8004c02:	627b      	str	r3, [r7, #36]	; 0x24
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	330c      	adds	r3, #12
 8004c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c0c:	623a      	str	r2, [r7, #32]
 8004c0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	69f9      	ldr	r1, [r7, #28]
 8004c12:	6a3a      	ldr	r2, [r7, #32]
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e5      	bne.n	8004bec <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0310 	and.w	r3, r3, #16
 8004c2a:	2b10      	cmp	r3, #16
 8004c2c:	d10a      	bne.n	8004c44 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	60fb      	str	r3, [r7, #12]
 8004c42:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c48:	4619      	mov	r1, r3
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff fc01 	bl	8004452 <HAL_UARTEx_RxEventCallback>
 8004c50:	e002      	b.n	8004c58 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc fc64 	bl	8001520 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	e002      	b.n	8004c62 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	e000      	b.n	8004c62 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004c60:	2302      	movs	r3, #2
  }
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3730      	adds	r7, #48	; 0x30
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
	...

08004c6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c70:	b0c0      	sub	sp, #256	; 0x100
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c88:	68d9      	ldr	r1, [r3, #12]
 8004c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	ea40 0301 	orr.w	r3, r0, r1
 8004c94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	431a      	orrs	r2, r3
 8004cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004cc4:	f021 010c 	bic.w	r1, r1, #12
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004cd2:	430b      	orrs	r3, r1
 8004cd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce6:	6999      	ldr	r1, [r3, #24]
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	ea40 0301 	orr.w	r3, r0, r1
 8004cf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	4b91      	ldr	r3, [pc, #580]	; (8004f40 <UART_SetConfig+0x2d4>)
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d005      	beq.n	8004d0c <UART_SetConfig+0xa0>
 8004d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	4b8f      	ldr	r3, [pc, #572]	; (8004f44 <UART_SetConfig+0x2d8>)
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d104      	bne.n	8004d16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d0c:	f7fe fa08 	bl	8003120 <HAL_RCC_GetPCLK2Freq>
 8004d10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d14:	e003      	b.n	8004d1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d16:	f7fe f9ef 	bl	80030f8 <HAL_RCC_GetPCLK1Freq>
 8004d1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d28:	f040 8110 	bne.w	8004f4c <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d30:	2200      	movs	r2, #0
 8004d32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d3e:	4622      	mov	r2, r4
 8004d40:	462b      	mov	r3, r5
 8004d42:	1891      	adds	r1, r2, r2
 8004d44:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d46:	415b      	adcs	r3, r3
 8004d48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d4e:	4620      	mov	r0, r4
 8004d50:	4629      	mov	r1, r5
 8004d52:	4604      	mov	r4, r0
 8004d54:	eb12 0804 	adds.w	r8, r2, r4
 8004d58:	460c      	mov	r4, r1
 8004d5a:	eb43 0904 	adc.w	r9, r3, r4
 8004d5e:	f04f 0200 	mov.w	r2, #0
 8004d62:	f04f 0300 	mov.w	r3, #0
 8004d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d72:	4690      	mov	r8, r2
 8004d74:	4699      	mov	r9, r3
 8004d76:	4603      	mov	r3, r0
 8004d78:	eb18 0303 	adds.w	r3, r8, r3
 8004d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d80:	460b      	mov	r3, r1
 8004d82:	eb49 0303 	adc.w	r3, r9, r3
 8004d86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d9e:	460b      	mov	r3, r1
 8004da0:	18db      	adds	r3, r3, r3
 8004da2:	653b      	str	r3, [r7, #80]	; 0x50
 8004da4:	4613      	mov	r3, r2
 8004da6:	eb42 0303 	adc.w	r3, r2, r3
 8004daa:	657b      	str	r3, [r7, #84]	; 0x54
 8004dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004db4:	f7fb fa5c 	bl	8000270 <__aeabi_uldivmod>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4b62      	ldr	r3, [pc, #392]	; (8004f48 <UART_SetConfig+0x2dc>)
 8004dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8004dc2:	095b      	lsrs	r3, r3, #5
 8004dc4:	011c      	lsls	r4, r3, #4
 8004dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004dd8:	4642      	mov	r2, r8
 8004dda:	464b      	mov	r3, r9
 8004ddc:	1891      	adds	r1, r2, r2
 8004dde:	64b9      	str	r1, [r7, #72]	; 0x48
 8004de0:	415b      	adcs	r3, r3
 8004de2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004de8:	4645      	mov	r5, r8
 8004dea:	eb12 0a05 	adds.w	sl, r2, r5
 8004dee:	4640      	mov	r0, r8
 8004df0:	4649      	mov	r1, r9
 8004df2:	460d      	mov	r5, r1
 8004df4:	eb43 0b05 	adc.w	fp, r3, r5
 8004df8:	f04f 0200 	mov.w	r2, #0
 8004dfc:	f04f 0300 	mov.w	r3, #0
 8004e00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e0c:	4692      	mov	sl, r2
 8004e0e:	469b      	mov	fp, r3
 8004e10:	4603      	mov	r3, r0
 8004e12:	eb1a 0303 	adds.w	r3, sl, r3
 8004e16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	eb4b 0303 	adc.w	r3, fp, r3
 8004e20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e30:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	18db      	adds	r3, r3, r3
 8004e3c:	643b      	str	r3, [r7, #64]	; 0x40
 8004e3e:	4613      	mov	r3, r2
 8004e40:	eb42 0303 	adc.w	r3, r2, r3
 8004e44:	647b      	str	r3, [r7, #68]	; 0x44
 8004e46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e4e:	f7fb fa0f 	bl	8000270 <__aeabi_uldivmod>
 8004e52:	4602      	mov	r2, r0
 8004e54:	460b      	mov	r3, r1
 8004e56:	4611      	mov	r1, r2
 8004e58:	4b3b      	ldr	r3, [pc, #236]	; (8004f48 <UART_SetConfig+0x2dc>)
 8004e5a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e5e:	095b      	lsrs	r3, r3, #5
 8004e60:	2264      	movs	r2, #100	; 0x64
 8004e62:	fb02 f303 	mul.w	r3, r2, r3
 8004e66:	1acb      	subs	r3, r1, r3
 8004e68:	00db      	lsls	r3, r3, #3
 8004e6a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e6e:	4b36      	ldr	r3, [pc, #216]	; (8004f48 <UART_SetConfig+0x2dc>)
 8004e70:	fba3 2302 	umull	r2, r3, r3, r2
 8004e74:	095b      	lsrs	r3, r3, #5
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e7c:	441c      	add	r4, r3
 8004e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e82:	2200      	movs	r2, #0
 8004e84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e88:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e90:	4642      	mov	r2, r8
 8004e92:	464b      	mov	r3, r9
 8004e94:	1891      	adds	r1, r2, r2
 8004e96:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e98:	415b      	adcs	r3, r3
 8004e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ea0:	4641      	mov	r1, r8
 8004ea2:	1851      	adds	r1, r2, r1
 8004ea4:	6339      	str	r1, [r7, #48]	; 0x30
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	414b      	adcs	r3, r1
 8004eaa:	637b      	str	r3, [r7, #52]	; 0x34
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004eb8:	4659      	mov	r1, fp
 8004eba:	00cb      	lsls	r3, r1, #3
 8004ebc:	4655      	mov	r5, sl
 8004ebe:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8004ec2:	4651      	mov	r1, sl
 8004ec4:	00ca      	lsls	r2, r1, #3
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4603      	mov	r3, r0
 8004ecc:	4642      	mov	r2, r8
 8004ece:	189b      	adds	r3, r3, r2
 8004ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ed4:	464b      	mov	r3, r9
 8004ed6:	460a      	mov	r2, r1
 8004ed8:	eb42 0303 	adc.w	r3, r2, r3
 8004edc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004eec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ef0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	18db      	adds	r3, r3, r3
 8004ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004efa:	4613      	mov	r3, r2
 8004efc:	eb42 0303 	adc.w	r3, r2, r3
 8004f00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f0a:	f7fb f9b1 	bl	8000270 <__aeabi_uldivmod>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	460b      	mov	r3, r1
 8004f12:	4b0d      	ldr	r3, [pc, #52]	; (8004f48 <UART_SetConfig+0x2dc>)
 8004f14:	fba3 1302 	umull	r1, r3, r3, r2
 8004f18:	095b      	lsrs	r3, r3, #5
 8004f1a:	2164      	movs	r1, #100	; 0x64
 8004f1c:	fb01 f303 	mul.w	r3, r1, r3
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	3332      	adds	r3, #50	; 0x32
 8004f26:	4a08      	ldr	r2, [pc, #32]	; (8004f48 <UART_SetConfig+0x2dc>)
 8004f28:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2c:	095b      	lsrs	r3, r3, #5
 8004f2e:	f003 0207 	and.w	r2, r3, #7
 8004f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4422      	add	r2, r4
 8004f3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f3c:	e109      	b.n	8005152 <UART_SetConfig+0x4e6>
 8004f3e:	bf00      	nop
 8004f40:	40011000 	.word	0x40011000
 8004f44:	40011400 	.word	0x40011400
 8004f48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f50:	2200      	movs	r2, #0
 8004f52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f56:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f5e:	4642      	mov	r2, r8
 8004f60:	464b      	mov	r3, r9
 8004f62:	1891      	adds	r1, r2, r2
 8004f64:	6239      	str	r1, [r7, #32]
 8004f66:	415b      	adcs	r3, r3
 8004f68:	627b      	str	r3, [r7, #36]	; 0x24
 8004f6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f6e:	4641      	mov	r1, r8
 8004f70:	1854      	adds	r4, r2, r1
 8004f72:	46cc      	mov	ip, r9
 8004f74:	eb43 050c 	adc.w	r5, r3, ip
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	f04f 0300 	mov.w	r3, #0
 8004f80:	00eb      	lsls	r3, r5, #3
 8004f82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f86:	00e2      	lsls	r2, r4, #3
 8004f88:	4614      	mov	r4, r2
 8004f8a:	461d      	mov	r5, r3
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	4649      	mov	r1, r9
 8004f90:	4603      	mov	r3, r0
 8004f92:	18e3      	adds	r3, r4, r3
 8004f94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f98:	460b      	mov	r3, r1
 8004f9a:	eb45 0303 	adc.w	r3, r5, r3
 8004f9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	f04f 0300 	mov.w	r3, #0
 8004fba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fbe:	4629      	mov	r1, r5
 8004fc0:	008b      	lsls	r3, r1, #2
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	4629      	mov	r1, r5
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004fcc:	4601      	mov	r1, r0
 8004fce:	008a      	lsls	r2, r1, #2
 8004fd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004fd4:	f7fb f94c 	bl	8000270 <__aeabi_uldivmod>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4b60      	ldr	r3, [pc, #384]	; (8005160 <UART_SetConfig+0x4f4>)
 8004fde:	fba3 2302 	umull	r2, r3, r3, r2
 8004fe2:	095b      	lsrs	r3, r3, #5
 8004fe4:	011c      	lsls	r4, r3, #4
 8004fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fea:	2200      	movs	r2, #0
 8004fec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ff0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004ff4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004ff8:	4642      	mov	r2, r8
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	1891      	adds	r1, r2, r2
 8004ffe:	61b9      	str	r1, [r7, #24]
 8005000:	415b      	adcs	r3, r3
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005008:	4641      	mov	r1, r8
 800500a:	1851      	adds	r1, r2, r1
 800500c:	6139      	str	r1, [r7, #16]
 800500e:	4649      	mov	r1, r9
 8005010:	414b      	adcs	r3, r1
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005020:	4659      	mov	r1, fp
 8005022:	00cb      	lsls	r3, r1, #3
 8005024:	4655      	mov	r5, sl
 8005026:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800502a:	4651      	mov	r1, sl
 800502c:	00ca      	lsls	r2, r1, #3
 800502e:	4610      	mov	r0, r2
 8005030:	4619      	mov	r1, r3
 8005032:	4603      	mov	r3, r0
 8005034:	4642      	mov	r2, r8
 8005036:	189b      	adds	r3, r3, r2
 8005038:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800503c:	464b      	mov	r3, r9
 800503e:	460a      	mov	r2, r1
 8005040:	eb42 0303 	adc.w	r3, r2, r3
 8005044:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	67bb      	str	r3, [r7, #120]	; 0x78
 8005052:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005060:	4649      	mov	r1, r9
 8005062:	008b      	lsls	r3, r1, #2
 8005064:	4645      	mov	r5, r8
 8005066:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800506a:	4641      	mov	r1, r8
 800506c:	008a      	lsls	r2, r1, #2
 800506e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005072:	f7fb f8fd 	bl	8000270 <__aeabi_uldivmod>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	4b39      	ldr	r3, [pc, #228]	; (8005160 <UART_SetConfig+0x4f4>)
 800507c:	fba3 1302 	umull	r1, r3, r3, r2
 8005080:	095b      	lsrs	r3, r3, #5
 8005082:	2164      	movs	r1, #100	; 0x64
 8005084:	fb01 f303 	mul.w	r3, r1, r3
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	011b      	lsls	r3, r3, #4
 800508c:	3332      	adds	r3, #50	; 0x32
 800508e:	4a34      	ldr	r2, [pc, #208]	; (8005160 <UART_SetConfig+0x4f4>)
 8005090:	fba2 2303 	umull	r2, r3, r2, r3
 8005094:	095b      	lsrs	r3, r3, #5
 8005096:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800509a:	441c      	add	r4, r3
 800509c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050a0:	2200      	movs	r2, #0
 80050a2:	673b      	str	r3, [r7, #112]	; 0x70
 80050a4:	677a      	str	r2, [r7, #116]	; 0x74
 80050a6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050aa:	4642      	mov	r2, r8
 80050ac:	464b      	mov	r3, r9
 80050ae:	1891      	adds	r1, r2, r2
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	415b      	adcs	r3, r3
 80050b4:	60fb      	str	r3, [r7, #12]
 80050b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050ba:	4641      	mov	r1, r8
 80050bc:	1851      	adds	r1, r2, r1
 80050be:	6039      	str	r1, [r7, #0]
 80050c0:	4649      	mov	r1, r9
 80050c2:	414b      	adcs	r3, r1
 80050c4:	607b      	str	r3, [r7, #4]
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	f04f 0300 	mov.w	r3, #0
 80050ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050d2:	4659      	mov	r1, fp
 80050d4:	00cb      	lsls	r3, r1, #3
 80050d6:	4655      	mov	r5, sl
 80050d8:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80050dc:	4651      	mov	r1, sl
 80050de:	00ca      	lsls	r2, r1, #3
 80050e0:	4610      	mov	r0, r2
 80050e2:	4619      	mov	r1, r3
 80050e4:	4603      	mov	r3, r0
 80050e6:	4642      	mov	r2, r8
 80050e8:	189b      	adds	r3, r3, r2
 80050ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80050ec:	464b      	mov	r3, r9
 80050ee:	460a      	mov	r2, r1
 80050f0:	eb42 0303 	adc.w	r3, r2, r3
 80050f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	663b      	str	r3, [r7, #96]	; 0x60
 8005100:	667a      	str	r2, [r7, #100]	; 0x64
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800510e:	4649      	mov	r1, r9
 8005110:	008b      	lsls	r3, r1, #2
 8005112:	4645      	mov	r5, r8
 8005114:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005118:	4641      	mov	r1, r8
 800511a:	008a      	lsls	r2, r1, #2
 800511c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005120:	f7fb f8a6 	bl	8000270 <__aeabi_uldivmod>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4b0d      	ldr	r3, [pc, #52]	; (8005160 <UART_SetConfig+0x4f4>)
 800512a:	fba3 1302 	umull	r1, r3, r3, r2
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	2164      	movs	r1, #100	; 0x64
 8005132:	fb01 f303 	mul.w	r3, r1, r3
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	011b      	lsls	r3, r3, #4
 800513a:	3332      	adds	r3, #50	; 0x32
 800513c:	4a08      	ldr	r2, [pc, #32]	; (8005160 <UART_SetConfig+0x4f4>)
 800513e:	fba2 2303 	umull	r2, r3, r2, r3
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	f003 020f 	and.w	r2, r3, #15
 8005148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4422      	add	r2, r4
 8005150:	609a      	str	r2, [r3, #8]
}
 8005152:	bf00      	nop
 8005154:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005158:	46bd      	mov	sp, r7
 800515a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800515e:	bf00      	nop
 8005160:	51eb851f 	.word	0x51eb851f

08005164 <main>:




int main(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
  int ret = 0;
 800516a:	2300      	movs	r3, #0
 800516c:	607b      	str	r3, [r7, #4]


  hwInit();
 800516e:	f7fc faa8 	bl	80016c2 <hwInit>
  apInit();
 8005172:	f7fb fa0b 	bl	800058c <apInit>

  apMain();
 8005176:	f7fb fa39 	bl	80005ec <apMain>


  return ret;
 800517a:	687b      	ldr	r3, [r7, #4]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <__errno>:
 8005184:	4b01      	ldr	r3, [pc, #4]	; (800518c <__errno+0x8>)
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	2000006c 	.word	0x2000006c

08005190 <__libc_init_array>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	4d0d      	ldr	r5, [pc, #52]	; (80051c8 <__libc_init_array+0x38>)
 8005194:	4c0d      	ldr	r4, [pc, #52]	; (80051cc <__libc_init_array+0x3c>)
 8005196:	1b64      	subs	r4, r4, r5
 8005198:	10a4      	asrs	r4, r4, #2
 800519a:	2600      	movs	r6, #0
 800519c:	42a6      	cmp	r6, r4
 800519e:	d109      	bne.n	80051b4 <__libc_init_array+0x24>
 80051a0:	4d0b      	ldr	r5, [pc, #44]	; (80051d0 <__libc_init_array+0x40>)
 80051a2:	4c0c      	ldr	r4, [pc, #48]	; (80051d4 <__libc_init_array+0x44>)
 80051a4:	f000 fc9e 	bl	8005ae4 <_init>
 80051a8:	1b64      	subs	r4, r4, r5
 80051aa:	10a4      	asrs	r4, r4, #2
 80051ac:	2600      	movs	r6, #0
 80051ae:	42a6      	cmp	r6, r4
 80051b0:	d105      	bne.n	80051be <__libc_init_array+0x2e>
 80051b2:	bd70      	pop	{r4, r5, r6, pc}
 80051b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b8:	4798      	blx	r3
 80051ba:	3601      	adds	r6, #1
 80051bc:	e7ee      	b.n	800519c <__libc_init_array+0xc>
 80051be:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c2:	4798      	blx	r3
 80051c4:	3601      	adds	r6, #1
 80051c6:	e7f2      	b.n	80051ae <__libc_init_array+0x1e>
 80051c8:	08005b7c 	.word	0x08005b7c
 80051cc:	08005b7c 	.word	0x08005b7c
 80051d0:	08005b7c 	.word	0x08005b7c
 80051d4:	08005b80 	.word	0x08005b80

080051d8 <_vsniprintf_r>:
 80051d8:	b530      	push	{r4, r5, lr}
 80051da:	4614      	mov	r4, r2
 80051dc:	2c00      	cmp	r4, #0
 80051de:	b09b      	sub	sp, #108	; 0x6c
 80051e0:	4605      	mov	r5, r0
 80051e2:	461a      	mov	r2, r3
 80051e4:	da05      	bge.n	80051f2 <_vsniprintf_r+0x1a>
 80051e6:	238b      	movs	r3, #139	; 0x8b
 80051e8:	6003      	str	r3, [r0, #0]
 80051ea:	f04f 30ff 	mov.w	r0, #4294967295
 80051ee:	b01b      	add	sp, #108	; 0x6c
 80051f0:	bd30      	pop	{r4, r5, pc}
 80051f2:	f44f 7302 	mov.w	r3, #520	; 0x208
 80051f6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80051fa:	bf14      	ite	ne
 80051fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005200:	4623      	moveq	r3, r4
 8005202:	9302      	str	r3, [sp, #8]
 8005204:	9305      	str	r3, [sp, #20]
 8005206:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800520a:	9100      	str	r1, [sp, #0]
 800520c:	9104      	str	r1, [sp, #16]
 800520e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005212:	4669      	mov	r1, sp
 8005214:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005216:	f000 f875 	bl	8005304 <_svfiprintf_r>
 800521a:	1c43      	adds	r3, r0, #1
 800521c:	bfbc      	itt	lt
 800521e:	238b      	movlt	r3, #139	; 0x8b
 8005220:	602b      	strlt	r3, [r5, #0]
 8005222:	2c00      	cmp	r4, #0
 8005224:	d0e3      	beq.n	80051ee <_vsniprintf_r+0x16>
 8005226:	9b00      	ldr	r3, [sp, #0]
 8005228:	2200      	movs	r2, #0
 800522a:	701a      	strb	r2, [r3, #0]
 800522c:	e7df      	b.n	80051ee <_vsniprintf_r+0x16>
	...

08005230 <vsniprintf>:
 8005230:	b507      	push	{r0, r1, r2, lr}
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	4613      	mov	r3, r2
 8005236:	460a      	mov	r2, r1
 8005238:	4601      	mov	r1, r0
 800523a:	4803      	ldr	r0, [pc, #12]	; (8005248 <vsniprintf+0x18>)
 800523c:	6800      	ldr	r0, [r0, #0]
 800523e:	f7ff ffcb 	bl	80051d8 <_vsniprintf_r>
 8005242:	b003      	add	sp, #12
 8005244:	f85d fb04 	ldr.w	pc, [sp], #4
 8005248:	2000006c 	.word	0x2000006c

0800524c <__ssputs_r>:
 800524c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005250:	688e      	ldr	r6, [r1, #8]
 8005252:	429e      	cmp	r6, r3
 8005254:	4682      	mov	sl, r0
 8005256:	460c      	mov	r4, r1
 8005258:	4690      	mov	r8, r2
 800525a:	461f      	mov	r7, r3
 800525c:	d838      	bhi.n	80052d0 <__ssputs_r+0x84>
 800525e:	898a      	ldrh	r2, [r1, #12]
 8005260:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005264:	d032      	beq.n	80052cc <__ssputs_r+0x80>
 8005266:	6825      	ldr	r5, [r4, #0]
 8005268:	6909      	ldr	r1, [r1, #16]
 800526a:	eba5 0901 	sub.w	r9, r5, r1
 800526e:	6965      	ldr	r5, [r4, #20]
 8005270:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005274:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005278:	3301      	adds	r3, #1
 800527a:	444b      	add	r3, r9
 800527c:	106d      	asrs	r5, r5, #1
 800527e:	429d      	cmp	r5, r3
 8005280:	bf38      	it	cc
 8005282:	461d      	movcc	r5, r3
 8005284:	0553      	lsls	r3, r2, #21
 8005286:	d531      	bpl.n	80052ec <__ssputs_r+0xa0>
 8005288:	4629      	mov	r1, r5
 800528a:	f000 fb61 	bl	8005950 <_malloc_r>
 800528e:	4606      	mov	r6, r0
 8005290:	b950      	cbnz	r0, 80052a8 <__ssputs_r+0x5c>
 8005292:	230c      	movs	r3, #12
 8005294:	f8ca 3000 	str.w	r3, [sl]
 8005298:	89a3      	ldrh	r3, [r4, #12]
 800529a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800529e:	81a3      	strh	r3, [r4, #12]
 80052a0:	f04f 30ff 	mov.w	r0, #4294967295
 80052a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a8:	6921      	ldr	r1, [r4, #16]
 80052aa:	464a      	mov	r2, r9
 80052ac:	f000 fabe 	bl	800582c <memcpy>
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052ba:	81a3      	strh	r3, [r4, #12]
 80052bc:	6126      	str	r6, [r4, #16]
 80052be:	6165      	str	r5, [r4, #20]
 80052c0:	444e      	add	r6, r9
 80052c2:	eba5 0509 	sub.w	r5, r5, r9
 80052c6:	6026      	str	r6, [r4, #0]
 80052c8:	60a5      	str	r5, [r4, #8]
 80052ca:	463e      	mov	r6, r7
 80052cc:	42be      	cmp	r6, r7
 80052ce:	d900      	bls.n	80052d2 <__ssputs_r+0x86>
 80052d0:	463e      	mov	r6, r7
 80052d2:	6820      	ldr	r0, [r4, #0]
 80052d4:	4632      	mov	r2, r6
 80052d6:	4641      	mov	r1, r8
 80052d8:	f000 fab6 	bl	8005848 <memmove>
 80052dc:	68a3      	ldr	r3, [r4, #8]
 80052de:	1b9b      	subs	r3, r3, r6
 80052e0:	60a3      	str	r3, [r4, #8]
 80052e2:	6823      	ldr	r3, [r4, #0]
 80052e4:	4433      	add	r3, r6
 80052e6:	6023      	str	r3, [r4, #0]
 80052e8:	2000      	movs	r0, #0
 80052ea:	e7db      	b.n	80052a4 <__ssputs_r+0x58>
 80052ec:	462a      	mov	r2, r5
 80052ee:	f000 fba3 	bl	8005a38 <_realloc_r>
 80052f2:	4606      	mov	r6, r0
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d1e1      	bne.n	80052bc <__ssputs_r+0x70>
 80052f8:	6921      	ldr	r1, [r4, #16]
 80052fa:	4650      	mov	r0, sl
 80052fc:	f000 fabe 	bl	800587c <_free_r>
 8005300:	e7c7      	b.n	8005292 <__ssputs_r+0x46>
	...

08005304 <_svfiprintf_r>:
 8005304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005308:	4698      	mov	r8, r3
 800530a:	898b      	ldrh	r3, [r1, #12]
 800530c:	061b      	lsls	r3, r3, #24
 800530e:	b09d      	sub	sp, #116	; 0x74
 8005310:	4607      	mov	r7, r0
 8005312:	460d      	mov	r5, r1
 8005314:	4614      	mov	r4, r2
 8005316:	d50e      	bpl.n	8005336 <_svfiprintf_r+0x32>
 8005318:	690b      	ldr	r3, [r1, #16]
 800531a:	b963      	cbnz	r3, 8005336 <_svfiprintf_r+0x32>
 800531c:	2140      	movs	r1, #64	; 0x40
 800531e:	f000 fb17 	bl	8005950 <_malloc_r>
 8005322:	6028      	str	r0, [r5, #0]
 8005324:	6128      	str	r0, [r5, #16]
 8005326:	b920      	cbnz	r0, 8005332 <_svfiprintf_r+0x2e>
 8005328:	230c      	movs	r3, #12
 800532a:	603b      	str	r3, [r7, #0]
 800532c:	f04f 30ff 	mov.w	r0, #4294967295
 8005330:	e0d1      	b.n	80054d6 <_svfiprintf_r+0x1d2>
 8005332:	2340      	movs	r3, #64	; 0x40
 8005334:	616b      	str	r3, [r5, #20]
 8005336:	2300      	movs	r3, #0
 8005338:	9309      	str	r3, [sp, #36]	; 0x24
 800533a:	2320      	movs	r3, #32
 800533c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005340:	f8cd 800c 	str.w	r8, [sp, #12]
 8005344:	2330      	movs	r3, #48	; 0x30
 8005346:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80054f0 <_svfiprintf_r+0x1ec>
 800534a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800534e:	f04f 0901 	mov.w	r9, #1
 8005352:	4623      	mov	r3, r4
 8005354:	469a      	mov	sl, r3
 8005356:	f813 2b01 	ldrb.w	r2, [r3], #1
 800535a:	b10a      	cbz	r2, 8005360 <_svfiprintf_r+0x5c>
 800535c:	2a25      	cmp	r2, #37	; 0x25
 800535e:	d1f9      	bne.n	8005354 <_svfiprintf_r+0x50>
 8005360:	ebba 0b04 	subs.w	fp, sl, r4
 8005364:	d00b      	beq.n	800537e <_svfiprintf_r+0x7a>
 8005366:	465b      	mov	r3, fp
 8005368:	4622      	mov	r2, r4
 800536a:	4629      	mov	r1, r5
 800536c:	4638      	mov	r0, r7
 800536e:	f7ff ff6d 	bl	800524c <__ssputs_r>
 8005372:	3001      	adds	r0, #1
 8005374:	f000 80aa 	beq.w	80054cc <_svfiprintf_r+0x1c8>
 8005378:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800537a:	445a      	add	r2, fp
 800537c:	9209      	str	r2, [sp, #36]	; 0x24
 800537e:	f89a 3000 	ldrb.w	r3, [sl]
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 80a2 	beq.w	80054cc <_svfiprintf_r+0x1c8>
 8005388:	2300      	movs	r3, #0
 800538a:	f04f 32ff 	mov.w	r2, #4294967295
 800538e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005392:	f10a 0a01 	add.w	sl, sl, #1
 8005396:	9304      	str	r3, [sp, #16]
 8005398:	9307      	str	r3, [sp, #28]
 800539a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800539e:	931a      	str	r3, [sp, #104]	; 0x68
 80053a0:	4654      	mov	r4, sl
 80053a2:	2205      	movs	r2, #5
 80053a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a8:	4851      	ldr	r0, [pc, #324]	; (80054f0 <_svfiprintf_r+0x1ec>)
 80053aa:	f7fa ff11 	bl	80001d0 <memchr>
 80053ae:	9a04      	ldr	r2, [sp, #16]
 80053b0:	b9d8      	cbnz	r0, 80053ea <_svfiprintf_r+0xe6>
 80053b2:	06d0      	lsls	r0, r2, #27
 80053b4:	bf44      	itt	mi
 80053b6:	2320      	movmi	r3, #32
 80053b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053bc:	0711      	lsls	r1, r2, #28
 80053be:	bf44      	itt	mi
 80053c0:	232b      	movmi	r3, #43	; 0x2b
 80053c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053c6:	f89a 3000 	ldrb.w	r3, [sl]
 80053ca:	2b2a      	cmp	r3, #42	; 0x2a
 80053cc:	d015      	beq.n	80053fa <_svfiprintf_r+0xf6>
 80053ce:	9a07      	ldr	r2, [sp, #28]
 80053d0:	4654      	mov	r4, sl
 80053d2:	2000      	movs	r0, #0
 80053d4:	f04f 0c0a 	mov.w	ip, #10
 80053d8:	4621      	mov	r1, r4
 80053da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053de:	3b30      	subs	r3, #48	; 0x30
 80053e0:	2b09      	cmp	r3, #9
 80053e2:	d94e      	bls.n	8005482 <_svfiprintf_r+0x17e>
 80053e4:	b1b0      	cbz	r0, 8005414 <_svfiprintf_r+0x110>
 80053e6:	9207      	str	r2, [sp, #28]
 80053e8:	e014      	b.n	8005414 <_svfiprintf_r+0x110>
 80053ea:	eba0 0308 	sub.w	r3, r0, r8
 80053ee:	fa09 f303 	lsl.w	r3, r9, r3
 80053f2:	4313      	orrs	r3, r2
 80053f4:	9304      	str	r3, [sp, #16]
 80053f6:	46a2      	mov	sl, r4
 80053f8:	e7d2      	b.n	80053a0 <_svfiprintf_r+0x9c>
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	1d19      	adds	r1, r3, #4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	9103      	str	r1, [sp, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	bfbb      	ittet	lt
 8005406:	425b      	neglt	r3, r3
 8005408:	f042 0202 	orrlt.w	r2, r2, #2
 800540c:	9307      	strge	r3, [sp, #28]
 800540e:	9307      	strlt	r3, [sp, #28]
 8005410:	bfb8      	it	lt
 8005412:	9204      	strlt	r2, [sp, #16]
 8005414:	7823      	ldrb	r3, [r4, #0]
 8005416:	2b2e      	cmp	r3, #46	; 0x2e
 8005418:	d10c      	bne.n	8005434 <_svfiprintf_r+0x130>
 800541a:	7863      	ldrb	r3, [r4, #1]
 800541c:	2b2a      	cmp	r3, #42	; 0x2a
 800541e:	d135      	bne.n	800548c <_svfiprintf_r+0x188>
 8005420:	9b03      	ldr	r3, [sp, #12]
 8005422:	1d1a      	adds	r2, r3, #4
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	9203      	str	r2, [sp, #12]
 8005428:	2b00      	cmp	r3, #0
 800542a:	bfb8      	it	lt
 800542c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005430:	3402      	adds	r4, #2
 8005432:	9305      	str	r3, [sp, #20]
 8005434:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80054f4 <_svfiprintf_r+0x1f0>
 8005438:	7821      	ldrb	r1, [r4, #0]
 800543a:	2203      	movs	r2, #3
 800543c:	4650      	mov	r0, sl
 800543e:	f7fa fec7 	bl	80001d0 <memchr>
 8005442:	b140      	cbz	r0, 8005456 <_svfiprintf_r+0x152>
 8005444:	2340      	movs	r3, #64	; 0x40
 8005446:	eba0 000a 	sub.w	r0, r0, sl
 800544a:	fa03 f000 	lsl.w	r0, r3, r0
 800544e:	9b04      	ldr	r3, [sp, #16]
 8005450:	4303      	orrs	r3, r0
 8005452:	3401      	adds	r4, #1
 8005454:	9304      	str	r3, [sp, #16]
 8005456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800545a:	4827      	ldr	r0, [pc, #156]	; (80054f8 <_svfiprintf_r+0x1f4>)
 800545c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005460:	2206      	movs	r2, #6
 8005462:	f7fa feb5 	bl	80001d0 <memchr>
 8005466:	2800      	cmp	r0, #0
 8005468:	d038      	beq.n	80054dc <_svfiprintf_r+0x1d8>
 800546a:	4b24      	ldr	r3, [pc, #144]	; (80054fc <_svfiprintf_r+0x1f8>)
 800546c:	bb1b      	cbnz	r3, 80054b6 <_svfiprintf_r+0x1b2>
 800546e:	9b03      	ldr	r3, [sp, #12]
 8005470:	3307      	adds	r3, #7
 8005472:	f023 0307 	bic.w	r3, r3, #7
 8005476:	3308      	adds	r3, #8
 8005478:	9303      	str	r3, [sp, #12]
 800547a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800547c:	4433      	add	r3, r6
 800547e:	9309      	str	r3, [sp, #36]	; 0x24
 8005480:	e767      	b.n	8005352 <_svfiprintf_r+0x4e>
 8005482:	fb0c 3202 	mla	r2, ip, r2, r3
 8005486:	460c      	mov	r4, r1
 8005488:	2001      	movs	r0, #1
 800548a:	e7a5      	b.n	80053d8 <_svfiprintf_r+0xd4>
 800548c:	2300      	movs	r3, #0
 800548e:	3401      	adds	r4, #1
 8005490:	9305      	str	r3, [sp, #20]
 8005492:	4619      	mov	r1, r3
 8005494:	f04f 0c0a 	mov.w	ip, #10
 8005498:	4620      	mov	r0, r4
 800549a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800549e:	3a30      	subs	r2, #48	; 0x30
 80054a0:	2a09      	cmp	r2, #9
 80054a2:	d903      	bls.n	80054ac <_svfiprintf_r+0x1a8>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0c5      	beq.n	8005434 <_svfiprintf_r+0x130>
 80054a8:	9105      	str	r1, [sp, #20]
 80054aa:	e7c3      	b.n	8005434 <_svfiprintf_r+0x130>
 80054ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80054b0:	4604      	mov	r4, r0
 80054b2:	2301      	movs	r3, #1
 80054b4:	e7f0      	b.n	8005498 <_svfiprintf_r+0x194>
 80054b6:	ab03      	add	r3, sp, #12
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	462a      	mov	r2, r5
 80054bc:	4b10      	ldr	r3, [pc, #64]	; (8005500 <_svfiprintf_r+0x1fc>)
 80054be:	a904      	add	r1, sp, #16
 80054c0:	4638      	mov	r0, r7
 80054c2:	f3af 8000 	nop.w
 80054c6:	1c42      	adds	r2, r0, #1
 80054c8:	4606      	mov	r6, r0
 80054ca:	d1d6      	bne.n	800547a <_svfiprintf_r+0x176>
 80054cc:	89ab      	ldrh	r3, [r5, #12]
 80054ce:	065b      	lsls	r3, r3, #25
 80054d0:	f53f af2c 	bmi.w	800532c <_svfiprintf_r+0x28>
 80054d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054d6:	b01d      	add	sp, #116	; 0x74
 80054d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054dc:	ab03      	add	r3, sp, #12
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	462a      	mov	r2, r5
 80054e2:	4b07      	ldr	r3, [pc, #28]	; (8005500 <_svfiprintf_r+0x1fc>)
 80054e4:	a904      	add	r1, sp, #16
 80054e6:	4638      	mov	r0, r7
 80054e8:	f000 f87a 	bl	80055e0 <_printf_i>
 80054ec:	e7eb      	b.n	80054c6 <_svfiprintf_r+0x1c2>
 80054ee:	bf00      	nop
 80054f0:	08005b40 	.word	0x08005b40
 80054f4:	08005b46 	.word	0x08005b46
 80054f8:	08005b4a 	.word	0x08005b4a
 80054fc:	00000000 	.word	0x00000000
 8005500:	0800524d 	.word	0x0800524d

08005504 <_printf_common>:
 8005504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005508:	4616      	mov	r6, r2
 800550a:	4699      	mov	r9, r3
 800550c:	688a      	ldr	r2, [r1, #8]
 800550e:	690b      	ldr	r3, [r1, #16]
 8005510:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005514:	4293      	cmp	r3, r2
 8005516:	bfb8      	it	lt
 8005518:	4613      	movlt	r3, r2
 800551a:	6033      	str	r3, [r6, #0]
 800551c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005520:	4607      	mov	r7, r0
 8005522:	460c      	mov	r4, r1
 8005524:	b10a      	cbz	r2, 800552a <_printf_common+0x26>
 8005526:	3301      	adds	r3, #1
 8005528:	6033      	str	r3, [r6, #0]
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	0699      	lsls	r1, r3, #26
 800552e:	bf42      	ittt	mi
 8005530:	6833      	ldrmi	r3, [r6, #0]
 8005532:	3302      	addmi	r3, #2
 8005534:	6033      	strmi	r3, [r6, #0]
 8005536:	6825      	ldr	r5, [r4, #0]
 8005538:	f015 0506 	ands.w	r5, r5, #6
 800553c:	d106      	bne.n	800554c <_printf_common+0x48>
 800553e:	f104 0a19 	add.w	sl, r4, #25
 8005542:	68e3      	ldr	r3, [r4, #12]
 8005544:	6832      	ldr	r2, [r6, #0]
 8005546:	1a9b      	subs	r3, r3, r2
 8005548:	42ab      	cmp	r3, r5
 800554a:	dc26      	bgt.n	800559a <_printf_common+0x96>
 800554c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005550:	1e13      	subs	r3, r2, #0
 8005552:	6822      	ldr	r2, [r4, #0]
 8005554:	bf18      	it	ne
 8005556:	2301      	movne	r3, #1
 8005558:	0692      	lsls	r2, r2, #26
 800555a:	d42b      	bmi.n	80055b4 <_printf_common+0xb0>
 800555c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005560:	4649      	mov	r1, r9
 8005562:	4638      	mov	r0, r7
 8005564:	47c0      	blx	r8
 8005566:	3001      	adds	r0, #1
 8005568:	d01e      	beq.n	80055a8 <_printf_common+0xa4>
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	68e5      	ldr	r5, [r4, #12]
 800556e:	6832      	ldr	r2, [r6, #0]
 8005570:	f003 0306 	and.w	r3, r3, #6
 8005574:	2b04      	cmp	r3, #4
 8005576:	bf08      	it	eq
 8005578:	1aad      	subeq	r5, r5, r2
 800557a:	68a3      	ldr	r3, [r4, #8]
 800557c:	6922      	ldr	r2, [r4, #16]
 800557e:	bf0c      	ite	eq
 8005580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005584:	2500      	movne	r5, #0
 8005586:	4293      	cmp	r3, r2
 8005588:	bfc4      	itt	gt
 800558a:	1a9b      	subgt	r3, r3, r2
 800558c:	18ed      	addgt	r5, r5, r3
 800558e:	2600      	movs	r6, #0
 8005590:	341a      	adds	r4, #26
 8005592:	42b5      	cmp	r5, r6
 8005594:	d11a      	bne.n	80055cc <_printf_common+0xc8>
 8005596:	2000      	movs	r0, #0
 8005598:	e008      	b.n	80055ac <_printf_common+0xa8>
 800559a:	2301      	movs	r3, #1
 800559c:	4652      	mov	r2, sl
 800559e:	4649      	mov	r1, r9
 80055a0:	4638      	mov	r0, r7
 80055a2:	47c0      	blx	r8
 80055a4:	3001      	adds	r0, #1
 80055a6:	d103      	bne.n	80055b0 <_printf_common+0xac>
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b0:	3501      	adds	r5, #1
 80055b2:	e7c6      	b.n	8005542 <_printf_common+0x3e>
 80055b4:	18e1      	adds	r1, r4, r3
 80055b6:	1c5a      	adds	r2, r3, #1
 80055b8:	2030      	movs	r0, #48	; 0x30
 80055ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055be:	4422      	add	r2, r4
 80055c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055c8:	3302      	adds	r3, #2
 80055ca:	e7c7      	b.n	800555c <_printf_common+0x58>
 80055cc:	2301      	movs	r3, #1
 80055ce:	4622      	mov	r2, r4
 80055d0:	4649      	mov	r1, r9
 80055d2:	4638      	mov	r0, r7
 80055d4:	47c0      	blx	r8
 80055d6:	3001      	adds	r0, #1
 80055d8:	d0e6      	beq.n	80055a8 <_printf_common+0xa4>
 80055da:	3601      	adds	r6, #1
 80055dc:	e7d9      	b.n	8005592 <_printf_common+0x8e>
	...

080055e0 <_printf_i>:
 80055e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055e4:	7e0f      	ldrb	r7, [r1, #24]
 80055e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055e8:	2f78      	cmp	r7, #120	; 0x78
 80055ea:	4691      	mov	r9, r2
 80055ec:	4680      	mov	r8, r0
 80055ee:	460c      	mov	r4, r1
 80055f0:	469a      	mov	sl, r3
 80055f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80055f6:	d807      	bhi.n	8005608 <_printf_i+0x28>
 80055f8:	2f62      	cmp	r7, #98	; 0x62
 80055fa:	d80a      	bhi.n	8005612 <_printf_i+0x32>
 80055fc:	2f00      	cmp	r7, #0
 80055fe:	f000 80d8 	beq.w	80057b2 <_printf_i+0x1d2>
 8005602:	2f58      	cmp	r7, #88	; 0x58
 8005604:	f000 80a3 	beq.w	800574e <_printf_i+0x16e>
 8005608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800560c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005610:	e03a      	b.n	8005688 <_printf_i+0xa8>
 8005612:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005616:	2b15      	cmp	r3, #21
 8005618:	d8f6      	bhi.n	8005608 <_printf_i+0x28>
 800561a:	a101      	add	r1, pc, #4	; (adr r1, 8005620 <_printf_i+0x40>)
 800561c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005620:	08005679 	.word	0x08005679
 8005624:	0800568d 	.word	0x0800568d
 8005628:	08005609 	.word	0x08005609
 800562c:	08005609 	.word	0x08005609
 8005630:	08005609 	.word	0x08005609
 8005634:	08005609 	.word	0x08005609
 8005638:	0800568d 	.word	0x0800568d
 800563c:	08005609 	.word	0x08005609
 8005640:	08005609 	.word	0x08005609
 8005644:	08005609 	.word	0x08005609
 8005648:	08005609 	.word	0x08005609
 800564c:	08005799 	.word	0x08005799
 8005650:	080056bd 	.word	0x080056bd
 8005654:	0800577b 	.word	0x0800577b
 8005658:	08005609 	.word	0x08005609
 800565c:	08005609 	.word	0x08005609
 8005660:	080057bb 	.word	0x080057bb
 8005664:	08005609 	.word	0x08005609
 8005668:	080056bd 	.word	0x080056bd
 800566c:	08005609 	.word	0x08005609
 8005670:	08005609 	.word	0x08005609
 8005674:	08005783 	.word	0x08005783
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	1d1a      	adds	r2, r3, #4
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	602a      	str	r2, [r5, #0]
 8005680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005688:	2301      	movs	r3, #1
 800568a:	e0a3      	b.n	80057d4 <_printf_i+0x1f4>
 800568c:	6820      	ldr	r0, [r4, #0]
 800568e:	6829      	ldr	r1, [r5, #0]
 8005690:	0606      	lsls	r6, r0, #24
 8005692:	f101 0304 	add.w	r3, r1, #4
 8005696:	d50a      	bpl.n	80056ae <_printf_i+0xce>
 8005698:	680e      	ldr	r6, [r1, #0]
 800569a:	602b      	str	r3, [r5, #0]
 800569c:	2e00      	cmp	r6, #0
 800569e:	da03      	bge.n	80056a8 <_printf_i+0xc8>
 80056a0:	232d      	movs	r3, #45	; 0x2d
 80056a2:	4276      	negs	r6, r6
 80056a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056a8:	485e      	ldr	r0, [pc, #376]	; (8005824 <_printf_i+0x244>)
 80056aa:	230a      	movs	r3, #10
 80056ac:	e019      	b.n	80056e2 <_printf_i+0x102>
 80056ae:	680e      	ldr	r6, [r1, #0]
 80056b0:	602b      	str	r3, [r5, #0]
 80056b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80056b6:	bf18      	it	ne
 80056b8:	b236      	sxthne	r6, r6
 80056ba:	e7ef      	b.n	800569c <_printf_i+0xbc>
 80056bc:	682b      	ldr	r3, [r5, #0]
 80056be:	6820      	ldr	r0, [r4, #0]
 80056c0:	1d19      	adds	r1, r3, #4
 80056c2:	6029      	str	r1, [r5, #0]
 80056c4:	0601      	lsls	r1, r0, #24
 80056c6:	d501      	bpl.n	80056cc <_printf_i+0xec>
 80056c8:	681e      	ldr	r6, [r3, #0]
 80056ca:	e002      	b.n	80056d2 <_printf_i+0xf2>
 80056cc:	0646      	lsls	r6, r0, #25
 80056ce:	d5fb      	bpl.n	80056c8 <_printf_i+0xe8>
 80056d0:	881e      	ldrh	r6, [r3, #0]
 80056d2:	4854      	ldr	r0, [pc, #336]	; (8005824 <_printf_i+0x244>)
 80056d4:	2f6f      	cmp	r7, #111	; 0x6f
 80056d6:	bf0c      	ite	eq
 80056d8:	2308      	moveq	r3, #8
 80056da:	230a      	movne	r3, #10
 80056dc:	2100      	movs	r1, #0
 80056de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80056e2:	6865      	ldr	r5, [r4, #4]
 80056e4:	60a5      	str	r5, [r4, #8]
 80056e6:	2d00      	cmp	r5, #0
 80056e8:	bfa2      	ittt	ge
 80056ea:	6821      	ldrge	r1, [r4, #0]
 80056ec:	f021 0104 	bicge.w	r1, r1, #4
 80056f0:	6021      	strge	r1, [r4, #0]
 80056f2:	b90e      	cbnz	r6, 80056f8 <_printf_i+0x118>
 80056f4:	2d00      	cmp	r5, #0
 80056f6:	d04d      	beq.n	8005794 <_printf_i+0x1b4>
 80056f8:	4615      	mov	r5, r2
 80056fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80056fe:	fb03 6711 	mls	r7, r3, r1, r6
 8005702:	5dc7      	ldrb	r7, [r0, r7]
 8005704:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005708:	4637      	mov	r7, r6
 800570a:	42bb      	cmp	r3, r7
 800570c:	460e      	mov	r6, r1
 800570e:	d9f4      	bls.n	80056fa <_printf_i+0x11a>
 8005710:	2b08      	cmp	r3, #8
 8005712:	d10b      	bne.n	800572c <_printf_i+0x14c>
 8005714:	6823      	ldr	r3, [r4, #0]
 8005716:	07de      	lsls	r6, r3, #31
 8005718:	d508      	bpl.n	800572c <_printf_i+0x14c>
 800571a:	6923      	ldr	r3, [r4, #16]
 800571c:	6861      	ldr	r1, [r4, #4]
 800571e:	4299      	cmp	r1, r3
 8005720:	bfde      	ittt	le
 8005722:	2330      	movle	r3, #48	; 0x30
 8005724:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005728:	f105 35ff 	addle.w	r5, r5, #4294967295
 800572c:	1b52      	subs	r2, r2, r5
 800572e:	6122      	str	r2, [r4, #16]
 8005730:	f8cd a000 	str.w	sl, [sp]
 8005734:	464b      	mov	r3, r9
 8005736:	aa03      	add	r2, sp, #12
 8005738:	4621      	mov	r1, r4
 800573a:	4640      	mov	r0, r8
 800573c:	f7ff fee2 	bl	8005504 <_printf_common>
 8005740:	3001      	adds	r0, #1
 8005742:	d14c      	bne.n	80057de <_printf_i+0x1fe>
 8005744:	f04f 30ff 	mov.w	r0, #4294967295
 8005748:	b004      	add	sp, #16
 800574a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800574e:	4835      	ldr	r0, [pc, #212]	; (8005824 <_printf_i+0x244>)
 8005750:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005754:	6829      	ldr	r1, [r5, #0]
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	f851 6b04 	ldr.w	r6, [r1], #4
 800575c:	6029      	str	r1, [r5, #0]
 800575e:	061d      	lsls	r5, r3, #24
 8005760:	d514      	bpl.n	800578c <_printf_i+0x1ac>
 8005762:	07df      	lsls	r7, r3, #31
 8005764:	bf44      	itt	mi
 8005766:	f043 0320 	orrmi.w	r3, r3, #32
 800576a:	6023      	strmi	r3, [r4, #0]
 800576c:	b91e      	cbnz	r6, 8005776 <_printf_i+0x196>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	f023 0320 	bic.w	r3, r3, #32
 8005774:	6023      	str	r3, [r4, #0]
 8005776:	2310      	movs	r3, #16
 8005778:	e7b0      	b.n	80056dc <_printf_i+0xfc>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	f043 0320 	orr.w	r3, r3, #32
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	2378      	movs	r3, #120	; 0x78
 8005784:	4828      	ldr	r0, [pc, #160]	; (8005828 <_printf_i+0x248>)
 8005786:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800578a:	e7e3      	b.n	8005754 <_printf_i+0x174>
 800578c:	0659      	lsls	r1, r3, #25
 800578e:	bf48      	it	mi
 8005790:	b2b6      	uxthmi	r6, r6
 8005792:	e7e6      	b.n	8005762 <_printf_i+0x182>
 8005794:	4615      	mov	r5, r2
 8005796:	e7bb      	b.n	8005710 <_printf_i+0x130>
 8005798:	682b      	ldr	r3, [r5, #0]
 800579a:	6826      	ldr	r6, [r4, #0]
 800579c:	6961      	ldr	r1, [r4, #20]
 800579e:	1d18      	adds	r0, r3, #4
 80057a0:	6028      	str	r0, [r5, #0]
 80057a2:	0635      	lsls	r5, r6, #24
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	d501      	bpl.n	80057ac <_printf_i+0x1cc>
 80057a8:	6019      	str	r1, [r3, #0]
 80057aa:	e002      	b.n	80057b2 <_printf_i+0x1d2>
 80057ac:	0670      	lsls	r0, r6, #25
 80057ae:	d5fb      	bpl.n	80057a8 <_printf_i+0x1c8>
 80057b0:	8019      	strh	r1, [r3, #0]
 80057b2:	2300      	movs	r3, #0
 80057b4:	6123      	str	r3, [r4, #16]
 80057b6:	4615      	mov	r5, r2
 80057b8:	e7ba      	b.n	8005730 <_printf_i+0x150>
 80057ba:	682b      	ldr	r3, [r5, #0]
 80057bc:	1d1a      	adds	r2, r3, #4
 80057be:	602a      	str	r2, [r5, #0]
 80057c0:	681d      	ldr	r5, [r3, #0]
 80057c2:	6862      	ldr	r2, [r4, #4]
 80057c4:	2100      	movs	r1, #0
 80057c6:	4628      	mov	r0, r5
 80057c8:	f7fa fd02 	bl	80001d0 <memchr>
 80057cc:	b108      	cbz	r0, 80057d2 <_printf_i+0x1f2>
 80057ce:	1b40      	subs	r0, r0, r5
 80057d0:	6060      	str	r0, [r4, #4]
 80057d2:	6863      	ldr	r3, [r4, #4]
 80057d4:	6123      	str	r3, [r4, #16]
 80057d6:	2300      	movs	r3, #0
 80057d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057dc:	e7a8      	b.n	8005730 <_printf_i+0x150>
 80057de:	6923      	ldr	r3, [r4, #16]
 80057e0:	462a      	mov	r2, r5
 80057e2:	4649      	mov	r1, r9
 80057e4:	4640      	mov	r0, r8
 80057e6:	47d0      	blx	sl
 80057e8:	3001      	adds	r0, #1
 80057ea:	d0ab      	beq.n	8005744 <_printf_i+0x164>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	079b      	lsls	r3, r3, #30
 80057f0:	d413      	bmi.n	800581a <_printf_i+0x23a>
 80057f2:	68e0      	ldr	r0, [r4, #12]
 80057f4:	9b03      	ldr	r3, [sp, #12]
 80057f6:	4298      	cmp	r0, r3
 80057f8:	bfb8      	it	lt
 80057fa:	4618      	movlt	r0, r3
 80057fc:	e7a4      	b.n	8005748 <_printf_i+0x168>
 80057fe:	2301      	movs	r3, #1
 8005800:	4632      	mov	r2, r6
 8005802:	4649      	mov	r1, r9
 8005804:	4640      	mov	r0, r8
 8005806:	47d0      	blx	sl
 8005808:	3001      	adds	r0, #1
 800580a:	d09b      	beq.n	8005744 <_printf_i+0x164>
 800580c:	3501      	adds	r5, #1
 800580e:	68e3      	ldr	r3, [r4, #12]
 8005810:	9903      	ldr	r1, [sp, #12]
 8005812:	1a5b      	subs	r3, r3, r1
 8005814:	42ab      	cmp	r3, r5
 8005816:	dcf2      	bgt.n	80057fe <_printf_i+0x21e>
 8005818:	e7eb      	b.n	80057f2 <_printf_i+0x212>
 800581a:	2500      	movs	r5, #0
 800581c:	f104 0619 	add.w	r6, r4, #25
 8005820:	e7f5      	b.n	800580e <_printf_i+0x22e>
 8005822:	bf00      	nop
 8005824:	08005b51 	.word	0x08005b51
 8005828:	08005b62 	.word	0x08005b62

0800582c <memcpy>:
 800582c:	440a      	add	r2, r1
 800582e:	4291      	cmp	r1, r2
 8005830:	f100 33ff 	add.w	r3, r0, #4294967295
 8005834:	d100      	bne.n	8005838 <memcpy+0xc>
 8005836:	4770      	bx	lr
 8005838:	b510      	push	{r4, lr}
 800583a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800583e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005842:	4291      	cmp	r1, r2
 8005844:	d1f9      	bne.n	800583a <memcpy+0xe>
 8005846:	bd10      	pop	{r4, pc}

08005848 <memmove>:
 8005848:	4288      	cmp	r0, r1
 800584a:	b510      	push	{r4, lr}
 800584c:	eb01 0402 	add.w	r4, r1, r2
 8005850:	d902      	bls.n	8005858 <memmove+0x10>
 8005852:	4284      	cmp	r4, r0
 8005854:	4623      	mov	r3, r4
 8005856:	d807      	bhi.n	8005868 <memmove+0x20>
 8005858:	1e43      	subs	r3, r0, #1
 800585a:	42a1      	cmp	r1, r4
 800585c:	d008      	beq.n	8005870 <memmove+0x28>
 800585e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005862:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005866:	e7f8      	b.n	800585a <memmove+0x12>
 8005868:	4402      	add	r2, r0
 800586a:	4601      	mov	r1, r0
 800586c:	428a      	cmp	r2, r1
 800586e:	d100      	bne.n	8005872 <memmove+0x2a>
 8005870:	bd10      	pop	{r4, pc}
 8005872:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005876:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800587a:	e7f7      	b.n	800586c <memmove+0x24>

0800587c <_free_r>:
 800587c:	b538      	push	{r3, r4, r5, lr}
 800587e:	4605      	mov	r5, r0
 8005880:	2900      	cmp	r1, #0
 8005882:	d041      	beq.n	8005908 <_free_r+0x8c>
 8005884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005888:	1f0c      	subs	r4, r1, #4
 800588a:	2b00      	cmp	r3, #0
 800588c:	bfb8      	it	lt
 800588e:	18e4      	addlt	r4, r4, r3
 8005890:	f000 f912 	bl	8005ab8 <__malloc_lock>
 8005894:	4a1d      	ldr	r2, [pc, #116]	; (800590c <_free_r+0x90>)
 8005896:	6813      	ldr	r3, [r2, #0]
 8005898:	b933      	cbnz	r3, 80058a8 <_free_r+0x2c>
 800589a:	6063      	str	r3, [r4, #4]
 800589c:	6014      	str	r4, [r2, #0]
 800589e:	4628      	mov	r0, r5
 80058a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058a4:	f000 b90e 	b.w	8005ac4 <__malloc_unlock>
 80058a8:	42a3      	cmp	r3, r4
 80058aa:	d908      	bls.n	80058be <_free_r+0x42>
 80058ac:	6820      	ldr	r0, [r4, #0]
 80058ae:	1821      	adds	r1, r4, r0
 80058b0:	428b      	cmp	r3, r1
 80058b2:	bf01      	itttt	eq
 80058b4:	6819      	ldreq	r1, [r3, #0]
 80058b6:	685b      	ldreq	r3, [r3, #4]
 80058b8:	1809      	addeq	r1, r1, r0
 80058ba:	6021      	streq	r1, [r4, #0]
 80058bc:	e7ed      	b.n	800589a <_free_r+0x1e>
 80058be:	461a      	mov	r2, r3
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	b10b      	cbz	r3, 80058c8 <_free_r+0x4c>
 80058c4:	42a3      	cmp	r3, r4
 80058c6:	d9fa      	bls.n	80058be <_free_r+0x42>
 80058c8:	6811      	ldr	r1, [r2, #0]
 80058ca:	1850      	adds	r0, r2, r1
 80058cc:	42a0      	cmp	r0, r4
 80058ce:	d10b      	bne.n	80058e8 <_free_r+0x6c>
 80058d0:	6820      	ldr	r0, [r4, #0]
 80058d2:	4401      	add	r1, r0
 80058d4:	1850      	adds	r0, r2, r1
 80058d6:	4283      	cmp	r3, r0
 80058d8:	6011      	str	r1, [r2, #0]
 80058da:	d1e0      	bne.n	800589e <_free_r+0x22>
 80058dc:	6818      	ldr	r0, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	6053      	str	r3, [r2, #4]
 80058e2:	4401      	add	r1, r0
 80058e4:	6011      	str	r1, [r2, #0]
 80058e6:	e7da      	b.n	800589e <_free_r+0x22>
 80058e8:	d902      	bls.n	80058f0 <_free_r+0x74>
 80058ea:	230c      	movs	r3, #12
 80058ec:	602b      	str	r3, [r5, #0]
 80058ee:	e7d6      	b.n	800589e <_free_r+0x22>
 80058f0:	6820      	ldr	r0, [r4, #0]
 80058f2:	1821      	adds	r1, r4, r0
 80058f4:	428b      	cmp	r3, r1
 80058f6:	bf04      	itt	eq
 80058f8:	6819      	ldreq	r1, [r3, #0]
 80058fa:	685b      	ldreq	r3, [r3, #4]
 80058fc:	6063      	str	r3, [r4, #4]
 80058fe:	bf04      	itt	eq
 8005900:	1809      	addeq	r1, r1, r0
 8005902:	6021      	streq	r1, [r4, #0]
 8005904:	6054      	str	r4, [r2, #4]
 8005906:	e7ca      	b.n	800589e <_free_r+0x22>
 8005908:	bd38      	pop	{r3, r4, r5, pc}
 800590a:	bf00      	nop
 800590c:	20000518 	.word	0x20000518

08005910 <sbrk_aligned>:
 8005910:	b570      	push	{r4, r5, r6, lr}
 8005912:	4e0e      	ldr	r6, [pc, #56]	; (800594c <sbrk_aligned+0x3c>)
 8005914:	460c      	mov	r4, r1
 8005916:	6831      	ldr	r1, [r6, #0]
 8005918:	4605      	mov	r5, r0
 800591a:	b911      	cbnz	r1, 8005922 <sbrk_aligned+0x12>
 800591c:	f000 f8bc 	bl	8005a98 <_sbrk_r>
 8005920:	6030      	str	r0, [r6, #0]
 8005922:	4621      	mov	r1, r4
 8005924:	4628      	mov	r0, r5
 8005926:	f000 f8b7 	bl	8005a98 <_sbrk_r>
 800592a:	1c43      	adds	r3, r0, #1
 800592c:	d00a      	beq.n	8005944 <sbrk_aligned+0x34>
 800592e:	1cc4      	adds	r4, r0, #3
 8005930:	f024 0403 	bic.w	r4, r4, #3
 8005934:	42a0      	cmp	r0, r4
 8005936:	d007      	beq.n	8005948 <sbrk_aligned+0x38>
 8005938:	1a21      	subs	r1, r4, r0
 800593a:	4628      	mov	r0, r5
 800593c:	f000 f8ac 	bl	8005a98 <_sbrk_r>
 8005940:	3001      	adds	r0, #1
 8005942:	d101      	bne.n	8005948 <sbrk_aligned+0x38>
 8005944:	f04f 34ff 	mov.w	r4, #4294967295
 8005948:	4620      	mov	r0, r4
 800594a:	bd70      	pop	{r4, r5, r6, pc}
 800594c:	2000051c 	.word	0x2000051c

08005950 <_malloc_r>:
 8005950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005954:	1ccd      	adds	r5, r1, #3
 8005956:	f025 0503 	bic.w	r5, r5, #3
 800595a:	3508      	adds	r5, #8
 800595c:	2d0c      	cmp	r5, #12
 800595e:	bf38      	it	cc
 8005960:	250c      	movcc	r5, #12
 8005962:	2d00      	cmp	r5, #0
 8005964:	4607      	mov	r7, r0
 8005966:	db01      	blt.n	800596c <_malloc_r+0x1c>
 8005968:	42a9      	cmp	r1, r5
 800596a:	d905      	bls.n	8005978 <_malloc_r+0x28>
 800596c:	230c      	movs	r3, #12
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	2600      	movs	r6, #0
 8005972:	4630      	mov	r0, r6
 8005974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005978:	4e2e      	ldr	r6, [pc, #184]	; (8005a34 <_malloc_r+0xe4>)
 800597a:	f000 f89d 	bl	8005ab8 <__malloc_lock>
 800597e:	6833      	ldr	r3, [r6, #0]
 8005980:	461c      	mov	r4, r3
 8005982:	bb34      	cbnz	r4, 80059d2 <_malloc_r+0x82>
 8005984:	4629      	mov	r1, r5
 8005986:	4638      	mov	r0, r7
 8005988:	f7ff ffc2 	bl	8005910 <sbrk_aligned>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	4604      	mov	r4, r0
 8005990:	d14d      	bne.n	8005a2e <_malloc_r+0xde>
 8005992:	6834      	ldr	r4, [r6, #0]
 8005994:	4626      	mov	r6, r4
 8005996:	2e00      	cmp	r6, #0
 8005998:	d140      	bne.n	8005a1c <_malloc_r+0xcc>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	4631      	mov	r1, r6
 800599e:	4638      	mov	r0, r7
 80059a0:	eb04 0803 	add.w	r8, r4, r3
 80059a4:	f000 f878 	bl	8005a98 <_sbrk_r>
 80059a8:	4580      	cmp	r8, r0
 80059aa:	d13a      	bne.n	8005a22 <_malloc_r+0xd2>
 80059ac:	6821      	ldr	r1, [r4, #0]
 80059ae:	3503      	adds	r5, #3
 80059b0:	1a6d      	subs	r5, r5, r1
 80059b2:	f025 0503 	bic.w	r5, r5, #3
 80059b6:	3508      	adds	r5, #8
 80059b8:	2d0c      	cmp	r5, #12
 80059ba:	bf38      	it	cc
 80059bc:	250c      	movcc	r5, #12
 80059be:	4629      	mov	r1, r5
 80059c0:	4638      	mov	r0, r7
 80059c2:	f7ff ffa5 	bl	8005910 <sbrk_aligned>
 80059c6:	3001      	adds	r0, #1
 80059c8:	d02b      	beq.n	8005a22 <_malloc_r+0xd2>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	442b      	add	r3, r5
 80059ce:	6023      	str	r3, [r4, #0]
 80059d0:	e00e      	b.n	80059f0 <_malloc_r+0xa0>
 80059d2:	6822      	ldr	r2, [r4, #0]
 80059d4:	1b52      	subs	r2, r2, r5
 80059d6:	d41e      	bmi.n	8005a16 <_malloc_r+0xc6>
 80059d8:	2a0b      	cmp	r2, #11
 80059da:	d916      	bls.n	8005a0a <_malloc_r+0xba>
 80059dc:	1961      	adds	r1, r4, r5
 80059de:	42a3      	cmp	r3, r4
 80059e0:	6025      	str	r5, [r4, #0]
 80059e2:	bf18      	it	ne
 80059e4:	6059      	strne	r1, [r3, #4]
 80059e6:	6863      	ldr	r3, [r4, #4]
 80059e8:	bf08      	it	eq
 80059ea:	6031      	streq	r1, [r6, #0]
 80059ec:	5162      	str	r2, [r4, r5]
 80059ee:	604b      	str	r3, [r1, #4]
 80059f0:	4638      	mov	r0, r7
 80059f2:	f104 060b 	add.w	r6, r4, #11
 80059f6:	f000 f865 	bl	8005ac4 <__malloc_unlock>
 80059fa:	f026 0607 	bic.w	r6, r6, #7
 80059fe:	1d23      	adds	r3, r4, #4
 8005a00:	1af2      	subs	r2, r6, r3
 8005a02:	d0b6      	beq.n	8005972 <_malloc_r+0x22>
 8005a04:	1b9b      	subs	r3, r3, r6
 8005a06:	50a3      	str	r3, [r4, r2]
 8005a08:	e7b3      	b.n	8005972 <_malloc_r+0x22>
 8005a0a:	6862      	ldr	r2, [r4, #4]
 8005a0c:	42a3      	cmp	r3, r4
 8005a0e:	bf0c      	ite	eq
 8005a10:	6032      	streq	r2, [r6, #0]
 8005a12:	605a      	strne	r2, [r3, #4]
 8005a14:	e7ec      	b.n	80059f0 <_malloc_r+0xa0>
 8005a16:	4623      	mov	r3, r4
 8005a18:	6864      	ldr	r4, [r4, #4]
 8005a1a:	e7b2      	b.n	8005982 <_malloc_r+0x32>
 8005a1c:	4634      	mov	r4, r6
 8005a1e:	6876      	ldr	r6, [r6, #4]
 8005a20:	e7b9      	b.n	8005996 <_malloc_r+0x46>
 8005a22:	230c      	movs	r3, #12
 8005a24:	603b      	str	r3, [r7, #0]
 8005a26:	4638      	mov	r0, r7
 8005a28:	f000 f84c 	bl	8005ac4 <__malloc_unlock>
 8005a2c:	e7a1      	b.n	8005972 <_malloc_r+0x22>
 8005a2e:	6025      	str	r5, [r4, #0]
 8005a30:	e7de      	b.n	80059f0 <_malloc_r+0xa0>
 8005a32:	bf00      	nop
 8005a34:	20000518 	.word	0x20000518

08005a38 <_realloc_r>:
 8005a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	4614      	mov	r4, r2
 8005a40:	460e      	mov	r6, r1
 8005a42:	b921      	cbnz	r1, 8005a4e <_realloc_r+0x16>
 8005a44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a48:	4611      	mov	r1, r2
 8005a4a:	f7ff bf81 	b.w	8005950 <_malloc_r>
 8005a4e:	b92a      	cbnz	r2, 8005a5c <_realloc_r+0x24>
 8005a50:	f7ff ff14 	bl	800587c <_free_r>
 8005a54:	4625      	mov	r5, r4
 8005a56:	4628      	mov	r0, r5
 8005a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a5c:	f000 f838 	bl	8005ad0 <_malloc_usable_size_r>
 8005a60:	4284      	cmp	r4, r0
 8005a62:	4607      	mov	r7, r0
 8005a64:	d802      	bhi.n	8005a6c <_realloc_r+0x34>
 8005a66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a6a:	d812      	bhi.n	8005a92 <_realloc_r+0x5a>
 8005a6c:	4621      	mov	r1, r4
 8005a6e:	4640      	mov	r0, r8
 8005a70:	f7ff ff6e 	bl	8005950 <_malloc_r>
 8005a74:	4605      	mov	r5, r0
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d0ed      	beq.n	8005a56 <_realloc_r+0x1e>
 8005a7a:	42bc      	cmp	r4, r7
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	4631      	mov	r1, r6
 8005a80:	bf28      	it	cs
 8005a82:	463a      	movcs	r2, r7
 8005a84:	f7ff fed2 	bl	800582c <memcpy>
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4640      	mov	r0, r8
 8005a8c:	f7ff fef6 	bl	800587c <_free_r>
 8005a90:	e7e1      	b.n	8005a56 <_realloc_r+0x1e>
 8005a92:	4635      	mov	r5, r6
 8005a94:	e7df      	b.n	8005a56 <_realloc_r+0x1e>
	...

08005a98 <_sbrk_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4d06      	ldr	r5, [pc, #24]	; (8005ab4 <_sbrk_r+0x1c>)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	4608      	mov	r0, r1
 8005aa2:	602b      	str	r3, [r5, #0]
 8005aa4:	f7fa fed8 	bl	8000858 <_sbrk>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_sbrk_r+0x1a>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_sbrk_r+0x1a>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	20000520 	.word	0x20000520

08005ab8 <__malloc_lock>:
 8005ab8:	4801      	ldr	r0, [pc, #4]	; (8005ac0 <__malloc_lock+0x8>)
 8005aba:	f000 b811 	b.w	8005ae0 <__retarget_lock_acquire_recursive>
 8005abe:	bf00      	nop
 8005ac0:	20000524 	.word	0x20000524

08005ac4 <__malloc_unlock>:
 8005ac4:	4801      	ldr	r0, [pc, #4]	; (8005acc <__malloc_unlock+0x8>)
 8005ac6:	f000 b80c 	b.w	8005ae2 <__retarget_lock_release_recursive>
 8005aca:	bf00      	nop
 8005acc:	20000524 	.word	0x20000524

08005ad0 <_malloc_usable_size_r>:
 8005ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ad4:	1f18      	subs	r0, r3, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	bfbc      	itt	lt
 8005ada:	580b      	ldrlt	r3, [r1, r0]
 8005adc:	18c0      	addlt	r0, r0, r3
 8005ade:	4770      	bx	lr

08005ae0 <__retarget_lock_acquire_recursive>:
 8005ae0:	4770      	bx	lr

08005ae2 <__retarget_lock_release_recursive>:
 8005ae2:	4770      	bx	lr

08005ae4 <_init>:
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	bf00      	nop
 8005ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aea:	bc08      	pop	{r3}
 8005aec:	469e      	mov	lr, r3
 8005aee:	4770      	bx	lr

08005af0 <_fini>:
 8005af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af2:	bf00      	nop
 8005af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005af6:	bc08      	pop	{r3}
 8005af8:	469e      	mov	lr, r3
 8005afa:	4770      	bx	lr
