
*** Running vivado
    with args -log counter_full_vhdl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_full_vhdl.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source counter_full_vhdl.tcl -notrace
Command: synth_design -top counter_full_vhdl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 430.246 ; gain = 95.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter_full_vhdl' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:23]
INFO: [Synth 8-3491] module 'counter_vhdl' declared at 'X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd:7' bound to instance 'inst_counter_vhdl_0' of component 'counter_vhdl' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:94]
INFO: [Synth 8-638] synthesizing module 'counter_vhdl' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd:18]
INFO: [Synth 8-3491] module 'next_state_logic' declared at 'X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_next_state_logic.vhd:4' bound to instance 'inst_next_state_logic_0' of component 'next_state_logic' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd:109]
INFO: [Synth 8-638] synthesizing module 'next_state_logic' [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_next_state_logic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'next_state_logic' (1#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_next_state_logic.vhd:17]
INFO: [Synth 8-3491] module 'output_logic' declared at 'X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:4' bound to instance 'inst_output_logic_0' of component 'output_logic' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd:122]
INFO: [Synth 8-638] synthesizing module 'output_logic' [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'output_logic' (2#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'counter_vhdl' (3#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd:18]
	Parameter width bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:141' bound to instance 'debounce_0' of component 'debounce' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:105]
INFO: [Synth 8-638] synthesizing module 'debounce' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:152]
	Parameter width bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:152]
INFO: [Synth 8-3491] module 'decoder_7seg' declared at 'X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:4' bound to instance 'inst_decoder_7seg_0' of component 'decoder_7seg' [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:116]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:20]
INFO: [Synth 8-226] default block is never used [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:113]
INFO: [Synth 8-226] default block is never used [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:135]
INFO: [Synth 8-226] default block is never used [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:157]
INFO: [Synth 8-226] default block is never used [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (5#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/decoder_mix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'counter_full_vhdl' (6#1) [X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter_full.vhd:23]
WARNING: [Synth 8-3331] design output_logic has unconnected port inc
WARNING: [Synth 8-3331] design output_logic has unconnected port dir
WARNING: [Synth 8-3331] design next_state_logic has unconnected port dir
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 485.094 ; gain = 150.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 485.094 ; gain = 150.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 485.094 ; gain = 150.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_full_vhdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_full_vhdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 797.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 797.129 ; gain = 462.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 797.129 ; gain = 462.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 797.129 ; gain = 462.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 797.129 ; gain = 462.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_vhdl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module decoder_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 797.129 ; gain = 462.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 804.480 ; gain = 470.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 804.555 ; gain = 470.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     7|
|6     |LUT4   |     1|
|7     |LUT5   |     3|
|8     |FDRE   |    28|
|9     |IBUF   |     4|
|10    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |    60|
|2     |  debounce_0          |debounce     |    35|
|3     |  inst_counter_vhdl_0 |counter_vhdl |     9|
|4     |  inst_decoder_7seg_0 |decoder_7seg |     4|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 814.145 ; gain = 479.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 814.145 ; gain = 167.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 814.145 ; gain = 479.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 824.090 ; gain = 501.820
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'X:/SAP/lab5/lab5.runs/synth_1/counter_full_vhdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_full_vhdl_utilization_synth.rpt -pb counter_full_vhdl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 824.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 08:42:01 2022...
