

================================================================
== Vitis HLS Report for 'conv1_lif_top'
================================================================
* Date:           Mon Feb 23 22:37:13 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        convSNN_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                               |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_fu_56  |ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |mul_ln125_loc_channel_Block_entry13_proc_fu_65                                 |Block_entry13_proc                                                   |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_Matrix_Vector_Activate_Batch_fu_70                                         |Matrix_Vector_Activate_Batch                                         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 5 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%convInp = alloca i64 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:119->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 6 'alloca' 'convInp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln120 = call void @ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>, i3 %in_r, i3 %convInp, i32 %numReps_read" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:120->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 7 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln120 = call void @ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>, i3 %in_r, i3 %convInp, i32 %numReps_read" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:120->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 8 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 9 [1/1] (3.17ns)   --->   "%mul_ln125_loc_channel = call i32 @Block_entry13_proc, i32 %numReps_read"   --->   Operation 9 'call' 'mul_ln125_loc_channel' <Predicate = true> <Delay = 3.17> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 10 [2/2] (2.69ns)   --->   "%call_ln122 = call void @Matrix_Vector_Activate_Batch, i3 %convInp, i32 %out_r, i32 %mul_ln125_loc_channel" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:122->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 10 'call' 'call_ln122' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln23 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:23]   --->   Operation 11 'specdataflowpipeline' 'specdataflowpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:18]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_r"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numReps"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @convInp_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i3 %convInp, i3 %convInp"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %convInp, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln122 = call void @Matrix_Vector_Activate_Batch, i3 %convInp, i32 %out_r, i32 %mul_ln125_loc_channel" [/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:122->/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27]   --->   Operation 21 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:55]   --->   Operation 22 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read              (read                ) [ 00110]
convInp                   (alloca              ) [ 01111]
call_ln120                (call                ) [ 00000]
mul_ln125_loc_channel     (call                ) [ 00001]
specdataflowpipeline_ln23 (specdataflowpipeline) [ 00000]
spectopmodule_ln18        (spectopmodule       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln122                (call                ) [ 00000]
ret_ln55                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry13_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Batch"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="convInp_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convInp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="numReps_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="mul_ln125_loc_channel_Block_entry13_proc_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2"/>
<pin id="68" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="mul_ln125_loc_channel/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_Matrix_Vector_Activate_Batch_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="2"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="numReps_read_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="convInp_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="convInp "/>
</bind>
</comp>

<comp id="91" class="1005" name="mul_ln125_loc_channel_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln125_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="50" pin="2"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="78"><net_src comp="65" pin="2"/><net_sink comp="70" pin=3"/></net>

<net id="82"><net_src comp="50" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="84"><net_src comp="79" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="88"><net_src comp="46" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="94"><net_src comp="65" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="70" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
 - Input state : 
	Port: conv1_lif_top : in_r | {1 2 }
	Port: conv1_lif_top : numReps | {1 }
  - Chain level:
	State 1
		call_ln120 : 1
	State 2
	State 3
		call_ln122 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_fu_56 |    0    |    2    |  1.935  |   432   |   960   |    0    |
|   call   |                 mul_ln125_loc_channel_Block_entry13_proc_fu_65                |    0    |    2    |    0    |    0    |    20   |    0    |
|          |                     grp_Matrix_Vector_Activate_Batch_fu_70                    |    0    |    0    |  12.384 |   3367  |   5919  |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                            numReps_read_read_fu_50                            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                               |    0    |    4    |  14.319 |   3799  |   6899  |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       convInp_reg_85       |    3   |
|mul_ln125_loc_channel_reg_91|   32   |
|     numReps_read_reg_79    |   32   |
+----------------------------+--------+
|            Total           |   67   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_fu_56 |  p3  |   2  |  32  |   64   ||    9    |
|                     grp_Matrix_Vector_Activate_Batch_fu_70                    |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                     |      |      |      |   128  ||  0.774  ||    18   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |   14   |  3799  |  6899  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   67   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   15   |  3866  |  6917  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
