$date
   Thu Sep 18 19:38:44 2025
$end

$version
  2023.2
  $dumpfile ("tb_odd_data_delay.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_odd_data_delay $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 8 # din [7:0] $end
$var wire 8 $ dout [7:0] $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 8 ' din [7:0] $end
$var wire 8 $ dout [7:0] $end
$var reg 8 ( dout_q [7:0] $end
$var wire 8 ) mux [7:0] $end
$var reg 1 * ping_q $end
$var wire 1 + ping_w $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
b0 #
bx $
0%
1&
b0 '
bx (
bx )
x*
x+
$end

#5000
1!
b0 $
1%
b0 (
b0 )
0*
1+

#10000
0!
0%

#15000
1!
1%

#20000
0!
0%

#25000
1!
1%

#30000
0!
0%

#35000
1!
1%

#40000
0!
0%

#45000
1!
1%

#50000
0!
0%

#55000
1!
0"
b10001 #
b10001 $
1%
0&
b10001 '
b0 )
1*
0+

#60000
0!
0%

#65000
1!
b100010 #
b0 $
1%
b100010 '
b100010 )
0*
1+

#70000
0!
0%

#75000
1!
b110011 #
b110011 $
1%
b110011 '
b100010 (
b100010 )
1*
0+

#80000
0!
0%

#85000
1!
b1000100 #
b100010 $
1%
b1000100 '
b1000100 )
0*
1+

#90000
0!
0%

#95000
1!
b1010101 #
b1010101 $
1%
b1010101 '
b1000100 (
b1000100 )
1*
0+

#100000
0!
0%

#105000
1!
b1100110 #
b1000100 $
1%
b1100110 '
b1100110 )
0*
1+

#110000
0!
0%

#115000
1!
b1110111 #
b1110111 $
1%
b1110111 '
b1100110 (
b1100110 )
1*
0+

#120000
0!
0%

#125000
1!
b0 #
b1100110 $
1%
b0 '
b0 )
0*
1+

#130000
0!
0%
