// Seed: 4240510935
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_4 = 1'b0;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge id_2++) 1 == 1)
  else $display(1);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5
  );
  wire id_6 = id_3, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
