Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 307a115fa5e74e3a818d8689610148cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot accu_tb_behav xil_defaultlib.accu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.ACCU [accu_default]
Compiling architecture behav of entity xil_defaultlib.accu_tb
Built simulation snapshot accu_tb_behav
