$date
	Mon Feb 19 11:52:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module questhree_tb $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module inst $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! C $end
$var wire 1 " S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1"
1$
1&
#20
0$
0&
1#
1%
#30
0"
1!
1$
1&
#40
