{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 11:20:50 2008 " "Info: Processing started: Wed Jun 11 11:20:50 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VHDL_VAR_SIG -c VHDL_VAR_SIG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VHDL_VAR_SIG -c VHDL_VAR_SIG" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VHDL_VAR_SIG.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd" 8 -1 0 } } { "c:/programmi/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/programmi/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] register \\Prova_Variabili:sum\[7\] 43.29 MHz 23.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.29 MHz between source register \"lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]\" and destination register \"\\Prova_Variabili:sum\[7\]\" (period= 23.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.400 ns + Longest register register " "Info: + Longest register to register delay is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] 1 REG LC81 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC81; Fanout = 48; REG Node = 'lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(3.500 ns) 8.000 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~77 2 COMB SEXP33 3 " "Info: 2: + IC(4.500 ns) + CELL(3.500 ns) = 8.000 ns; Loc. = SEXP33; Fanout = 3; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~77'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.600 ns) 11.600 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39 3 COMB LC42 2 " "Info: 3: + IC(0.000 ns) + CELL(3.600 ns) = 11.600 ns; Loc. = LC42; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" 644 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.800 ns) 18.400 ns \\Prova_Variabili:sum\[7\] 4 REG LC83 2 " "Info: 4: + IC(4.000 ns) + CELL(2.800 ns) = 18.400 ns; Loc. = LC83; Fanout = 2; REG Node = '\\Prova_Variabili:sum\[7\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 \Prova_Variabili:sum[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 53.80 % ) " "Info: Total cell delay = 9.900 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 46.20 % ) " "Info: Total interconnect delay = 8.500 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 \Prova_Variabili:sum[7] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 \Prova_Variabili:sum[7] } { 0.000ns 4.500ns 0.000ns 4.000ns } { 0.000ns 3.500ns 3.600ns 2.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_184 24 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_184; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VHDL_VAR_SIG.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.100 ns \\Prova_Variabili:sum\[7\] 2 REG LC83 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC83; Fanout = 2; REG Node = '\\Prova_Variabili:sum\[7\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { clk \Prova_Variabili:sum[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 100.00 % ) " "Info: Total cell delay = 3.100 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk \Prova_Variabili:sum[7] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out \Prova_Variabili:sum[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_184 24 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_184; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VHDL_VAR_SIG.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.100 ns lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] 2 REG LC81 48 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC81; Fanout = 48; REG Node = 'lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 100.00 % ) " "Info: Total cell delay = 3.100 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk \Prova_Variabili:sum[7] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out \Prova_Variabili:sum[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } } { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.700 ns + " "Info: + Micro clock to output delay of source is 1.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 \Prova_Variabili:sum[7] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~77 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 \Prova_Variabili:sum[7] } { 0.000ns 4.500ns 0.000ns 4.000ns } { 0.000ns 3.500ns 3.600ns 2.800ns } } } { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk \Prova_Variabili:sum[7] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out \Prova_Variabili:sum[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } } { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk num_sig\[0\] lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] 14.400 ns register " "Info: tco from clock \"clk\" to destination pin \"num_sig\[0\]\" through register \"lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]\" is 14.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_184 24 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_184; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VHDL_VAR_SIG.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.100 ns lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] 2 REG LC81 48 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC81; Fanout = 48; REG Node = 'lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 100.00 % ) " "Info: Total cell delay = 3.100 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.700 ns + " "Info: + Micro clock to output delay of source is 1.700 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest register pin " "Info: + Longest register to pin delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\] 1 REG LC81 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC81; Fanout = 48; REG Node = 'lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(3.600 ns) 8.100 ns lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]~131 2 COMB LC105 1 " "Info: 2: + IC(4.500 ns) + CELL(3.600 ns) = 8.100 ns; Loc. = LC105; Fanout = 1; COMB Node = 'lpm_counter:\\Prova_Variabili:num\[0\]_rtl_0\|dffs\[0\]~131'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf" 268 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 9.600 ns num_sig\[0\] 3 PIN PIN_144 0 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 9.600 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'num_sig\[0\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 num_sig[0] } "NODE_NAME" } } { "VHDL_VAR_SIG.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 53.13 % ) " "Info: Total cell delay = 5.100 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 46.88 % ) " "Info: Total interconnect delay = 4.500 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 num_sig[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 num_sig[0] } { 0.000ns 4.500ns 0.000ns } { 0.000ns 3.600ns 1.500ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.100 ns" { clk lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "3.100 ns" { clk clk~out lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.000ns } } } { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.600 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 num_sig[0] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "9.600 ns" { lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]~131 num_sig[0] } { 0.000ns 4.500ns 0.000ns } { 0.000ns 3.600ns 1.500ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 11:20:50 2008 " "Info: Processing ended: Wed Jun 11 11:20:50 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
