// Seed: 705573908
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    input logic id_4,
    output tri1 id_5,
    output tri0 id_6,
    input logic id_7,
    output wor id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11
    , id_15,
    output wand id_12,
    input uwire id_13
);
  assign id_12 = 1;
  module_0 modCall_1 ();
  wire id_16;
  assign id_8 = {id_13, id_2};
  tri0 id_17;
  wire id_18;
  wire id_19;
  reg  id_20;
  always @(posedge "") begin : LABEL_0
    if (1)
      if (id_3) begin : LABEL_0
        id_17 = id_3 == id_4;
        id_20 <= id_4;
      end else begin : LABEL_0
        id_1 = #id_21 id_7;
      end
  end
endmodule
