{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538149884073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538149884074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 28 17:51:23 2018 " "Processing started: Fri Sep 28 17:51:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538149884074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149884074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOA -c MOA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOA -c MOA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149884074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538149884288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538149884288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/Pipeline/MOA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/Pipeline/MOA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOA-rtl " "Found design unit 1: MOA-rtl" {  } { { "../../src/Pipeline/MOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Pipeline/MOA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538149892792 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOA " "Found entity 1: MOA" {  } { { "../../src/Pipeline/MOA.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/Pipeline/MOA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538149892792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149892792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOA_tb-tb " "Found design unit 1: MOA_tb-tb" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538149892793 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOA_tb " "Found entity 1: MOA_tb" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538149892793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149892793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypes " "Found design unit 1: DataTypes" {  } { { "../../src/DataTypes.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/src/DataTypes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538149892794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149892794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOA_tb " "Elaborating entity \"MOA_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538149892830 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_in_valid MOA_tb.vhd(62) " "VHDL Signal Declaration warning at MOA_tb.vhd(62): used explicit default value for signal \"s_in_valid\" because signal was never assigned a value" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538149892832 "|MOA_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_out_valid MOA_tb.vhd(63) " "Verilog HDL or VHDL warning at MOA_tb.vhd(63): object \"s_out_valid\" assigned a value but never read" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538149892832 "|MOA_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_out_data MOA_tb.vhd(65) " "Verilog HDL or VHDL warning at MOA_tb.vhd(65): object \"s_out_data\" assigned a value but never read" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538149892832 "|MOA_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "MOA_tb.vhd(87) " "VHDL Wait Statement error at MOA_tb.vhd(87): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "../../sim/Pipeline/MOA_tb.vhd" "" { Text "/home/kamel/dev/Multi-Operand-Adder/sim/Pipeline/MOA_tb.vhd" 87 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1538149892833 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538149892833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538149892902 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 28 17:51:32 2018 " "Processing ended: Fri Sep 28 17:51:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538149892902 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538149892902 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538149892902 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149892902 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 4 s " "Quartus Prime Flow was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538149893030 ""}
