V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 201
I 138 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=1
A 1872 52 15 0 3 3 @DATETIME=9-24-2006_11:34
A 1702 52 10 0 3 3 @SHEETTOTAL=37
T 310 1280 28 0 3 PCIe CEM Spec, Pg. 56 footnotes:
T 310 1250 20 0 3 - By default the PETpx and PETnx pins shall be connected
T 360 1220 20 0 3 to the PCI Express transmitter differential pair on the
T 360 1190 20 0 3 system board, and the PCI Express receiver pair on the add-in 
+ card
T 310 1150 20 0 3 - By default the PERpx and PERnx pins shall be connected
T 360 1090 20 0 3 system board, and the PCI Express transmitter pair on the add-
+ in card
T 360 1120 20 0 3 to the PCI Express receiver differential pair on the
T 200 1420 36 0 3 2) PCI Edge Connector P1 is keyed as 3.3V ONLY
T 165 285 36 0 3 ML555 PCB:
T 150 1540 36 0 3 Notes:
T 200 1480 36 0 3 1) Active Low Signals Names end in B or _B
T 200 1370 36 0 3 3) +IOV for PCI edge connector is wired to 3.3V
T 200 1320 36 0 3 4) Ref. Sheet 6:
T 160 100 36 0 3 Xilinx PCB Schematic Number:
T 1180 100 36 0 3 0381219
T 165 225 36 0 3 Latest Schematics Revision:
T 460 160 36 0 3 Rev01_9-24-06
T 155 490 36 0 3 ML555 Engineering Rev03 (3rd spin) will be
T 155 440 36 0 3 Production Rev01 for customer Release
E
