--------------- Build Started: 11/28/2016 18:20:04 Project: C_Hssp_TimeoutCalc, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\WorkBench\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "\\GEORGE-OFFICE2\Users\George\Box Sync\Backbone\Design\Testing\TestStation\Software\HSSP\AN84858\C_Hssp_TimeoutCalc.cydsn\C_Hssp_TimeoutCalc.cyprj" -d CY8C5868AXI-LP035 -s "\\GEORGE-OFFICE2\Users\George\Box Sync\Backbone\Design\Testing\TestStation\Software\HSSP\AN84858\C_Hssp_TimeoutCalc.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * \\GEORGE-OFFICE2\Users\George\Box Sync\Backbone\Design\Testing\TestStation\Software\HSSP\AN84858\C_Hssp_TimeoutCalc.cydsn\C_Hssp_TimeoutCalc.cydwr ()
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
DEL: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * \\GEORGE-OFFICE2\Users\George\Box Sync\Backbone\Design\Testing\TestStation\Software\HSSP\AN84858\C_Hssp_TimeoutCalc.cydsn\C_Hssp_TimeoutCalc.cydwr ()
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 11/28/2016 18:20:35 ---------------
