// Seed: 3304007004
module module_0 (
    input tri1 id_0
);
  wire id_2;
  ;
  module_2 modCall_1 ();
endmodule
program module_1 (
    output supply1 id_0,
    output tri1 id_1
    , id_4,
    input tri1 id_2
);
  assign id_4 = id_2 & 1;
  wand id_5 = 1;
  module_0 modCall_1 (id_2);
endprogram
module module_2;
  logic id_1;
  timeunit 1ps / 1ps;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  always begin : LABEL_0
    cover (id_1 == 1);
  end
  module_2 modCall_1 ();
endmodule
module module_4 (
    inout tri id_0
);
  for (id_2 = (id_0) << 1; (id_2); id_2 = 1'b0) begin : LABEL_0
    assign id_0 = id_2#(1, 1, 1);
  end
  assign id_2 = id_2;
  logic id_3;
  wire [-1 : -1] id_4;
  always assign id_4 = id_3;
  module_2 modCall_1 ();
  assign id_0 = id_0;
  wire id_5;
  localparam id_6 = 1;
  wire id_7;
  wire id_8, id_9;
endmodule
