
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033444                       # Number of seconds simulated
sim_ticks                                 33443575557                       # Number of ticks simulated
final_tick                               604946498676                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120430                       # Simulator instruction rate (inst/s)
host_op_rate                                   154986                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1163842                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913832                       # Number of bytes of host memory used
host_seconds                                 28735.50                       # Real time elapsed on the host
sim_insts                                  3460606856                       # Number of instructions simulated
sim_ops                                    4453589078                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1768448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       492160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2035072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4301952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       985088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            985088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15899                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33609                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7696                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7696                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52878557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        80374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14716130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60850910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128633136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57410                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        80374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187540                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29455224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29455224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29455224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52878557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        80374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14716130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60850910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              158088360                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80200422                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429982                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860274                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801014                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14173154                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13673424                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043744                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33520507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158187433                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429982                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15717168                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845220                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4076608                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523352                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77194883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44631073     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614789      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953419      3.83%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765647      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557061      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746254      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126177      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847949      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952514     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77194883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354487                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972402                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34575341                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3948419                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31516545                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125818                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028750                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093403                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176989397                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028750                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36028608                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1513269                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434368                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176216                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013663                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172328036                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690224                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228805555                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784374045                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784374045                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79909344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20352                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5385641                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26508033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98591                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2137122                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163105681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137665301                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180882                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48932935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134383054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77194883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26820879     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14317484     18.55%     53.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12645346     16.38%     69.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667952      9.93%     79.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7999681     10.36%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726362      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2079027      2.69%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556643      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381509      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77194883                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541588     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175415     21.48%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99770     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107988094     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085423      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23698013     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4883850      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137665301                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716516                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816773                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353523134                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212058917                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133171272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138482074                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339399                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7577962                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          786                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408072                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028750                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         924192                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58301                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163125545                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26508033                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          440                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020609                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135092673                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572622                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27542865                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416703                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4767359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684438                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133320293                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133171272                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834617                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199722464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660481                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409742                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49514582                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805770                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70166133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32356267     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14841563     21.15%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301010     11.83%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814277      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698055      3.85%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1134057      1.62%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3013471      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877623      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4129810      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70166133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4129810                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229162491                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333286795                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3005539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802004                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802004                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246876                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246876                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624899035                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174571909                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182413993                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80200422                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30033863                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24510263                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2002760                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12554663                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11844204                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3101356                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88127                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31094943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163218566                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30033863                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14945560                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35381856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10449925                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5020655                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15138708                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       772660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79927984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44546128     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2894401      3.62%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4358889      5.45%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3010211      3.77%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2115764      2.65%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066152      2.59%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1235740      1.55%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2668418      3.34%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17032281     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79927984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035134                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31985089                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5237183                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33780030                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       495583                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8430086                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5053636                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          768                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195432560                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2421                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8430086                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33773117                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         469997                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2184377                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32451128                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2619268                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189585833                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1097599                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       890022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    265832790                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    882431404                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    882431404                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163806177                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102026561                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34146                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16310                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7792264                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17402322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8901810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111189                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2455031                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176749004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141238847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282165                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58876791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180057052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79927984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767076                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918931                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28836728     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15982446     20.00%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11367419     14.22%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7618466      9.53%     79.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7745407      9.69%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3706520      4.64%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3293658      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628731      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748609      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79927984                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         767365     70.85%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152794     14.11%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162979     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118111337     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1788200      1.27%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16251      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13886318      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7436741      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141238847                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761074                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1083147                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007669                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    363770989                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235658784                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137334395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142321994                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       444167                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6742634                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2129071                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8430086                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         242293                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46554                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176781565                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       611856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17402322                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8901810                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16309                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1215878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2309683                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138643134                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12983320                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2595712                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20235279                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19704879                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7251959                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728708                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137393782                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137334395                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88960458                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        252637954                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712390                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352126                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95268128                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117428095                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59353689                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2018648                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     71497898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27573841     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20366918     28.49%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7704891     10.78%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4318222      6.04%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3630302      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1626815      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1552981      2.17%     93.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1067864      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3656064      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     71497898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95268128                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117428095                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17432424                       # Number of memory references committed
system.switch_cpus1.commit.loads             10659685                       # Number of loads committed
system.switch_cpus1.commit.membars              16250                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17031456                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105716052                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2426342                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3656064                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           244623618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361999149                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 272438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95268128                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117428095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95268128                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841839                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841839                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187876                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187876                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622724179                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190944910                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179713185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32500                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80200422                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28120394                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22878155                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1920188                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11845024                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10961720                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2968940                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81506                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28229602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156015267                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28120394                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13930660                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34315186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10315490                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6506360                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13813049                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77403305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.489667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.298913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43088119     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3018644      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2452328      3.17%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5913784      7.64%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1599635      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2059481      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1494637      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          833386      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16943291     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77403305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350627                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.945317                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29531947                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6335064                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32998452                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       224025                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8313812                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4788278                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38642                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186497995                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76110                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8313812                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31689847                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1311377                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1829379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31013267                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3245618                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     179939696                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28623                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1346824                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1008285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1337                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    251978325                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    840045620                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    840045620                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154380653                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97597580                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37215                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21100                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8902043                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16784963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8534747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133816                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2747057                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170146076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135136334                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264707                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58804420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179653577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77403305                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745873                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27297433     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16546409     21.38%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10825706     13.99%     70.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8003821     10.34%     80.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6882083      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3565336      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3057676      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       572746      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       652095      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77403305                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         791413     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            13      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160328     14.41%     85.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160531     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112592470     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1923751      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14952      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13424421      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7180740      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135136334                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.684983                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1112285                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008231                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349052963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    228986956                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131701708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136248619                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       509261                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6625822                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2653                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          582                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2181553                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8313812                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         536825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73641                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170181957                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       426847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16784963                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8534747                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20928                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          582                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1078817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2226106                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133001389                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12593054                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2134943                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19589906                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18758988                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6996852                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.658363                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131789875                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131701708                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85837497                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242319213                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.642157                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354233                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90439290                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111066409                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59116278                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1924640                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69089493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607573                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134691                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27271675     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18961441     27.44%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7718486     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4333770      6.27%     84.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3543819      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1437394      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1711256      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       856312      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3255340      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69089493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90439290                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111066409                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16512325                       # Number of memory references committed
system.switch_cpus2.commit.loads             10159134                       # Number of loads committed
system.switch_cpus2.commit.membars              14952                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15957910                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100074688                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2260871                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3255340                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236016840                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          348684409                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2797117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90439290                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111066409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90439290                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.886787                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.886787                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.127666                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.127666                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       598345258                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182054336                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172109801                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29904                       # number of misc regfile writes
system.l20.replacements                         13831                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215027                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24071                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.933031                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.148388                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.187242                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5358.804135                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4675.860236                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523321                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456627                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35743                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35743                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9361                       # number of Writeback hits
system.l20.Writeback_hits::total                 9361                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35743                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35743                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35743                       # number of overall hits
system.l20.overall_hits::total                  35743                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13816                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13831                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13816                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13831                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13816                       # number of overall misses
system.l20.overall_misses::total                13831                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1761225603                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1763890262                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1761225603                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1763890262                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1761225603                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1763890262                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49559                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49574                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9361                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9361                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49559                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49574                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49559                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49574                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278779                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278997                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278779                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278997                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278779                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278997                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 127477.243992                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 127531.650784                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 127477.243992                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 127531.650784                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 127477.243992                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 127531.650784                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2206                       # number of writebacks
system.l20.writebacks::total                     2206                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13816                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13831                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13816                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13831                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13816                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13831                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1630633157                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1633155227                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1630633157                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1633155227                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1630633157                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1633155227                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278779                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278997                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278779                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278997                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278779                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278997                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118024.982412                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118079.330996                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118024.982412                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118079.330996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118024.982412                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118079.330996                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3866                       # number of replacements
system.l21.tagsinuse                     10239.890073                       # Cycle average of tags in use
system.l21.total_refs                          341211                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14106                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.189068                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          465.746093                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.280178                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1758.030820                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7996.832983                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045483                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001688                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.171683                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780941                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27778                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27778                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9163                       # number of Writeback hits
system.l21.Writeback_hits::total                 9163                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27778                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27778                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27778                       # number of overall hits
system.l21.overall_hits::total                  27778                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3826                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3847                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3845                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3866                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3845                       # number of overall misses
system.l21.overall_misses::total                 3866                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2704322                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    518956266                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      521660588                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3111123                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3111123                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2704322                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    522067389                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       524771711                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2704322                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    522067389                       # number of overall miss cycles
system.l21.overall_miss_latency::total      524771711                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31604                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31625                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9163                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9163                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31623                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31644                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31623                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31644                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121061                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121644                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121589                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122172                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121589                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122172                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 135639.379509                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 135601.920457                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 163743.315789                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 163743.315789                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 135778.254616                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 135740.225297                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128777.238095                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 135778.254616                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 135740.225297                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2532                       # number of writebacks
system.l21.writebacks::total                     2532                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3826                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3847                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3866                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3866                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    482813352                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    485320325                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2933708                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2933708                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    485747060                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    488254033                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2506973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    485747060                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    488254033                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121061                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121644                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121589                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122172                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121589                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122172                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126192.721380                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126155.530283                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 154405.684211                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 154405.684211                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126332.135241                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126294.369633                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119379.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126332.135241                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126294.369633                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15912                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          805819                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28200                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.575142                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.782564                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.742511                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3645.707989                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8252.766937                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030907                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000793                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.296688                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.671612                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        49707                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  49707                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18685                       # number of Writeback hits
system.l22.Writeback_hits::total                18685                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        49707                       # number of demand (read+write) hits
system.l22.demand_hits::total                   49707                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        49707                       # number of overall hits
system.l22.overall_hits::total                  49707                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15899                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15912                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15899                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15912                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15899                       # number of overall misses
system.l22.overall_misses::total                15912                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1604593                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2186280958                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2187885551                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1604593                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2186280958                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2187885551                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1604593                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2186280958                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2187885551                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        65606                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              65619                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18685                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18685                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        65606                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               65619                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        65606                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              65619                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242341                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242491                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242341                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242491                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242341                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242491                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137510.595509                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137499.091943                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137510.595509                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137499.091943                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 123430.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137510.595509                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137499.091943                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2958                       # number of writebacks
system.l22.writebacks::total                     2958                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15899                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15912                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15899                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15912                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15899                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15912                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2036149651                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2037632050                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2036149651                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2037632050                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1482399                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2036149651                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2037632050                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242341                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242491                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242341                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242491                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242341                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242491                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128067.781055                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128056.312846                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 128067.781055                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128056.312846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 114030.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 128067.781055                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128056.312846                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988929                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555447                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875563.555351                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988929                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523333                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523333                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523333                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523352                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523352                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523352                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523352                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523352                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523352                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458316                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.471966                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.616434                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.383566                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675547                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009039                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009039                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009039                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009039                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157118                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157118                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157118                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157118                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157118                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12287056487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12287056487                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12287056487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12287056487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12287056487                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12287056487                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166157                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166157                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166157                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166157                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007542                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007542                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006243                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006243                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78202.729713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78202.729713                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78202.729713                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78202.729713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78202.729713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78202.729713                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9361                       # number of writebacks
system.cpu0.dcache.writebacks::total             9361                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107559                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107559                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107559                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107559                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2022085598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2022085598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2022085598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2022085598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2022085598                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2022085598                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40801.581912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40801.581912                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40801.581912                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40801.581912                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40801.581912                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40801.581912                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.126598                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1103079971                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2362055.612420                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.126598                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029049                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743793                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15138684                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15138684                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15138684                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15138684                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15138684                       # number of overall hits
system.cpu1.icache.overall_hits::total       15138684                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3163554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3163554                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3163554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3163554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3163554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3163554                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15138708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15138708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15138708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15138708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15138708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15138708                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 131814.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 131814.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 131814.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 131814.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2728425                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2728425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2728425                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2728425                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       129925                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       129925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       129925                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       129925                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31623                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176244612                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31879                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5528.548951                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.929077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.070923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902067                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097933                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9886591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9886591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6739820                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6739820                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16282                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16250                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16250                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16626411                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16626411                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16626411                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16626411                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63672                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63672                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63820                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63820                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63820                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63820                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2223634782                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2223634782                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25910114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25910114                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2249544896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2249544896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2249544896                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2249544896                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9950263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9950263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6739968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6739968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16690231                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16690231                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16690231                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16690231                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34923.275254                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34923.275254                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 175068.337838                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 175068.337838                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35248.274773                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35248.274773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35248.274773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35248.274773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       158551                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       158551                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9163                       # number of writebacks
system.cpu1.dcache.writebacks::total             9163                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32068                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32197                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32197                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32197                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32197                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31604                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31623                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31623                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    737456902                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    737456902                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3138640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3138640                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    740595542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    740595542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    740595542                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    740595542                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23334.290027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23334.290027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 165191.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 165191.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23419.521930                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23419.521930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23419.521930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23419.521930                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996835                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100786447                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219327.514113                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996835                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13813033                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13813033                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13813033                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13813033                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13813033                       # number of overall hits
system.cpu2.icache.overall_hits::total       13813033                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2055249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2055249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2055249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2055249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13813049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13813049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13813049                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13813049                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13813049                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13813049                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 128453.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 128453.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 128453.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1633263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1633263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1633263                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 125635.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 125635.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65606                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192121389                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 65862                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2917.029380                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.103055                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.896945                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898840                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101160                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9561924                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9561924                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6323288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6323288                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20541                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20541                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14952                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14952                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15885212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15885212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15885212                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15885212                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143194                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143194                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       143194                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        143194                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       143194                       # number of overall misses
system.cpu2.dcache.overall_misses::total       143194                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8025638138                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8025638138                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8025638138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8025638138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8025638138                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8025638138                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9705118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9705118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6323288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6323288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16028406                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16028406                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16028406                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16028406                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014754                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014754                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008934                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008934                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008934                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008934                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56047.307415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56047.307415                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56047.307415                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56047.307415                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56047.307415                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56047.307415                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18685                       # number of writebacks
system.cpu2.dcache.writebacks::total            18685                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77588                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77588                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77588                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77588                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65606                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65606                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65606                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65606                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2576088318                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2576088318                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2576088318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2576088318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2576088318                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2576088318                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39266.047587                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39266.047587                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39266.047587                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39266.047587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39266.047587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39266.047587                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
