---
layout: page
title: Publications 
---

## Thesis

### A Highly Productive Implementation of an Out-of-Order Processor Generator 
Christopher Celio. A Highly Productive Implementation of an Out-of-Order Processor Generator.
Technical Report No. UCB/EECS-2018-151. Berkeley, CA. December 2018.

[Thesis](http://www2.eecs.berkeley.edu/Pubs/TechRpts/2018/EECS-2018-151.pdf)

## Technical Reports

### The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor
Christopher Celio, David A. Patterson and Krste Asanovic. The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor.
Technical Report No. UCB/EECS-2015-167. Berkeley, CA. June 2015.

[Report](https://www.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html)

## Conference Talks

### [Chisel Community Conference 2018](https://chisel-community-conference.org/): BOOM: An open-source out-of-order processor and the BOOM Project
Speaker: Christopher Celio, Jerry Zhao, Abraham Gonzalez and Ben Korpan. BOOM: An open-source out-of-order processor and the BOOM Project.
Chisel Community Conference 2018. Berkeley, CA. November 2018.

[Slides: Processor](docs/boom_processor_ccc18_celio.pdf) |
[Slides: Project](docs/boom_project_ccc18_zhao_gonza_korpan.pdf) |
[Video](https://youtu.be/sI6Z21ljXsw)

### [HC30 Conference](http://www.hotchips.org/archives/2010s/hc30/): BROOM: An open-source Out-of-Order processor with resilient low-voltage operation in 28nm CMOS 
Speaker: Christopher Celio. BROOM: An open-source Out-of-Order processor with resilient low-voltage operation in 28nm CMOS.
Hot Chips 30 Conference. Cupertino, CA. August 2018.

[Slides](docs/HC30.Berkeley.Celio-Chiu.final.pdf) |
[Video](https://www.youtube.com/watch?time_continue=4347&v=_mZORF2vHAA)

### [1st CARRV Workshop](https://carrv.github.io/2017/): BOOM v2: An open-source out-of-order RISC-V core 
Christopher Celio, Pi-Feng Chiu, Borivoje Nikolic, David A. Patterson and Krste Asanovic. BOOM v2: an open-source out-of-order RISC-V core.
Technical Report No. UCB/EECS-2017-157. Berkeley, CA. September 2017.

[Report](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2017/EECS-2017-157.html)

### [3rd RISC-V Workshop](https://riscv.org/2016/01/3rd-risc-v-workshop/): The Berkeley Out-of-Order Machine (BOOM!): An Open-source Industry-Competitive, Synthesizable, Parameterized RISC-V Processor
Speaker: Christopher Celio. The Berkeley Out-of-Order Machine (BOOM!):
An Open-source Industry-Competitive, Synthesizable, Parameterized RISC-V Processor. 
3rd RISC-V Workshop. Redwood Shores, CA. January 2016.

[Slides](https://riscv.org/wp-content/uploads/2016/01/Wed1345-RISCV-Workshop-3-BOOM.pdf) |
[Video](https://www.youtube.com/watch?v=JuJDPbzWpR0)

### [2nd RISC-V Workshop](https://riscv.org/2015/07/2nd-risc-v-workshop/): The Berkeley Out-of-Order Machine (BOOM!): Computer Architecture Research Using an Industry-Competitive, Synthesizable, Parameterized RISC-V Processor
Speaker: Christopher Celio. The Berkeley Out-of-Order Machine (BOOM!): 
Computer Architecture Research Using an Industry-Competitive, Synthesizable, Parameterized RISC-V Processor.
2nd RISC-V Workshop. The International House, Berkeley, CA. June 2015.

[Slides](https://riscv.org/wp-content/uploads/2015/06/riscv-boom-workshop-june2015.pdf) |
[Video](https://www.youtube.com/watch?v=z8UInbiQbdA)

## Other Works Using BOOM

These are a selected set of other publications and works that use BOOM. If you are interested in adding a paper/work that uses BOOM to this list, please reach out to the BOOM developers.

### [Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing](https://eprint.iacr.org/2018/808.pdf)
Jiyong Yu, Lucas Hsiung, Mohamad El Hajj and Christopher Fletcher. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.
In Proceedings of 26th Network and Distributed System Security Symposium. San Diego, CA. February 2019.

### [Wasted dynamic power and correlation to instruction set architecture for CPU throttling](https://link.springer.com/article/10.1007/s11227-018-2637-6)
Abdullah Owahid and Eugene John. Wasted dynamic power and correlation to instruction set architecture for CPU throttling.
The Journal of Supercomputing. October 2018.

### [A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension](https://www.sciencedirect.com/science/article/pii/S0141933118300048)
Karyofyllis Patsidis, Dimitris Konstantinou, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos. A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension.
Journal on Microprocessors and Microsystems: Embedded Hardware Design. September 2018.

### [DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles](https://ieeexplore.ieee.org/abstract/document/8533471)
Donggyu Kim, Christopher Celio, Sagar Karandikar, David Biancolin, Jonathan Bachrach and Krste Asanovic. DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles.
28th International Conference on Field Programmable Logic and Applications. Dublin, Ireland. August 2018.

[Precise evaluation of the fault sensitivity of OoO superscalar processors](https://ieeexplore.ieee.org/abstract/document/8342082)
Rafael Tonetto, Gabriel Nazar and Antonio Beck. Precise evaluation of the fault sensitivity of OoO superscalar processors.
Design, Automation and Test in Europe Conference and Exhibition. Dresden, Germany. March 2018.

### [Evaluation of RISC-V RTL with FPGA-Accelerated Simulation](carrv.github.io/2017/papers/kim-midas-carrv2017.pdf)
Donggyu Kim, Christopher Celio, David Biancolin, Jonathan Bachrach and Krste Asanovic. Evaluation of RISC-V RTL with FPGA-Accelerated Simulation.
1st Workshop on Computer Architecture Research with RISC-V. Boston, MA. October 2017.

### [RISC5: Implementing the RISC-V ISA in gem5](https://carrv.github.io/2017/papers/roelke-risc5-carrv2017.pdf)
Alec Roelke and Mircea Stan. RISC5: Implementing the RISC-V ISA in gem5.
1st Workshop on Computer Architecture Research with RISC-V. Boston, MA. October 2017.

### [Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL](https://ieeexplore.ieee.org/abstract/document/7551388)
Donggyu Kim, Adam Izraelevitz, Christopher Celio, Hokeun Kim, Brian Zimmer, Yunsup Lee, Jonathan Bachrach and Krste Asanovic. Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.
43rd Annual International Symposium on Computer Architecture. Seoul, South Korea. June 2016.

### [Optimizing temperature guardbands](https://ieeexplore.ieee.org/abstract/document/7926978)
Hussam Amrouch, Behnam Khaleghi and Jorg Henkel. Optimizing temperature guardbands.
Design, Automation and Test in Europe Conference and Exhibition. Lausanne, Switzerland. March 2017.

### See the following Google Scholar links to see more! [Here](https://scholar.google.com/scholar?start=0&hl=en&as_sdt=2005&cites=4676403499978081519&scipsc=) and [here](https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11532603913593561987&as_sdt=5)
