{
  "DESIGN_NAME": "tt_um_obriensp_be8",
  "VERILOG_FILES": ["src/tt_top.v", "src/cpu/alu.v", "src/cpu/bus_mux.v", "src/cpu/control.v", "src/cpu/core.v", "src/debugger/cpu_access.v", "src/cpu/datapath.v", "src/debugger/debugger_apb.v", "src/debugger/debugger_microcode.v", "src/cpu/full_adder.v", "src/i2c/i2c_slave.v", "src/i2c/i2c_to_apb.v", "src/cpu/microcode.v", "src/cpu/pc.v", "src/cpu/ram.v", "src/cpu/register.v", "src/cpu/register4.v", "src/debugger/status_reg.v"],
  "EXTRA_VERILOG_MODELS": ["src/cpu/RAM8.v", "src/i2c/I2C.v"],

  "FP_PDN_CHECK_NODES": false,
  "FP_PDN_CFG": "pdn_cfg.tcl",
  "FP_PDN_HORIZONTAL_HALO": 0,
  "FP_PDN_VERTICAL_HALO": 0,
  "FP_MACRO_VERTICAL_HALO": 1.0,
  "FP_MACRO_HORIZONTAL_HALO": 1.4,
  "MAGIC_LEF_WRITE_USE_GDS": true,

  "GRT_ALLOW_CONGESTION": true,

  "PL_TARGET_DENSITY": 0.92,
  "GRT_ANTENNA_MARGIN": 15,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05,

  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": false,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": false,

  "MACROS": {
    "I2C": {
      "instances": {
        "i2c": {
          "location": [2.76, 77.5],
          "orientation": "N"
        }
      },
      "gds": ["dir::macros/I2C/I2C.gds"],
      "lef": ["dir::macros/I2C/I2C.lef"],
      "nl": ["dir::macros/I2C/I2C.nl.v"],
      "spef": {
        "min_*": ["dir::macros/I2C/I2C.min.spef"],
        "nom_*": ["dir::macros/I2C/I2C.nom.spef"],
        "max_*": ["dir::macros/I2C/I2C.max.spef"]
      },
      "lib": {
        "min_tt_025C_1v80": "dir::macros/I2C/lib/min_tt_025C_1v80/I2C__min_tt_025C_1v80.lib",
        "min_ff_n40C_1v95": "dir::macros/I2C/lib/min_ff_n40C_1v95/I2C__min_ff_n40C_1v95.lib",
        "max_ff_n40C_1v95": "dir::macros/I2C/lib/max_ff_n40C_1v95/I2C__max_ff_n40C_1v95.lib",
        "nom_tt_025C_1v80": "dir::macros/I2C/lib/nom_tt_025C_1v80/I2C__nom_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "dir::macros/I2C/lib/min_ss_100C_1v60/I2C__min_ss_100C_1v60.lib",
        "max_ss_100C_1v60": "dir::macros/I2C/lib/max_ss_100C_1v60/I2C__max_ss_100C_1v60.lib",
        "max_tt_025C_1v80": "dir::macros/I2C/lib/max_tt_025C_1v80/I2C__max_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "dir::macros/I2C/lib/nom_ss_100C_1v60/I2C__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "dir::macros/I2C/lib/nom_ff_n40C_1v95/I2C__nom_ff_n40C_1v95.lib"
      }
    },
    "RAM8": {
      "instances": {
        "debugger.core.datapath.ram.bank0": {
          "location": [2.76, 2.70],
          "orientation": "FS"
        },
        "debugger.core.datapath.ram.bank1": {
          "location": [2.76, 29.92],
          "orientation": "N"
        }
      },
      "gds": ["dir::macros/RAM8/RAM8.gds"],
      "lef": ["dir::macros/RAM8/RAM8.lef"],
      "nl": ["dir::macros/RAM8/RAM8.nl.v"],
      "spef": {
        "min_*": ["dir::macros/RAM8/RAM8.min.spef"],
        "nom_*": ["dir::macros/RAM8/RAM8.nom.spef"],
        "max_*": ["dir::macros/RAM8/RAM8.max.spef"]
      },
      "lib": {
        "min_tt_025C_1v80": "dir::macros/RAM8/lib/min_tt_025C_1v80/RAM8__min_tt_025C_1v80.lib",
        "min_ff_n40C_1v95": "dir::macros/RAM8/lib/min_ff_n40C_1v95/RAM8__min_ff_n40C_1v95.lib",
        "max_ff_n40C_1v95": "dir::macros/RAM8/lib/max_ff_n40C_1v95/RAM8__max_ff_n40C_1v95.lib",
        "nom_tt_025C_1v80": "dir::macros/RAM8/lib/nom_tt_025C_1v80/RAM8__nom_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "dir::macros/RAM8/lib/min_ss_100C_1v60/RAM8__min_ss_100C_1v60.lib",
        "max_ss_100C_1v60": "dir::macros/RAM8/lib/max_ss_100C_1v60/RAM8__max_ss_100C_1v60.lib",
        "max_tt_025C_1v80": "dir::macros/RAM8/lib/max_tt_025C_1v80/RAM8__max_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "dir::macros/RAM8/lib/nom_ss_100C_1v60/RAM8__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "dir::macros/RAM8/lib/nom_ff_n40C_1v95/RAM8__nom_ff_n40C_1v95.lib"
      }
    }
  },

  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 161.00, 111.52],
  "FP_DEF_TEMPLATE": "dir::tt/def/tt_block_1x1_pg.def",

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 20ns == 50mHz",
  "CLOCK_PERIOD": 20,
  "CLOCK_PORT": "clk",

  "STA_MACRO_PRIORITIZE_NL": false,

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "RUN_KLAYOUT_XOR": false,
  "RUN_KLAYOUT_DRC": false,

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
