Drill report for ../reDIP-SX.kicad_pcb
Created on Thu May 13 21:06:21 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'reDIP-SX.drl' contains
    plated through holes:
    =============================================================
    T1  0.150mm  0.0059"  (195 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  1.000mm  0.0394"  (32 holes)

    Total plated holes count 231


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T4  0.600mm  0.0236"  (2 holes)  (with 1 slot)

    Total unplated holes count 2
