# do four_bit_full_adder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:49 on Oct 31,2018
# vlog -work work four_bit_full_adder.vo 
# -- Compiling module four_bit_full_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	four_bit_full_adder
# End time: 14:20:49 on Oct 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:49 on Oct 31,2018
# vlog -work work output_files/Waveform.vwf.vt 
# -- Compiling module four_bit_full_adder_vlg_vec_tst
# 
# Top level modules:
# 	four_bit_full_adder_vlg_vec_tst
# End time: 14:20:49 on Oct 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.four_bit_full_adder_vlg_vec_tst 
# Start time: 14:20:50 on Oct 31,2018
# Loading work.four_bit_full_adder_vlg_vec_tst
# Loading work.four_bit_full_adder
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $stop    : output_files/Waveform.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /four_bit_full_adder_vlg_vec_tst
# Break in Module four_bit_full_adder_vlg_vec_tst at output_files/Waveform.vwf.vt line 60
# Stopped at output_files/Waveform.vwf.vt line 60
# End time: 14:20:51 on Oct 31,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
