# ğŸ”¥ FPGA-Based Minimalistic Fighting Game (Footsies-Inspired)

## ğŸ® Overview

This project implements a **2D fighting game** called *Footsies* on the **DE1-SoC FPGA development board** using **Verilog HDL**. The game features **two playable characters**, each capable of **moving**, **attacking**, **blocking**, and transitioning through defined states using finite state machines (FSMs). It supports **Player-vs-Player** and **Player-vs-CPU** modes.

All gameplay logic â€” including input handling, attack resolution, and rendering â€” is done purely in hardware. The game visuals are displayed using a **VGA output at 640x480 resolution and 60Hz**, leveraging a custom VGA controller derived from V. Hunter Adamsâ€™ implementation.

---

## ğŸ§± Features

- âš”ï¸ Two-player fighting gameplay
- ğŸ§  FSM-controlled character behavior
- ğŸ“º Real-time 60Hz VGA output (640x480)
- âŒ¨ï¸ Controls: On-board buttons for Player 1, matrix keypad for Player 2
- â¤ï¸ Health tracking and block counters
- ğŸ”„ Smooth animations and real-time game loop
- ğŸ§ª Hardware-level FSM testbench for debugging state transitions

---

## ğŸ§ª FSM Testing

To validate state transitions such as `Idle`, `MoveLeft`, `MoveRight`, `AttackStart`, `AttackActive`, and `AttackRecovery`, we created a **Cocotb-based testbench**. This helped us debug unexpected behavior by comparing actual FSM outputs with expected values and ensured the directional attack flag and normal attack flags behaved correctly across transitions.

---

## ğŸ•¹ï¸ Gameplay Logic

- Players start on opposite sides of the screen.
- Movement and attacks are managed by FSMs and restricted to screen boundaries.
- Characters perform **normal** or **directional** attacks depending on input.
- The game ends when one playerâ€™s health reaches zero.
- CPU-controlled mode includes simple AI logic for movement and attack.

---

## ğŸ–¥ï¸ VGA Display System

The VGA controller generates `HSYNC` and `VSYNC` pulses along with pixel coordinates for each frame:

- **Resolution:** 640x480 @ 60 Hz
- **Pixel Clock:** 25.175 MHz
- **Timing Parameters:**
  - Horizontal: 800 cycles (640 visible + front porch + sync + back porch)
  - Vertical: 525 lines (480 visible + front porch + sync + back porch)

Game logic dynamically determines pixel colors based on the current state, player positions, and UI elements, enabling a CPU-less hardware rendering pipeline.

---

## ğŸ§± Technical Fixes

**Character Movement Boundary Fix:**  
We initially bounded movement between 0â€“640 pixels. However, character step size (2â€“3 pixels/frame) allowed them to overflow off-screen. We adjusted the limits slightly inward to reliably constrain character motion within screen bounds.

---

## ğŸ› ï¸ Requirements

- DE1-SoC FPGA Board
- 4x4 Matrix Keypad (Player 2 control)
- VGA monitor and cable
- Verilog toolchain (e.g., Quartus, ModelSim)
- Clock input (e.g., 50MHz)

---

## ğŸ”§ Controls

**Player 1 (On-board Buttons):**
- `â†` Move Left  
- `â†’` Move Right  
- `A` Attack  

**Player 2 (Matrix Keypad):**
- `â†` Move Left  
- `â†’` Move Right  
- `A` Attack  

---



