// Seed: 2251040357
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  logic id_3;
  assign id_0 = id_1;
  assign id_0[1] = 1'b0 + id_3;
  logic id_4;
  logic id_5 = id_3;
  logic id_6;
  assign id_6 = 1;
endmodule
