// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/05/2022 17:45:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	SW,
	KEY,
	LEDG,
	CLOCK_50,
	LEDR,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	[17:15] SW;
input 	[2:1] KEY;
output 	[2:1] LEDG;
input 	CLOCK_50;
output 	[17:15] LEDR;
output 	[0:6] HEX7;
output 	[0:6] HEX6;
output 	[0:6] HEX5;
output 	[0:6] HEX4;
output 	[0:6] HEX3;
output 	[0:6] HEX2;
output 	[0:6] HEX1;
output 	[0:6] HEX0;

// Design Ports Information
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX7[6]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \Filter|Countdown[0]~33_combout ;
wire \BS|Bi_~0_combout ;
wire \BS|Bi_~q ;
wire \BS|Bi~feeder_combout ;
wire \BS|Bi~q ;
wire \BS|State.S_A~feeder_combout ;
wire \BS|State.S_A~q ;
wire \BS|StateNext.S_B~0_combout ;
wire \BS|State.S_B~q ;
wire \Filter|Countdown[15]~64 ;
wire \Filter|Countdown[16]~65_combout ;
wire \~GND~combout ;
wire \Filter|Countdown[16]~66 ;
wire \Filter|Countdown[17]~67_combout ;
wire \Filter|Countdown[17]~68 ;
wire \Filter|Countdown[18]~69_combout ;
wire \Filter|Countdown[18]~70 ;
wire \Filter|Countdown[19]~71_combout ;
wire \Filter|Countdown[19]~72 ;
wire \Filter|Countdown[20]~73_combout ;
wire \Filter|Countdown[20]~74 ;
wire \Filter|Countdown[21]~75_combout ;
wire \Filter|Countdown[21]~76 ;
wire \Filter|Countdown[22]~77_combout ;
wire \Filter|Countdown[22]~78 ;
wire \Filter|Countdown[23]~79_combout ;
wire \Filter|Countdown[23]~80 ;
wire \Filter|Countdown[24]~81_combout ;
wire \Filter|Countdown[24]~82 ;
wire \Filter|Countdown[25]~83_combout ;
wire \Filter|Countdown[25]~84 ;
wire \Filter|Countdown[26]~85_combout ;
wire \Filter|Countdown[26]~86 ;
wire \Filter|Countdown[27]~87_combout ;
wire \Filter|Equal0~7_combout ;
wire \Filter|Countdown[27]~88 ;
wire \Filter|Countdown[28]~89_combout ;
wire \Filter|Countdown[28]~90 ;
wire \Filter|Countdown[29]~91_combout ;
wire \Filter|Countdown[29]~92 ;
wire \Filter|Countdown[30]~93_combout ;
wire \Filter|Countdown[30]~94 ;
wire \Filter|Countdown[31]~95_combout ;
wire \Filter|Equal0~8_combout ;
wire \Filter|Equal0~5_combout ;
wire \Filter|Equal0~6_combout ;
wire \Filter|Equal0~9_combout ;
wire \Filter|Countdown[31]~96 ;
wire \Filter|Countdown[32]~97_combout ;
wire \Filter|Equal0~10_combout ;
wire \Filter|Countdown[0]~34 ;
wire \Filter|Countdown[1]~35_combout ;
wire \Filter|Countdown[1]~36 ;
wire \Filter|Countdown[2]~37_combout ;
wire \Filter|Countdown[2]~38 ;
wire \Filter|Countdown[3]~39_combout ;
wire \Filter|Countdown[3]~40 ;
wire \Filter|Countdown[4]~41_combout ;
wire \Filter|Countdown[4]~42 ;
wire \Filter|Countdown[5]~43_combout ;
wire \Filter|Countdown[5]~44 ;
wire \Filter|Countdown[6]~45_combout ;
wire \Filter|Countdown[6]~46 ;
wire \Filter|Countdown[7]~47_combout ;
wire \Filter|Countdown[7]~48 ;
wire \Filter|Countdown[8]~49_combout ;
wire \Filter|Countdown[8]~50 ;
wire \Filter|Countdown[9]~51_combout ;
wire \Filter|Countdown[9]~52 ;
wire \Filter|Countdown[10]~53_combout ;
wire \Filter|Countdown[10]~54 ;
wire \Filter|Countdown[11]~55_combout ;
wire \Filter|Countdown[11]~56 ;
wire \Filter|Countdown[12]~57_combout ;
wire \Filter|Countdown[12]~58 ;
wire \Filter|Countdown[13]~59_combout ;
wire \Filter|Countdown[13]~60 ;
wire \Filter|Countdown[14]~61_combout ;
wire \Filter|Countdown[14]~62 ;
wire \Filter|Countdown[15]~63_combout ;
wire \Filter|Equal0~3_combout ;
wire \Filter|Equal0~0_combout ;
wire \Filter|Equal0~2_combout ;
wire \Filter|Equal0~1_combout ;
wire \Filter|Equal0~4_combout ;
wire \Filter|Out~0_combout ;
wire \Filter|Out~feeder_combout ;
wire \Filter|Out~q ;
wire \Filter|Out~clkctrl_outclk ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Init~0_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Init~q ;
wire \SimpleProcessor|unit01|CTR|PCout[6]~1_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~0_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~1 ;
wire \SimpleProcessor|unit01|CTR|Add0~2_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[1]~7_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~3 ;
wire \SimpleProcessor|unit01|CTR|Add0~4_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[2]~8_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~5 ;
wire \SimpleProcessor|unit01|CTR|Add0~6_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[3]~9_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~7 ;
wire \SimpleProcessor|unit01|CTR|Add0~8_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[4]~2_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~9 ;
wire \SimpleProcessor|unit01|CTR|Add0~10_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[5]~3_combout ;
wire \SimpleProcessor|unit01|CTR|Add0~11 ;
wire \SimpleProcessor|unit01|CTR|Add0~12_combout ;
wire \SimpleProcessor|unit01|CTR|always0~0_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[6]~4_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[6]~5_combout ;
wire \SimpleProcessor|unit01|CTR|always0~1_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[3]~0_combout ;
wire \SimpleProcessor|unit01|CTR|PCout[0]~6_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~24_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Decode~q ;
wire \SimpleProcessor|unit01|FSM|WideOr3~0_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~23_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ;
wire \SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~27_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.HALT~q ;
wire \SimpleProcessor|unit01|FSM|CurrentState~21_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~20_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~22_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ;
wire \SimpleProcessor|unit01|FSM|CurrentState~18_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Sub~q ;
wire \SimpleProcessor|unit01|FSM|CurrentState~17_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Add~q ;
wire \SimpleProcessor|unit01|FSM|NextState.Store~0_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~19_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.Store~q ;
wire \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ;
wire \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ;
wire \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ;
wire \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~25_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ;
wire \SimpleProcessor|unit11|unit2|regfile~319_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~826_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~13_q ;
wire \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~822_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~77_q ;
wire \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~810_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~259_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~830_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~205_q ;
wire \SimpleProcessor|unit11|unit2|regfile~818_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~141_q ;
wire \SimpleProcessor|unit11|unit2|regfile~811_combout ;
wire \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~821_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~109_q ;
wire \SimpleProcessor|unit11|unit2|regfile~808_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~816_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~173_q ;
wire \SimpleProcessor|unit11|unit2|regfile~829_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~237_q ;
wire \SimpleProcessor|unit11|unit2|regfile~809_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~812_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~817_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~157_q ;
wire \SimpleProcessor|unit11|unit2|regfile~825_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~29_q ;
wire \SimpleProcessor|unit11|unit2|regfile~806_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~820_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~93_q ;
wire \SimpleProcessor|unit11|unit2|regfile~828_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~221_q ;
wire \SimpleProcessor|unit11|unit2|regfile~807_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~819_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~189_q ;
wire \SimpleProcessor|unit11|unit2|regfile~827_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~61_q ;
wire \SimpleProcessor|unit11|unit2|regfile~813_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~823_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~125_q ;
wire \SimpleProcessor|unit11|unit2|regfile~831_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~253_q ;
wire \SimpleProcessor|unit11|unit2|regfile~814_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~815_combout ;
wire \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~156_q ;
wire \SimpleProcessor|unit11|unit2|regfile~140_q ;
wire \SimpleProcessor|unit11|unit2|regfile~506_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~188_q ;
wire \SimpleProcessor|unit11|unit2|regfile~507_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~252_q ;
wire \SimpleProcessor|unit11|unit2|regfile~204_q ;
wire \SimpleProcessor|unit11|unit2|regfile~236_q ;
wire \SimpleProcessor|unit11|unit2|regfile~513_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~220_q ;
wire \SimpleProcessor|unit11|unit2|regfile~514_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~28_q ;
wire \SimpleProcessor|unit11|unit2|regfile~12_q ;
wire \SimpleProcessor|unit11|unit2|regfile~510_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~824_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~44_q ;
wire \SimpleProcessor|unit11|unit2|regfile~60_q ;
wire \SimpleProcessor|unit11|unit2|regfile~511_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~76_q ;
wire \SimpleProcessor|unit11|unit2|regfile~108_q ;
wire \SimpleProcessor|unit11|unit2|regfile~508_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~124_q ;
wire \SimpleProcessor|unit11|unit2|regfile~92_q ;
wire \SimpleProcessor|unit11|unit2|regfile~509_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~512_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~515_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~251_q ;
wire \SimpleProcessor|unit11|unit2|regfile~219_q ;
wire \SimpleProcessor|unit11|unit2|regfile~235_q ;
wire \SimpleProcessor|unit11|unit2|regfile~203_q ;
wire \SimpleProcessor|unit11|unit2|regfile~523_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~524_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~171_q ;
wire \SimpleProcessor|unit11|unit2|regfile~155_q ;
wire \SimpleProcessor|unit11|unit2|regfile~139_q ;
wire \SimpleProcessor|unit11|unit2|regfile~516_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~517_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~75_q ;
wire \SimpleProcessor|unit11|unit2|regfile~107_q ;
wire \SimpleProcessor|unit11|unit2|regfile~518_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~123_q ;
wire \SimpleProcessor|unit11|unit2|regfile~91_q ;
wire \SimpleProcessor|unit11|unit2|regfile~519_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~43_q ;
wire \SimpleProcessor|unit11|unit2|regfile~11_q ;
wire \SimpleProcessor|unit11|unit2|regfile~27_q ;
wire \SimpleProcessor|unit11|unit2|regfile~520_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~59_q ;
wire \SimpleProcessor|unit11|unit2|regfile~521_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~522_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~525_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~154_q ;
wire \SimpleProcessor|unit11|unit2|regfile~218_q ;
wire \SimpleProcessor|unit11|unit2|regfile~90_q ;
wire \SimpleProcessor|unit11|unit2|regfile~538_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~539_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~74_q ;
wire \SimpleProcessor|unit11|unit2|regfile~138_q ;
wire \SimpleProcessor|unit11|unit2|regfile~10_q ;
wire \SimpleProcessor|unit11|unit2|regfile~540_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~202_q ;
wire \SimpleProcessor|unit11|unit2|regfile~541_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~542_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~122_q ;
wire \SimpleProcessor|unit11|unit2|regfile~58_q ;
wire \SimpleProcessor|unit11|unit2|regfile~543_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~186_q ;
wire \SimpleProcessor|unit11|unit2|regfile~250_q ;
wire \SimpleProcessor|unit11|unit2|regfile~544_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~234_q ;
wire \SimpleProcessor|unit11|unit2|regfile~106_q ;
wire \SimpleProcessor|unit11|unit2|regfile~42_q ;
wire \SimpleProcessor|unit11|unit2|regfile~170_q ;
wire \SimpleProcessor|unit11|unit2|regfile~536_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~537_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~545_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~185_q ;
wire \SimpleProcessor|unit11|unit2|regfile~153_q ;
wire \SimpleProcessor|unit11|unit2|regfile~137_q ;
wire \SimpleProcessor|unit11|unit2|regfile~568_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~569_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~57_q ;
wire \SimpleProcessor|unit11|unit2|regfile~41_q ;
wire \SimpleProcessor|unit11|unit2|regfile~9_q ;
wire \SimpleProcessor|unit11|unit2|regfile~570_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~25_q ;
wire \SimpleProcessor|unit11|unit2|regfile~571_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~572_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~249_q ;
wire \SimpleProcessor|unit11|unit2|regfile~201_q ;
wire \SimpleProcessor|unit11|unit2|regfile~217_q ;
wire \SimpleProcessor|unit11|unit2|regfile~573_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~233_q ;
wire \SimpleProcessor|unit11|unit2|regfile~574_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~121_q ;
wire \SimpleProcessor|unit11|unit2|regfile~105_q ;
wire \SimpleProcessor|unit11|unit2|regfile~73_q ;
wire \SimpleProcessor|unit11|unit2|regfile~89_q ;
wire \SimpleProcessor|unit11|unit2|regfile~566_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~567_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~575_combout ;
wire \SimpleProcessor|unit01|FSM|RF_s~combout ;
wire \SimpleProcessor|unit01|FSM|Selector9~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector8~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector7~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector6~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector5~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector4~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector3~0_combout ;
wire \SimpleProcessor|unit01|FSM|Selector2~0_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~228_q ;
wire \SimpleProcessor|unit11|unit2|regfile~164_q ;
wire \SimpleProcessor|unit11|unit2|regfile~36_q ;
wire \SimpleProcessor|unit11|unit2|regfile~100_q ;
wire \SimpleProcessor|unit11|unit2|regfile~668_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~669_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~196_q ;
wire \SimpleProcessor|unit11|unit2|regfile~132_q ;
wire \SimpleProcessor|unit11|unit2|regfile~4_q ;
wire \SimpleProcessor|unit11|unit2|regfile~670_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~671_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~672_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~52_q ;
wire \SimpleProcessor|unit11|unit2|regfile~180_q ;
wire \SimpleProcessor|unit11|unit2|regfile~673_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~244_q ;
wire \SimpleProcessor|unit11|unit2|regfile~116_q ;
wire \SimpleProcessor|unit11|unit2|regfile~674_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~84_q ;
wire \SimpleProcessor|unit11|unit2|regfile~212_q ;
wire \SimpleProcessor|unit11|unit2|regfile~148_q ;
wire \SimpleProcessor|unit11|unit2|regfile~20_q ;
wire \SimpleProcessor|unit11|unit2|regfile~666_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~667_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~675_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~147_q ;
wire \SimpleProcessor|unit11|unit2|regfile~131_q ;
wire \SimpleProcessor|unit11|unit2|regfile~686_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~179_q ;
wire \SimpleProcessor|unit11|unit2|regfile~163_q ;
wire \SimpleProcessor|unit11|unit2|regfile~687_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~3_q ;
wire \SimpleProcessor|unit11|unit2|regfile~19_q ;
wire \SimpleProcessor|unit11|unit2|regfile~690_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~51_q ;
wire \SimpleProcessor|unit11|unit2|regfile~35_q ;
wire \SimpleProcessor|unit11|unit2|regfile~691_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~99_q ;
wire \SimpleProcessor|unit11|unit2|regfile~67_q ;
wire \SimpleProcessor|unit11|unit2|regfile~688_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~83_q ;
wire \SimpleProcessor|unit11|unit2|regfile~115_q ;
wire \SimpleProcessor|unit11|unit2|regfile~689_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~692_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~211_q ;
wire \SimpleProcessor|unit11|unit2|regfile~243_q ;
wire \SimpleProcessor|unit11|unit2|regfile~195_q ;
wire \SimpleProcessor|unit11|unit2|regfile~693_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~694_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~695_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~34_q ;
wire \SimpleProcessor|unit11|unit2|regfile~162_q ;
wire \SimpleProcessor|unit11|unit2|regfile~706_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~98_q ;
wire \SimpleProcessor|unit11|unit2|regfile~226_q ;
wire \SimpleProcessor|unit11|unit2|regfile~707_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~50_q ;
wire \SimpleProcessor|unit11|unit2|regfile~114_q ;
wire \SimpleProcessor|unit11|unit2|regfile~713_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~242_q ;
wire \SimpleProcessor|unit11|unit2|regfile~178_q ;
wire \SimpleProcessor|unit11|unit2|regfile~714_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~18_q ;
wire \SimpleProcessor|unit11|unit2|regfile~708_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~146_q ;
wire \SimpleProcessor|unit11|unit2|regfile~210_q ;
wire \SimpleProcessor|unit11|unit2|regfile~709_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~194_q ;
wire \SimpleProcessor|unit11|unit2|regfile~66_q ;
wire \SimpleProcessor|unit11|unit2|regfile~2_q ;
wire \SimpleProcessor|unit11|unit2|regfile~130_q ;
wire \SimpleProcessor|unit11|unit2|regfile~710_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~711_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~712_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~715_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~49_q ;
wire \SimpleProcessor|unit11|unit2|regfile~33_q ;
wire \SimpleProcessor|unit11|unit2|regfile~1_q ;
wire \SimpleProcessor|unit11|unit2|regfile~730_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~17_q ;
wire \SimpleProcessor|unit11|unit2|regfile~731_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~129_q ;
wire \SimpleProcessor|unit11|unit2|regfile~161_q ;
wire \SimpleProcessor|unit11|unit2|regfile~728_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~145_q ;
wire \SimpleProcessor|unit11|unit2|regfile~177_q ;
wire \SimpleProcessor|unit11|unit2|regfile~729_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~732_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~113_q ;
wire \SimpleProcessor|unit11|unit2|regfile~81_q ;
wire \SimpleProcessor|unit11|unit2|regfile~65_q ;
wire \SimpleProcessor|unit11|unit2|regfile~726_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~727_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~225_q ;
wire \SimpleProcessor|unit11|unit2|regfile~209_q ;
wire \SimpleProcessor|unit11|unit2|regfile~193_q ;
wire \SimpleProcessor|unit11|unit2|regfile~733_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~241_q ;
wire \SimpleProcessor|unit11|unit2|regfile~734_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~735_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~32_q ;
wire \SimpleProcessor|unit11|unit2|regfile~96_q ;
wire \SimpleProcessor|unit11|unit2|regfile~748_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~160_q ;
wire \SimpleProcessor|unit11|unit2|regfile~224_q ;
wire \SimpleProcessor|unit11|unit2|regfile~749_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~192_q ;
wire \SimpleProcessor|unit11|unit2|regfile~128_q ;
wire \SimpleProcessor|unit11|unit2|regfile~0_q ;
wire \SimpleProcessor|unit11|unit2|regfile~64_q ;
wire \SimpleProcessor|unit11|unit2|regfile~750_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~751_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~752_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~48_q ;
wire \SimpleProcessor|unit11|unit2|regfile~753_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~112_q ;
wire \SimpleProcessor|unit11|unit2|regfile~240_q ;
wire \SimpleProcessor|unit11|unit2|regfile~754_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~80_q ;
wire \SimpleProcessor|unit11|unit2|regfile~208_q ;
wire \SimpleProcessor|unit11|unit2|regfile~16_q ;
wire \SimpleProcessor|unit11|unit2|regfile~144_q ;
wire \SimpleProcessor|unit11|unit2|regfile~746_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~747_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~755_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~1 ;
wire \SimpleProcessor|unit11|unit3|Add2~3 ;
wire \SimpleProcessor|unit11|unit3|Add2~5 ;
wire \SimpleProcessor|unit11|unit3|Add2~7 ;
wire \SimpleProcessor|unit11|unit3|Add2~8_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~191_q ;
wire \SimpleProcessor|unit11|unit2|regfile~255_q ;
wire \SimpleProcessor|unit11|unit2|regfile~63_q ;
wire \SimpleProcessor|unit11|unit2|regfile~773_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~774_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~239_q ;
wire \SimpleProcessor|unit11|unit2|regfile~111_q ;
wire \SimpleProcessor|unit11|unit2|regfile~47_q ;
wire \SimpleProcessor|unit11|unit2|regfile~175_q ;
wire \SimpleProcessor|unit11|unit2|regfile~766_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~767_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~31_q ;
wire \SimpleProcessor|unit11|unit2|regfile~95_q ;
wire \SimpleProcessor|unit11|unit2|regfile~768_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~159_q ;
wire \SimpleProcessor|unit11|unit2|regfile~223_q ;
wire \SimpleProcessor|unit11|unit2|regfile~769_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~207_q ;
wire \SimpleProcessor|unit11|unit2|regfile~79_q ;
wire \SimpleProcessor|unit11|unit2|regfile~15_q ;
wire \SimpleProcessor|unit11|unit2|regfile~143_q ;
wire \SimpleProcessor|unit11|unit2|regfile~770_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~771_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~772_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~775_combout ;
wire \SimpleProcessor|unit11|unit3|Mux0~0_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~110_q ;
wire \SimpleProcessor|unit11|unit2|regfile~126_q ;
wire \SimpleProcessor|unit11|unit2|regfile~78_q ;
wire \SimpleProcessor|unit11|unit2|regfile~94_q ;
wire \SimpleProcessor|unit11|unit2|regfile~786_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~787_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~206_q ;
wire \SimpleProcessor|unit11|unit2|regfile~793_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~238_q ;
wire \SimpleProcessor|unit11|unit2|regfile~254_q ;
wire \SimpleProcessor|unit11|unit2|regfile~794_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~62_q ;
wire \SimpleProcessor|unit11|unit2|regfile~30_q ;
wire \SimpleProcessor|unit11|unit2|regfile~14_q ;
wire \SimpleProcessor|unit11|unit2|regfile~46_q ;
wire \SimpleProcessor|unit11|unit2|regfile~790_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~791_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~190_q ;
wire \SimpleProcessor|unit11|unit2|regfile~158_q ;
wire \SimpleProcessor|unit11|unit2|regfile~142_q ;
wire \SimpleProcessor|unit11|unit2|regfile~174_q ;
wire \SimpleProcessor|unit11|unit2|regfile~788_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~789_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~792_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~795_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~184_q ;
wire \SimpleProcessor|unit11|unit2|regfile~583_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~120_q ;
wire \SimpleProcessor|unit11|unit2|regfile~248_q ;
wire \SimpleProcessor|unit11|unit2|regfile~584_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~152_q ;
wire \SimpleProcessor|unit11|unit2|regfile~24_q ;
wire \SimpleProcessor|unit11|unit2|regfile~576_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~216_q ;
wire \SimpleProcessor|unit11|unit2|regfile~88_q ;
wire \SimpleProcessor|unit11|unit2|regfile~577_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~72_q ;
wire \SimpleProcessor|unit11|unit2|regfile~8_q ;
wire \SimpleProcessor|unit11|unit2|regfile~580_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~200_q ;
wire \SimpleProcessor|unit11|unit2|regfile~136_q ;
wire \SimpleProcessor|unit11|unit2|regfile~581_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~104_q ;
wire \SimpleProcessor|unit11|unit2|regfile~40_q ;
wire \SimpleProcessor|unit11|unit2|regfile~578_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~168_q ;
wire \SimpleProcessor|unit11|unit2|regfile~232_q ;
wire \SimpleProcessor|unit11|unit2|regfile~579_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~582_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~585_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~86_q ;
wire \SimpleProcessor|unit11|unit2|regfile~22_q ;
wire \SimpleProcessor|unit11|unit2|regfile~628_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~150_q ;
wire \SimpleProcessor|unit11|unit2|regfile~214_q ;
wire \SimpleProcessor|unit11|unit2|regfile~629_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~198_q ;
wire \SimpleProcessor|unit11|unit2|regfile~134_q ;
wire \SimpleProcessor|unit11|unit2|regfile~6_q ;
wire \SimpleProcessor|unit11|unit2|regfile~630_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~631_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~632_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~246feeder_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~246_q ;
wire \SimpleProcessor|unit11|unit2|regfile~182_q ;
wire \SimpleProcessor|unit11|unit2|regfile~118_q ;
wire \SimpleProcessor|unit11|unit2|regfile~54_q ;
wire \SimpleProcessor|unit11|unit2|regfile~633_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~634_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~102_q ;
wire \SimpleProcessor|unit11|unit2|regfile~230_q ;
wire \SimpleProcessor|unit11|unit2|regfile~38_q ;
wire \SimpleProcessor|unit11|unit2|regfile~166_q ;
wire \SimpleProcessor|unit11|unit2|regfile~626_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~627_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~635_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~69_q ;
wire \SimpleProcessor|unit11|unit2|regfile~85_q ;
wire \SimpleProcessor|unit11|unit2|regfile~646_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~101_q ;
wire \SimpleProcessor|unit11|unit2|regfile~117_q ;
wire \SimpleProcessor|unit11|unit2|regfile~647_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~229_q ;
wire \SimpleProcessor|unit11|unit2|regfile~245_q ;
wire \SimpleProcessor|unit11|unit2|regfile~197_q ;
wire \SimpleProcessor|unit11|unit2|regfile~653_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~654_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~133_q ;
wire \SimpleProcessor|unit11|unit2|regfile~165_q ;
wire \SimpleProcessor|unit11|unit2|regfile~648_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~149_q ;
wire \SimpleProcessor|unit11|unit2|regfile~181_q ;
wire \SimpleProcessor|unit11|unit2|regfile~649_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~53_q ;
wire \SimpleProcessor|unit11|unit2|regfile~21_q ;
wire \SimpleProcessor|unit11|unit2|regfile~37_q ;
wire \SimpleProcessor|unit11|unit2|regfile~5_q ;
wire \SimpleProcessor|unit11|unit2|regfile~650_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~651_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~652_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~655_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~1 ;
wire \SimpleProcessor|unit11|unit3|Add1~3 ;
wire \SimpleProcessor|unit11|unit3|Add1~5 ;
wire \SimpleProcessor|unit11|unit3|Add1~7 ;
wire \SimpleProcessor|unit11|unit3|Add1~9 ;
wire \SimpleProcessor|unit11|unit3|Add1~11 ;
wire \SimpleProcessor|unit11|unit3|Add1~12_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~1 ;
wire \SimpleProcessor|unit11|unit3|Add0~3 ;
wire \SimpleProcessor|unit11|unit3|Add0~5 ;
wire \SimpleProcessor|unit11|unit3|Add0~7 ;
wire \SimpleProcessor|unit11|unit3|Add0~9 ;
wire \SimpleProcessor|unit11|unit3|Add0~11 ;
wire \SimpleProcessor|unit11|unit3|Add0~12_combout ;
wire \SimpleProcessor|unit11|unit3|Mux9~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~9 ;
wire \SimpleProcessor|unit11|unit3|Add2~11 ;
wire \SimpleProcessor|unit11|unit3|Add2~12_combout ;
wire \SimpleProcessor|unit11|unit3|Mux9~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[6]~38_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~70_q ;
wire \SimpleProcessor|unit11|unit2|regfile~620_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~621_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~618_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~619_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~622_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~623_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~624_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~616_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~617_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~625_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~10_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~10_combout ;
wire \SimpleProcessor|unit11|unit3|Mux10~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~10_combout ;
wire \SimpleProcessor|unit11|unit3|Mux10~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[5]~39_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~213_q ;
wire \SimpleProcessor|unit11|unit2|regfile~643_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~644_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~640_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~641_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~638_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~639_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~642_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~636_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~637_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~645_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~183_q ;
wire \SimpleProcessor|unit11|unit2|regfile~135_q ;
wire \SimpleProcessor|unit11|unit2|regfile~151_q ;
wire \SimpleProcessor|unit11|unit2|regfile~606_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~607_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~215_q ;
wire \SimpleProcessor|unit11|unit2|regfile~199_q ;
wire \SimpleProcessor|unit11|unit2|regfile~231_q ;
wire \SimpleProcessor|unit11|unit2|regfile~613_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~247feeder_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~247_q ;
wire \SimpleProcessor|unit11|unit2|regfile~614_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~7_q ;
wire \SimpleProcessor|unit11|unit2|regfile~23_q ;
wire \SimpleProcessor|unit11|unit2|regfile~610_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~55_q ;
wire \SimpleProcessor|unit11|unit2|regfile~39_q ;
wire \SimpleProcessor|unit11|unit2|regfile~611_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~71_q ;
wire \SimpleProcessor|unit11|unit2|regfile~103_q ;
wire \SimpleProcessor|unit11|unit2|regfile~608_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~87_q ;
wire \SimpleProcessor|unit11|unit2|regfile~119_q ;
wire \SimpleProcessor|unit11|unit2|regfile~609_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~612_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~615_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~13 ;
wire \SimpleProcessor|unit11|unit3|Add2~14_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~13 ;
wire \SimpleProcessor|unit11|unit3|Add0~14_combout ;
wire \SimpleProcessor|unit11|unit3|Mux8~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~13 ;
wire \SimpleProcessor|unit11|unit3|Add1~14_combout ;
wire \SimpleProcessor|unit11|unit3|Mux8~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[7]~37_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~167_q ;
wire \SimpleProcessor|unit11|unit2|regfile~596_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~597_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~600_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~601_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~598_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~599_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~602_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~603_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~604_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~605_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~15 ;
wire \SimpleProcessor|unit11|unit3|Add0~17 ;
wire \SimpleProcessor|unit11|unit3|Add0~19 ;
wire \SimpleProcessor|unit11|unit3|Add0~21 ;
wire \SimpleProcessor|unit11|unit3|Add0~23 ;
wire \SimpleProcessor|unit11|unit3|Add0~25 ;
wire \SimpleProcessor|unit11|unit3|Add0~27 ;
wire \SimpleProcessor|unit11|unit3|Add0~28_combout ;
wire \SimpleProcessor|unit11|unit3|Mux1~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~27 ;
wire \SimpleProcessor|unit11|unit3|Add2~28_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~25 ;
wire \SimpleProcessor|unit11|unit3|Add1~27 ;
wire \SimpleProcessor|unit11|unit3|Add1~28_combout ;
wire \SimpleProcessor|unit11|unit3|Mux1~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[14]~46_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~222_q ;
wire \SimpleProcessor|unit11|unit2|regfile~783_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~784_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~776_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~777_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~780_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~781_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~778_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~779_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~782_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~785_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~29 ;
wire \SimpleProcessor|unit11|unit3|Add2~30_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~29 ;
wire \SimpleProcessor|unit11|unit3|Add1~30_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~29 ;
wire \SimpleProcessor|unit11|unit3|Add0~30_combout ;
wire \SimpleProcessor|unit11|unit3|Mux0~2_combout ;
wire \SimpleProcessor|unit11|unit3|Mux0~3_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[15]~45_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~127_q ;
wire \SimpleProcessor|unit11|unit2|regfile~763_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~764_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~758_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~759_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~760_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~761_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~762_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~756_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~757_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~765_combout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~1_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~3_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~5_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~7_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~9_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~11_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~13_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~15_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~17_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~19_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~21_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~23_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~25_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~27_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~29_cout ;
wire \SimpleProcessor|unit11|unit3|LessThan0~30_combout ;
wire \SimpleProcessor|unit11|unit3|Mux0~1_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~8_combout ;
wire \SimpleProcessor|unit11|unit3|Mux11~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~8_combout ;
wire \SimpleProcessor|unit11|unit3|Mux11~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[4]~40_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~68_q ;
wire \SimpleProcessor|unit11|unit2|regfile~660_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~661_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~658_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~659_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~662_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~656_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~657_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~663_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~664_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~665_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~6_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~6_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~6_combout ;
wire \SimpleProcessor|unit11|unit3|Mux12~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux12~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[3]~41_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~227_q ;
wire \SimpleProcessor|unit11|unit2|regfile~683_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~684_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~676_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~677_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~678_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~679_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~680_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~681_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~682_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~685_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~4_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~4_combout ;
wire \SimpleProcessor|unit11|unit3|Mux13~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~4_combout ;
wire \SimpleProcessor|unit11|unit3|Mux13~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[2]~42_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~82_q ;
wire \SimpleProcessor|unit11|unit2|regfile~698_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~699_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~700_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~701_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~702_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~703_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~704_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~696_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~697_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~705_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~2_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~2_combout ;
wire \SimpleProcessor|unit11|unit3|Mux14~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~2_combout ;
wire \SimpleProcessor|unit11|unit3|Mux14~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[1]~43_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~97_q ;
wire \SimpleProcessor|unit11|unit2|regfile~716_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~717_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~723_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~724_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~718_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~719_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~720_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~721_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~722_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~725_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux15~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux15~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[0]~44_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~176_q ;
wire \SimpleProcessor|unit11|unit2|regfile~743_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~744_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~740_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~741_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~738_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~739_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~742_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~736_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~737_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~745_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~15 ;
wire \SimpleProcessor|unit11|unit3|Add2~16_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~15 ;
wire \SimpleProcessor|unit11|unit3|Add1~16_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~16_combout ;
wire \SimpleProcessor|unit11|unit3|Mux7~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux7~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[8]~36_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~56_q ;
wire \SimpleProcessor|unit11|unit2|regfile~593_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~594_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~586_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~587_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~588_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~589_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~590_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~591_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~592_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~595_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~17 ;
wire \SimpleProcessor|unit11|unit3|Add1~18_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~17 ;
wire \SimpleProcessor|unit11|unit3|Add2~18_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~18_combout ;
wire \SimpleProcessor|unit11|unit3|Mux6~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux6~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[9]~35_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~169_q ;
wire \SimpleProcessor|unit11|unit2|regfile~558_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~559_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~560_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~561_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~562_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~556_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~557_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~563_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~564_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~565_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~19 ;
wire \SimpleProcessor|unit11|unit3|Add1~20_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~19 ;
wire \SimpleProcessor|unit11|unit3|Add2~20_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~20_combout ;
wire \SimpleProcessor|unit11|unit3|Mux5~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux5~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[10]~34_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~26_q ;
wire \SimpleProcessor|unit11|unit2|regfile~548_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~549_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~550_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~551_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~552_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~553_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~554_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~546_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~547_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~555_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~21 ;
wire \SimpleProcessor|unit11|unit3|Add1~22_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~21 ;
wire \SimpleProcessor|unit11|unit3|Add2~22_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~22_combout ;
wire \SimpleProcessor|unit11|unit3|Mux4~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux4~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[11]~33_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~187_q ;
wire \SimpleProcessor|unit11|unit2|regfile~526_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~527_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~533_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~534_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~528_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~529_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~530_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~531_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~532_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~535_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~23 ;
wire \SimpleProcessor|unit11|unit3|Add1~24_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~24_combout ;
wire \SimpleProcessor|unit11|unit3|Mux3~0_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~23 ;
wire \SimpleProcessor|unit11|unit3|Add2~24_combout ;
wire \SimpleProcessor|unit11|unit3|Mux3~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[12]~32_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~172_q ;
wire \SimpleProcessor|unit11|unit2|regfile~496_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~497_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~503_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~504_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~500_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~501_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~498_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~499_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~502_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~505_combout ;
wire \SimpleProcessor|unit11|unit3|Add2~25 ;
wire \SimpleProcessor|unit11|unit3|Add2~26_combout ;
wire \SimpleProcessor|unit11|unit3|Add1~26_combout ;
wire \SimpleProcessor|unit11|unit3|Add0~26_combout ;
wire \SimpleProcessor|unit11|unit3|Mux2~0_combout ;
wire \SimpleProcessor|unit11|unit3|Mux2~1_combout ;
wire \SimpleProcessor|unit11|mxunit0|M[13]~47_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~45_q ;
wire \SimpleProcessor|unit11|unit2|regfile~798_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~799_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~800_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~801_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~802_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~803_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~804_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~796_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~797_combout ;
wire \SimpleProcessor|unit11|unit2|regfile~805_combout ;
wire \Muxunit0|Mux2~0_combout ;
wire \Muxunit0|Mux2~1_combout ;
wire \Muxunit0|Mux2~2_combout ;
wire \Muxunit0|Mux3~0_combout ;
wire \Muxunit0|Mux3~1_combout ;
wire \Muxunit0|Mux3~2_combout ;
wire \Muxunit0|Mux0~3_combout ;
wire \Muxunit0|Mux0~1_combout ;
wire \Muxunit0|Mux0~0_combout ;
wire \Muxunit0|Mux0~2_combout ;
wire \Muxunit0|Mux0~4_combout ;
wire \Muxunit0|Mux1~0_combout ;
wire \Muxunit0|Mux1~1_combout ;
wire \Muxunit0|Mux1~2_combout ;
wire \HexDisp7|WideOr6~0_combout ;
wire \HexDisp7|WideOr5~0_combout ;
wire \HexDisp7|WideOr4~0_combout ;
wire \HexDisp7|WideOr3~0_combout ;
wire \HexDisp7|WideOr2~0_combout ;
wire \HexDisp7|WideOr1~0_combout ;
wire \HexDisp7|WideOr0~0_combout ;
wire \Muxunit0|Mux4~0_combout ;
wire \Muxunit0|Mux4~1_combout ;
wire \Muxunit0|Mux4~2_combout ;
wire \Muxunit0|Mux6~0_combout ;
wire \Muxunit0|Mux6~1_combout ;
wire \Muxunit0|Mux6~2_combout ;
wire \Muxunit0|Mux7~0_combout ;
wire \Muxunit0|Mux7~1_combout ;
wire \Muxunit0|Mux7~2_combout ;
wire \Muxunit0|Mux5~0_combout ;
wire \Muxunit0|Mux5~1_combout ;
wire \Muxunit0|Mux5~2_combout ;
wire \HexDisp6|WideOr6~0_combout ;
wire \HexDisp6|WideOr5~0_combout ;
wire \HexDisp6|WideOr4~0_combout ;
wire \HexDisp6|WideOr3~0_combout ;
wire \HexDisp6|WideOr2~0_combout ;
wire \HexDisp6|WideOr1~0_combout ;
wire \HexDisp6|WideOr0~0_combout ;
wire \Muxunit0|Mux11~0_combout ;
wire \Muxunit0|Mux11~1_combout ;
wire \Muxunit0|Mux9~0_combout ;
wire \Muxunit0|Mux9~1_combout ;
wire \Muxunit0|Mux8~0_combout ;
wire \Muxunit0|Mux8~1_combout ;
wire \Muxunit0|Mux10~0_combout ;
wire \Muxunit0|Mux10~1_combout ;
wire \HexDisp5|WideOr6~0_combout ;
wire \HexDisp5|WideOr5~0_combout ;
wire \HexDisp5|WideOr4~0_combout ;
wire \HexDisp5|WideOr3~0_combout ;
wire \HexDisp5|WideOr2~0_combout ;
wire \HexDisp5|WideOr1~0_combout ;
wire \HexDisp5|WideOr0~0_combout ;
wire \Muxunit0|Mux12~0_combout ;
wire \Muxunit0|Mux12~1_combout ;
wire \Muxunit0|Mux12~2_combout ;
wire \Muxunit0|Mux13~0_combout ;
wire \Muxunit0|Mux12~3_combout ;
wire \Muxunit0|Mux15~0_combout ;
wire \SimpleProcessor|unit01|FSM|WideOr2~0_combout ;
wire \SimpleProcessor|unit01|FSM|WideOr2~combout ;
wire \Muxunit0|Mux15~2_combout ;
wire \Muxunit0|Mux15~3_combout ;
wire \Muxunit0|Mux15~1_combout ;
wire \Muxunit0|Mux15~4_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~26_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState.NOOP~q ;
wire \SimpleProcessor|unit01|FSM|WideOr1~0_combout ;
wire \Muxunit0|Mux14~0_combout ;
wire \Muxunit0|Mux14~1_combout ;
wire \SimpleProcessor|unit01|FSM|CurrentState~16_combout ;
wire \SimpleProcessor|unit01|FSM|WideOr4~0_combout ;
wire \Muxunit0|Mux14~2_combout ;
wire \SimpleProcessor|unit01|FSM|WideOr0~combout ;
wire \Muxunit0|Mux13~1_combout ;
wire \Muxunit0|Mux13~2_combout ;
wire \SimpleProcessor|unit01|FSM|WideOr3~1_combout ;
wire \Muxunit0|Mux13~3_combout ;
wire \HexDisp4|WideOr6~0_combout ;
wire \HexDisp4|WideOr5~0_combout ;
wire \HexDisp4|WideOr4~0_combout ;
wire \HexDisp4|WideOr3~0_combout ;
wire \HexDisp4|WideOr2~0_combout ;
wire \HexDisp4|WideOr1~0_combout ;
wire \HexDisp4|WideOr0~0_combout ;
wire \HexIR3|WideOr6~0_combout ;
wire \HexIR3|WideOr5~0_combout ;
wire \HexIR3|WideOr4~0_combout ;
wire \HexIR3|WideOr3~0_combout ;
wire \HexIR3|WideOr2~0_combout ;
wire \HexIR3|WideOr1~0_combout ;
wire \HexIR3|WideOr0~0_combout ;
wire \HexIR2|WideOr6~0_combout ;
wire \HexIR2|WideOr5~0_combout ;
wire \HexIR2|WideOr4~0_combout ;
wire \HexIR2|WideOr3~0_combout ;
wire \HexIR2|WideOr2~0_combout ;
wire \HexIR2|WideOr1~0_combout ;
wire \HexIR2|WideOr0~0_combout ;
wire \HexIR1|WideOr6~0_combout ;
wire \HexIR1|WideOr5~0_combout ;
wire \HexIR1|WideOr4~0_combout ;
wire \HexIR1|WideOr3~0_combout ;
wire \HexIR1|WideOr2~0_combout ;
wire \HexIR1|WideOr1~0_combout ;
wire \HexIR1|WideOr0~0_combout ;
wire \HexIR0|WideOr6~0_combout ;
wire \HexIR0|WideOr5~0_combout ;
wire \HexIR0|WideOr4~0_combout ;
wire \HexIR0|WideOr3~0_combout ;
wire \HexIR0|WideOr2~0_combout ;
wire \HexIR0|WideOr1~0_combout ;
wire \HexIR0|WideOr0~0_combout ;
wire [15:0] \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a ;
wire [15:0] \SimpleProcessor|unit01|InstrReg|IRout ;
wire [32:0] \Filter|Countdown ;
wire [6:0] \SimpleProcessor|unit01|CTR|PCout ;

wire [17:0] \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [0] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [1] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [2] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [3] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [4] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [5] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [6] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [7] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [8] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [9] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [10] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [11] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [12] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [13] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [14] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [15] = \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \SimpleProcessor|unit01|InstrReg|IRout [0] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SimpleProcessor|unit01|InstrReg|IRout [1] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \SimpleProcessor|unit01|InstrReg|IRout [2] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \SimpleProcessor|unit01|InstrReg|IRout [3] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \SimpleProcessor|unit01|InstrReg|IRout [4] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \SimpleProcessor|unit01|InstrReg|IRout [5] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \SimpleProcessor|unit01|InstrReg|IRout [6] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \SimpleProcessor|unit01|InstrReg|IRout [7] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \SimpleProcessor|unit01|InstrReg|IRout [8] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \SimpleProcessor|unit01|InstrReg|IRout [9] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \SimpleProcessor|unit01|InstrReg|IRout [10] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \SimpleProcessor|unit01|InstrReg|IRout [11] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \SimpleProcessor|unit01|InstrReg|IRout [12] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \SimpleProcessor|unit01|InstrReg|IRout [13] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \SimpleProcessor|unit01|InstrReg|IRout [14] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \SimpleProcessor|unit01|InstrReg|IRout [15] = \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\HexDisp7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\HexDisp7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\HexDisp7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\HexDisp7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\HexDisp7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\HexDisp7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\HexDisp7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\HexDisp6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\HexDisp6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\HexDisp6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\HexDisp6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\HexDisp6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\HexDisp6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\HexDisp6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\HexDisp5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\HexDisp5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\HexDisp5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\HexDisp5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\HexDisp5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\HexDisp5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\HexDisp5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\HexDisp4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\HexDisp4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\HexDisp4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\HexDisp4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\HexDisp4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\HexDisp4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\HexDisp4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\HexIR3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\HexIR3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\HexIR3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\HexIR3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\HexIR3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\HexIR3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\HexIR3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\HexIR2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\HexIR2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\HexIR2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\HexIR2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\HexIR2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\HexIR2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\HexIR2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\HexIR1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\HexIR1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\HexIR1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\HexIR1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\HexIR1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\HexIR1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\HexIR1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\HexIR0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\HexIR0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\HexIR0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\HexIR0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\HexIR0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\HexIR0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\HexIR0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N16
cycloneive_lcell_comb \Filter|Countdown[0]~33 (
// Equation(s):
// \Filter|Countdown[0]~33_combout  = \Filter|Countdown [0] $ (VCC)
// \Filter|Countdown[0]~34  = CARRY(\Filter|Countdown [0])

	.dataa(gnd),
	.datab(\Filter|Countdown [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Filter|Countdown[0]~33_combout ),
	.cout(\Filter|Countdown[0]~34 ));
// synopsys translate_off
defparam \Filter|Countdown[0]~33 .lut_mask = 16'h33CC;
defparam \Filter|Countdown[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N12
cycloneive_lcell_comb \BS|Bi_~0 (
// Equation(s):
// \BS|Bi_~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\BS|Bi_~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|Bi_~0 .lut_mask = 16'h00FF;
defparam \BS|Bi_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N13
dffeas \BS|Bi_ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|Bi_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|Bi_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|Bi_ .is_wysiwyg = "true";
defparam \BS|Bi_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \BS|Bi~feeder (
// Equation(s):
// \BS|Bi~feeder_combout  = \BS|Bi_~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|Bi_~q ),
	.cin(gnd),
	.combout(\BS|Bi~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|Bi~feeder .lut_mask = 16'hFF00;
defparam \BS|Bi~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N29
dffeas \BS|Bi (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|Bi~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|Bi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|Bi .is_wysiwyg = "true";
defparam \BS|Bi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N2
cycloneive_lcell_comb \BS|State.S_A~feeder (
// Equation(s):
// \BS|State.S_A~feeder_combout  = \BS|Bi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|Bi~q ),
	.cin(gnd),
	.combout(\BS|State.S_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|State.S_A~feeder .lut_mask = 16'hFF00;
defparam \BS|State.S_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N3
dffeas \BS|State.S_A (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|State.S_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|State.S_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|State.S_A .is_wysiwyg = "true";
defparam \BS|State.S_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \BS|StateNext.S_B~0 (
// Equation(s):
// \BS|StateNext.S_B~0_combout  = (!\BS|State.S_A~q  & \BS|Bi~q )

	.dataa(\BS|State.S_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|Bi~q ),
	.cin(gnd),
	.combout(\BS|StateNext.S_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|StateNext.S_B~0 .lut_mask = 16'h5500;
defparam \BS|StateNext.S_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas \BS|State.S_B (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|StateNext.S_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|State.S_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|State.S_B .is_wysiwyg = "true";
defparam \BS|State.S_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N14
cycloneive_lcell_comb \Filter|Countdown[15]~63 (
// Equation(s):
// \Filter|Countdown[15]~63_combout  = (\Filter|Countdown [15] & (\Filter|Countdown[14]~62  & VCC)) # (!\Filter|Countdown [15] & (!\Filter|Countdown[14]~62 ))
// \Filter|Countdown[15]~64  = CARRY((!\Filter|Countdown [15] & !\Filter|Countdown[14]~62 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[14]~62 ),
	.combout(\Filter|Countdown[15]~63_combout ),
	.cout(\Filter|Countdown[15]~64 ));
// synopsys translate_off
defparam \Filter|Countdown[15]~63 .lut_mask = 16'hC303;
defparam \Filter|Countdown[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N16
cycloneive_lcell_comb \Filter|Countdown[16]~65 (
// Equation(s):
// \Filter|Countdown[16]~65_combout  = (\Filter|Countdown [16] & ((GND) # (!\Filter|Countdown[15]~64 ))) # (!\Filter|Countdown [16] & (\Filter|Countdown[15]~64  $ (GND)))
// \Filter|Countdown[16]~66  = CARRY((\Filter|Countdown [16]) # (!\Filter|Countdown[15]~64 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[15]~64 ),
	.combout(\Filter|Countdown[16]~65_combout ),
	.cout(\Filter|Countdown[16]~66 ));
// synopsys translate_off
defparam \Filter|Countdown[16]~65 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N17
dffeas \Filter|Countdown[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[16]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[16] .is_wysiwyg = "true";
defparam \Filter|Countdown[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N18
cycloneive_lcell_comb \Filter|Countdown[17]~67 (
// Equation(s):
// \Filter|Countdown[17]~67_combout  = (\Filter|Countdown [17] & (\Filter|Countdown[16]~66  & VCC)) # (!\Filter|Countdown [17] & (!\Filter|Countdown[16]~66 ))
// \Filter|Countdown[17]~68  = CARRY((!\Filter|Countdown [17] & !\Filter|Countdown[16]~66 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[16]~66 ),
	.combout(\Filter|Countdown[17]~67_combout ),
	.cout(\Filter|Countdown[17]~68 ));
// synopsys translate_off
defparam \Filter|Countdown[17]~67 .lut_mask = 16'hC303;
defparam \Filter|Countdown[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N19
dffeas \Filter|Countdown[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[17]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[17] .is_wysiwyg = "true";
defparam \Filter|Countdown[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N20
cycloneive_lcell_comb \Filter|Countdown[18]~69 (
// Equation(s):
// \Filter|Countdown[18]~69_combout  = (\Filter|Countdown [18] & ((GND) # (!\Filter|Countdown[17]~68 ))) # (!\Filter|Countdown [18] & (\Filter|Countdown[17]~68  $ (GND)))
// \Filter|Countdown[18]~70  = CARRY((\Filter|Countdown [18]) # (!\Filter|Countdown[17]~68 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[17]~68 ),
	.combout(\Filter|Countdown[18]~69_combout ),
	.cout(\Filter|Countdown[18]~70 ));
// synopsys translate_off
defparam \Filter|Countdown[18]~69 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N21
dffeas \Filter|Countdown[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[18]~69_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[18] .is_wysiwyg = "true";
defparam \Filter|Countdown[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N22
cycloneive_lcell_comb \Filter|Countdown[19]~71 (
// Equation(s):
// \Filter|Countdown[19]~71_combout  = (\Filter|Countdown [19] & (\Filter|Countdown[18]~70  & VCC)) # (!\Filter|Countdown [19] & (!\Filter|Countdown[18]~70 ))
// \Filter|Countdown[19]~72  = CARRY((!\Filter|Countdown [19] & !\Filter|Countdown[18]~70 ))

	.dataa(\Filter|Countdown [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[18]~70 ),
	.combout(\Filter|Countdown[19]~71_combout ),
	.cout(\Filter|Countdown[19]~72 ));
// synopsys translate_off
defparam \Filter|Countdown[19]~71 .lut_mask = 16'hA505;
defparam \Filter|Countdown[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N23
dffeas \Filter|Countdown[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[19]~71_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[19] .is_wysiwyg = "true";
defparam \Filter|Countdown[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N24
cycloneive_lcell_comb \Filter|Countdown[20]~73 (
// Equation(s):
// \Filter|Countdown[20]~73_combout  = (\Filter|Countdown [20] & ((GND) # (!\Filter|Countdown[19]~72 ))) # (!\Filter|Countdown [20] & (\Filter|Countdown[19]~72  $ (GND)))
// \Filter|Countdown[20]~74  = CARRY((\Filter|Countdown [20]) # (!\Filter|Countdown[19]~72 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[19]~72 ),
	.combout(\Filter|Countdown[20]~73_combout ),
	.cout(\Filter|Countdown[20]~74 ));
// synopsys translate_off
defparam \Filter|Countdown[20]~73 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N25
dffeas \Filter|Countdown[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[20]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[20] .is_wysiwyg = "true";
defparam \Filter|Countdown[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N26
cycloneive_lcell_comb \Filter|Countdown[21]~75 (
// Equation(s):
// \Filter|Countdown[21]~75_combout  = (\Filter|Countdown [21] & (\Filter|Countdown[20]~74  & VCC)) # (!\Filter|Countdown [21] & (!\Filter|Countdown[20]~74 ))
// \Filter|Countdown[21]~76  = CARRY((!\Filter|Countdown [21] & !\Filter|Countdown[20]~74 ))

	.dataa(\Filter|Countdown [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[20]~74 ),
	.combout(\Filter|Countdown[21]~75_combout ),
	.cout(\Filter|Countdown[21]~76 ));
// synopsys translate_off
defparam \Filter|Countdown[21]~75 .lut_mask = 16'hA505;
defparam \Filter|Countdown[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N27
dffeas \Filter|Countdown[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[21]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[21] .is_wysiwyg = "true";
defparam \Filter|Countdown[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N28
cycloneive_lcell_comb \Filter|Countdown[22]~77 (
// Equation(s):
// \Filter|Countdown[22]~77_combout  = (\Filter|Countdown [22] & ((GND) # (!\Filter|Countdown[21]~76 ))) # (!\Filter|Countdown [22] & (\Filter|Countdown[21]~76  $ (GND)))
// \Filter|Countdown[22]~78  = CARRY((\Filter|Countdown [22]) # (!\Filter|Countdown[21]~76 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[21]~76 ),
	.combout(\Filter|Countdown[22]~77_combout ),
	.cout(\Filter|Countdown[22]~78 ));
// synopsys translate_off
defparam \Filter|Countdown[22]~77 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N29
dffeas \Filter|Countdown[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[22]~77_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[22] .is_wysiwyg = "true";
defparam \Filter|Countdown[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N30
cycloneive_lcell_comb \Filter|Countdown[23]~79 (
// Equation(s):
// \Filter|Countdown[23]~79_combout  = (\Filter|Countdown [23] & (\Filter|Countdown[22]~78  & VCC)) # (!\Filter|Countdown [23] & (!\Filter|Countdown[22]~78 ))
// \Filter|Countdown[23]~80  = CARRY((!\Filter|Countdown [23] & !\Filter|Countdown[22]~78 ))

	.dataa(\Filter|Countdown [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[22]~78 ),
	.combout(\Filter|Countdown[23]~79_combout ),
	.cout(\Filter|Countdown[23]~80 ));
// synopsys translate_off
defparam \Filter|Countdown[23]~79 .lut_mask = 16'hA505;
defparam \Filter|Countdown[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N31
dffeas \Filter|Countdown[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[23]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[23] .is_wysiwyg = "true";
defparam \Filter|Countdown[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \Filter|Countdown[24]~81 (
// Equation(s):
// \Filter|Countdown[24]~81_combout  = (\Filter|Countdown [24] & ((GND) # (!\Filter|Countdown[23]~80 ))) # (!\Filter|Countdown [24] & (\Filter|Countdown[23]~80  $ (GND)))
// \Filter|Countdown[24]~82  = CARRY((\Filter|Countdown [24]) # (!\Filter|Countdown[23]~80 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[23]~80 ),
	.combout(\Filter|Countdown[24]~81_combout ),
	.cout(\Filter|Countdown[24]~82 ));
// synopsys translate_off
defparam \Filter|Countdown[24]~81 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N1
dffeas \Filter|Countdown[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[24]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[24] .is_wysiwyg = "true";
defparam \Filter|Countdown[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \Filter|Countdown[25]~83 (
// Equation(s):
// \Filter|Countdown[25]~83_combout  = (\Filter|Countdown [25] & (\Filter|Countdown[24]~82  & VCC)) # (!\Filter|Countdown [25] & (!\Filter|Countdown[24]~82 ))
// \Filter|Countdown[25]~84  = CARRY((!\Filter|Countdown [25] & !\Filter|Countdown[24]~82 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[24]~82 ),
	.combout(\Filter|Countdown[25]~83_combout ),
	.cout(\Filter|Countdown[25]~84 ));
// synopsys translate_off
defparam \Filter|Countdown[25]~83 .lut_mask = 16'hC303;
defparam \Filter|Countdown[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N3
dffeas \Filter|Countdown[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[25]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[25] .is_wysiwyg = "true";
defparam \Filter|Countdown[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \Filter|Countdown[26]~85 (
// Equation(s):
// \Filter|Countdown[26]~85_combout  = (\Filter|Countdown [26] & ((GND) # (!\Filter|Countdown[25]~84 ))) # (!\Filter|Countdown [26] & (\Filter|Countdown[25]~84  $ (GND)))
// \Filter|Countdown[26]~86  = CARRY((\Filter|Countdown [26]) # (!\Filter|Countdown[25]~84 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[25]~84 ),
	.combout(\Filter|Countdown[26]~85_combout ),
	.cout(\Filter|Countdown[26]~86 ));
// synopsys translate_off
defparam \Filter|Countdown[26]~85 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N5
dffeas \Filter|Countdown[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[26]~85_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[26] .is_wysiwyg = "true";
defparam \Filter|Countdown[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \Filter|Countdown[27]~87 (
// Equation(s):
// \Filter|Countdown[27]~87_combout  = (\Filter|Countdown [27] & (\Filter|Countdown[26]~86  & VCC)) # (!\Filter|Countdown [27] & (!\Filter|Countdown[26]~86 ))
// \Filter|Countdown[27]~88  = CARRY((!\Filter|Countdown [27] & !\Filter|Countdown[26]~86 ))

	.dataa(\Filter|Countdown [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[26]~86 ),
	.combout(\Filter|Countdown[27]~87_combout ),
	.cout(\Filter|Countdown[27]~88 ));
// synopsys translate_off
defparam \Filter|Countdown[27]~87 .lut_mask = 16'hA505;
defparam \Filter|Countdown[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N7
dffeas \Filter|Countdown[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[27]~87_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[27] .is_wysiwyg = "true";
defparam \Filter|Countdown[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \Filter|Equal0~7 (
// Equation(s):
// \Filter|Equal0~7_combout  = (!\Filter|Countdown [27] & (!\Filter|Countdown [24] & (!\Filter|Countdown [26] & !\Filter|Countdown [25])))

	.dataa(\Filter|Countdown [27]),
	.datab(\Filter|Countdown [24]),
	.datac(\Filter|Countdown [26]),
	.datad(\Filter|Countdown [25]),
	.cin(gnd),
	.combout(\Filter|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~7 .lut_mask = 16'h0001;
defparam \Filter|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \Filter|Countdown[28]~89 (
// Equation(s):
// \Filter|Countdown[28]~89_combout  = (\Filter|Countdown [28] & ((GND) # (!\Filter|Countdown[27]~88 ))) # (!\Filter|Countdown [28] & (\Filter|Countdown[27]~88  $ (GND)))
// \Filter|Countdown[28]~90  = CARRY((\Filter|Countdown [28]) # (!\Filter|Countdown[27]~88 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[27]~88 ),
	.combout(\Filter|Countdown[28]~89_combout ),
	.cout(\Filter|Countdown[28]~90 ));
// synopsys translate_off
defparam \Filter|Countdown[28]~89 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N9
dffeas \Filter|Countdown[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[28]~89_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[28] .is_wysiwyg = "true";
defparam \Filter|Countdown[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \Filter|Countdown[29]~91 (
// Equation(s):
// \Filter|Countdown[29]~91_combout  = (\Filter|Countdown [29] & (\Filter|Countdown[28]~90  & VCC)) # (!\Filter|Countdown [29] & (!\Filter|Countdown[28]~90 ))
// \Filter|Countdown[29]~92  = CARRY((!\Filter|Countdown [29] & !\Filter|Countdown[28]~90 ))

	.dataa(\Filter|Countdown [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[28]~90 ),
	.combout(\Filter|Countdown[29]~91_combout ),
	.cout(\Filter|Countdown[29]~92 ));
// synopsys translate_off
defparam \Filter|Countdown[29]~91 .lut_mask = 16'hA505;
defparam \Filter|Countdown[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N11
dffeas \Filter|Countdown[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[29]~91_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[29] .is_wysiwyg = "true";
defparam \Filter|Countdown[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \Filter|Countdown[30]~93 (
// Equation(s):
// \Filter|Countdown[30]~93_combout  = (\Filter|Countdown [30] & ((GND) # (!\Filter|Countdown[29]~92 ))) # (!\Filter|Countdown [30] & (\Filter|Countdown[29]~92  $ (GND)))
// \Filter|Countdown[30]~94  = CARRY((\Filter|Countdown [30]) # (!\Filter|Countdown[29]~92 ))

	.dataa(\Filter|Countdown [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[29]~92 ),
	.combout(\Filter|Countdown[30]~93_combout ),
	.cout(\Filter|Countdown[30]~94 ));
// synopsys translate_off
defparam \Filter|Countdown[30]~93 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N13
dffeas \Filter|Countdown[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[30]~93_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[30] .is_wysiwyg = "true";
defparam \Filter|Countdown[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \Filter|Countdown[31]~95 (
// Equation(s):
// \Filter|Countdown[31]~95_combout  = (\Filter|Countdown [31] & (\Filter|Countdown[30]~94  & VCC)) # (!\Filter|Countdown [31] & (!\Filter|Countdown[30]~94 ))
// \Filter|Countdown[31]~96  = CARRY((!\Filter|Countdown [31] & !\Filter|Countdown[30]~94 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[30]~94 ),
	.combout(\Filter|Countdown[31]~95_combout ),
	.cout(\Filter|Countdown[31]~96 ));
// synopsys translate_off
defparam \Filter|Countdown[31]~95 .lut_mask = 16'hC303;
defparam \Filter|Countdown[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N15
dffeas \Filter|Countdown[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[31]~95_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[31] .is_wysiwyg = "true";
defparam \Filter|Countdown[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \Filter|Equal0~8 (
// Equation(s):
// \Filter|Equal0~8_combout  = (!\Filter|Countdown [30] & (!\Filter|Countdown [28] & (!\Filter|Countdown [31] & !\Filter|Countdown [29])))

	.dataa(\Filter|Countdown [30]),
	.datab(\Filter|Countdown [28]),
	.datac(\Filter|Countdown [31]),
	.datad(\Filter|Countdown [29]),
	.cin(gnd),
	.combout(\Filter|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~8 .lut_mask = 16'h0001;
defparam \Filter|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N26
cycloneive_lcell_comb \Filter|Equal0~5 (
// Equation(s):
// \Filter|Equal0~5_combout  = (!\Filter|Countdown [16] & (!\Filter|Countdown [18] & (!\Filter|Countdown [17] & !\Filter|Countdown [19])))

	.dataa(\Filter|Countdown [16]),
	.datab(\Filter|Countdown [18]),
	.datac(\Filter|Countdown [17]),
	.datad(\Filter|Countdown [19]),
	.cin(gnd),
	.combout(\Filter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~5 .lut_mask = 16'h0001;
defparam \Filter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \Filter|Equal0~6 (
// Equation(s):
// \Filter|Equal0~6_combout  = (!\Filter|Countdown [20] & (!\Filter|Countdown [22] & (!\Filter|Countdown [23] & !\Filter|Countdown [21])))

	.dataa(\Filter|Countdown [20]),
	.datab(\Filter|Countdown [22]),
	.datac(\Filter|Countdown [23]),
	.datad(\Filter|Countdown [21]),
	.cin(gnd),
	.combout(\Filter|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~6 .lut_mask = 16'h0001;
defparam \Filter|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \Filter|Equal0~9 (
// Equation(s):
// \Filter|Equal0~9_combout  = (\Filter|Equal0~7_combout  & (\Filter|Equal0~8_combout  & (\Filter|Equal0~5_combout  & \Filter|Equal0~6_combout )))

	.dataa(\Filter|Equal0~7_combout ),
	.datab(\Filter|Equal0~8_combout ),
	.datac(\Filter|Equal0~5_combout ),
	.datad(\Filter|Equal0~6_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~9 .lut_mask = 16'h8000;
defparam \Filter|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \Filter|Countdown[32]~97 (
// Equation(s):
// \Filter|Countdown[32]~97_combout  = \Filter|Countdown[31]~96  $ (\Filter|Countdown [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Filter|Countdown [32]),
	.cin(\Filter|Countdown[31]~96 ),
	.combout(\Filter|Countdown[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Countdown[32]~97 .lut_mask = 16'h0FF0;
defparam \Filter|Countdown[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y70_N17
dffeas \Filter|Countdown[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[32]~97_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[32] .is_wysiwyg = "true";
defparam \Filter|Countdown[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \Filter|Equal0~10 (
// Equation(s):
// \Filter|Equal0~10_combout  = (\Filter|Equal0~9_combout  & (!\Filter|Countdown [32] & \Filter|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\Filter|Equal0~9_combout ),
	.datac(\Filter|Countdown [32]),
	.datad(\Filter|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~10 .lut_mask = 16'h0C00;
defparam \Filter|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N17
dffeas \Filter|Countdown[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[0]~33_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[0] .is_wysiwyg = "true";
defparam \Filter|Countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \Filter|Countdown[1]~35 (
// Equation(s):
// \Filter|Countdown[1]~35_combout  = (\Filter|Countdown [1] & (\Filter|Countdown[0]~34  & VCC)) # (!\Filter|Countdown [1] & (!\Filter|Countdown[0]~34 ))
// \Filter|Countdown[1]~36  = CARRY((!\Filter|Countdown [1] & !\Filter|Countdown[0]~34 ))

	.dataa(\Filter|Countdown [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[0]~34 ),
	.combout(\Filter|Countdown[1]~35_combout ),
	.cout(\Filter|Countdown[1]~36 ));
// synopsys translate_off
defparam \Filter|Countdown[1]~35 .lut_mask = 16'hA505;
defparam \Filter|Countdown[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N19
dffeas \Filter|Countdown[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[1]~35_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[1] .is_wysiwyg = "true";
defparam \Filter|Countdown[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N20
cycloneive_lcell_comb \Filter|Countdown[2]~37 (
// Equation(s):
// \Filter|Countdown[2]~37_combout  = (\Filter|Countdown [2] & ((GND) # (!\Filter|Countdown[1]~36 ))) # (!\Filter|Countdown [2] & (\Filter|Countdown[1]~36  $ (GND)))
// \Filter|Countdown[2]~38  = CARRY((\Filter|Countdown [2]) # (!\Filter|Countdown[1]~36 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[1]~36 ),
	.combout(\Filter|Countdown[2]~37_combout ),
	.cout(\Filter|Countdown[2]~38 ));
// synopsys translate_off
defparam \Filter|Countdown[2]~37 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N21
dffeas \Filter|Countdown[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[2]~37_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[2] .is_wysiwyg = "true";
defparam \Filter|Countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \Filter|Countdown[3]~39 (
// Equation(s):
// \Filter|Countdown[3]~39_combout  = (\Filter|Countdown [3] & (\Filter|Countdown[2]~38  & VCC)) # (!\Filter|Countdown [3] & (!\Filter|Countdown[2]~38 ))
// \Filter|Countdown[3]~40  = CARRY((!\Filter|Countdown [3] & !\Filter|Countdown[2]~38 ))

	.dataa(\Filter|Countdown [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[2]~38 ),
	.combout(\Filter|Countdown[3]~39_combout ),
	.cout(\Filter|Countdown[3]~40 ));
// synopsys translate_off
defparam \Filter|Countdown[3]~39 .lut_mask = 16'hA505;
defparam \Filter|Countdown[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N23
dffeas \Filter|Countdown[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[3]~39_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[3] .is_wysiwyg = "true";
defparam \Filter|Countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N24
cycloneive_lcell_comb \Filter|Countdown[4]~41 (
// Equation(s):
// \Filter|Countdown[4]~41_combout  = (\Filter|Countdown [4] & ((GND) # (!\Filter|Countdown[3]~40 ))) # (!\Filter|Countdown [4] & (\Filter|Countdown[3]~40  $ (GND)))
// \Filter|Countdown[4]~42  = CARRY((\Filter|Countdown [4]) # (!\Filter|Countdown[3]~40 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[3]~40 ),
	.combout(\Filter|Countdown[4]~41_combout ),
	.cout(\Filter|Countdown[4]~42 ));
// synopsys translate_off
defparam \Filter|Countdown[4]~41 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N25
dffeas \Filter|Countdown[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[4]~41_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[4] .is_wysiwyg = "true";
defparam \Filter|Countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N26
cycloneive_lcell_comb \Filter|Countdown[5]~43 (
// Equation(s):
// \Filter|Countdown[5]~43_combout  = (\Filter|Countdown [5] & (\Filter|Countdown[4]~42  & VCC)) # (!\Filter|Countdown [5] & (!\Filter|Countdown[4]~42 ))
// \Filter|Countdown[5]~44  = CARRY((!\Filter|Countdown [5] & !\Filter|Countdown[4]~42 ))

	.dataa(\Filter|Countdown [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[4]~42 ),
	.combout(\Filter|Countdown[5]~43_combout ),
	.cout(\Filter|Countdown[5]~44 ));
// synopsys translate_off
defparam \Filter|Countdown[5]~43 .lut_mask = 16'hA505;
defparam \Filter|Countdown[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N27
dffeas \Filter|Countdown[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[5]~43_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[5] .is_wysiwyg = "true";
defparam \Filter|Countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \Filter|Countdown[6]~45 (
// Equation(s):
// \Filter|Countdown[6]~45_combout  = (\Filter|Countdown [6] & ((GND) # (!\Filter|Countdown[5]~44 ))) # (!\Filter|Countdown [6] & (\Filter|Countdown[5]~44  $ (GND)))
// \Filter|Countdown[6]~46  = CARRY((\Filter|Countdown [6]) # (!\Filter|Countdown[5]~44 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[5]~44 ),
	.combout(\Filter|Countdown[6]~45_combout ),
	.cout(\Filter|Countdown[6]~46 ));
// synopsys translate_off
defparam \Filter|Countdown[6]~45 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N29
dffeas \Filter|Countdown[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[6]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[6] .is_wysiwyg = "true";
defparam \Filter|Countdown[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \Filter|Countdown[7]~47 (
// Equation(s):
// \Filter|Countdown[7]~47_combout  = (\Filter|Countdown [7] & (\Filter|Countdown[6]~46  & VCC)) # (!\Filter|Countdown [7] & (!\Filter|Countdown[6]~46 ))
// \Filter|Countdown[7]~48  = CARRY((!\Filter|Countdown [7] & !\Filter|Countdown[6]~46 ))

	.dataa(\Filter|Countdown [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[6]~46 ),
	.combout(\Filter|Countdown[7]~47_combout ),
	.cout(\Filter|Countdown[7]~48 ));
// synopsys translate_off
defparam \Filter|Countdown[7]~47 .lut_mask = 16'hA505;
defparam \Filter|Countdown[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y72_N31
dffeas \Filter|Countdown[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[7]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[7] .is_wysiwyg = "true";
defparam \Filter|Countdown[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N0
cycloneive_lcell_comb \Filter|Countdown[8]~49 (
// Equation(s):
// \Filter|Countdown[8]~49_combout  = (\Filter|Countdown [8] & ((GND) # (!\Filter|Countdown[7]~48 ))) # (!\Filter|Countdown [8] & (\Filter|Countdown[7]~48  $ (GND)))
// \Filter|Countdown[8]~50  = CARRY((\Filter|Countdown [8]) # (!\Filter|Countdown[7]~48 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[7]~48 ),
	.combout(\Filter|Countdown[8]~49_combout ),
	.cout(\Filter|Countdown[8]~50 ));
// synopsys translate_off
defparam \Filter|Countdown[8]~49 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N1
dffeas \Filter|Countdown[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[8]~49_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[8] .is_wysiwyg = "true";
defparam \Filter|Countdown[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N2
cycloneive_lcell_comb \Filter|Countdown[9]~51 (
// Equation(s):
// \Filter|Countdown[9]~51_combout  = (\Filter|Countdown [9] & (\Filter|Countdown[8]~50  & VCC)) # (!\Filter|Countdown [9] & (!\Filter|Countdown[8]~50 ))
// \Filter|Countdown[9]~52  = CARRY((!\Filter|Countdown [9] & !\Filter|Countdown[8]~50 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[8]~50 ),
	.combout(\Filter|Countdown[9]~51_combout ),
	.cout(\Filter|Countdown[9]~52 ));
// synopsys translate_off
defparam \Filter|Countdown[9]~51 .lut_mask = 16'hC303;
defparam \Filter|Countdown[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N3
dffeas \Filter|Countdown[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[9]~51_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[9] .is_wysiwyg = "true";
defparam \Filter|Countdown[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N4
cycloneive_lcell_comb \Filter|Countdown[10]~53 (
// Equation(s):
// \Filter|Countdown[10]~53_combout  = (\Filter|Countdown [10] & ((GND) # (!\Filter|Countdown[9]~52 ))) # (!\Filter|Countdown [10] & (\Filter|Countdown[9]~52  $ (GND)))
// \Filter|Countdown[10]~54  = CARRY((\Filter|Countdown [10]) # (!\Filter|Countdown[9]~52 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[9]~52 ),
	.combout(\Filter|Countdown[10]~53_combout ),
	.cout(\Filter|Countdown[10]~54 ));
// synopsys translate_off
defparam \Filter|Countdown[10]~53 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N5
dffeas \Filter|Countdown[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[10]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[10] .is_wysiwyg = "true";
defparam \Filter|Countdown[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N6
cycloneive_lcell_comb \Filter|Countdown[11]~55 (
// Equation(s):
// \Filter|Countdown[11]~55_combout  = (\Filter|Countdown [11] & (\Filter|Countdown[10]~54  & VCC)) # (!\Filter|Countdown [11] & (!\Filter|Countdown[10]~54 ))
// \Filter|Countdown[11]~56  = CARRY((!\Filter|Countdown [11] & !\Filter|Countdown[10]~54 ))

	.dataa(\Filter|Countdown [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[10]~54 ),
	.combout(\Filter|Countdown[11]~55_combout ),
	.cout(\Filter|Countdown[11]~56 ));
// synopsys translate_off
defparam \Filter|Countdown[11]~55 .lut_mask = 16'hA505;
defparam \Filter|Countdown[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N7
dffeas \Filter|Countdown[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[11]~55_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[11] .is_wysiwyg = "true";
defparam \Filter|Countdown[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N8
cycloneive_lcell_comb \Filter|Countdown[12]~57 (
// Equation(s):
// \Filter|Countdown[12]~57_combout  = (\Filter|Countdown [12] & ((GND) # (!\Filter|Countdown[11]~56 ))) # (!\Filter|Countdown [12] & (\Filter|Countdown[11]~56  $ (GND)))
// \Filter|Countdown[12]~58  = CARRY((\Filter|Countdown [12]) # (!\Filter|Countdown[11]~56 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[11]~56 ),
	.combout(\Filter|Countdown[12]~57_combout ),
	.cout(\Filter|Countdown[12]~58 ));
// synopsys translate_off
defparam \Filter|Countdown[12]~57 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N9
dffeas \Filter|Countdown[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[12]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[12] .is_wysiwyg = "true";
defparam \Filter|Countdown[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N10
cycloneive_lcell_comb \Filter|Countdown[13]~59 (
// Equation(s):
// \Filter|Countdown[13]~59_combout  = (\Filter|Countdown [13] & (\Filter|Countdown[12]~58  & VCC)) # (!\Filter|Countdown [13] & (!\Filter|Countdown[12]~58 ))
// \Filter|Countdown[13]~60  = CARRY((!\Filter|Countdown [13] & !\Filter|Countdown[12]~58 ))

	.dataa(\Filter|Countdown [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[12]~58 ),
	.combout(\Filter|Countdown[13]~59_combout ),
	.cout(\Filter|Countdown[13]~60 ));
// synopsys translate_off
defparam \Filter|Countdown[13]~59 .lut_mask = 16'hA505;
defparam \Filter|Countdown[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N11
dffeas \Filter|Countdown[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[13]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[13] .is_wysiwyg = "true";
defparam \Filter|Countdown[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N12
cycloneive_lcell_comb \Filter|Countdown[14]~61 (
// Equation(s):
// \Filter|Countdown[14]~61_combout  = (\Filter|Countdown [14] & ((GND) # (!\Filter|Countdown[13]~60 ))) # (!\Filter|Countdown [14] & (\Filter|Countdown[13]~60  $ (GND)))
// \Filter|Countdown[14]~62  = CARRY((\Filter|Countdown [14]) # (!\Filter|Countdown[13]~60 ))

	.dataa(\Filter|Countdown [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[13]~60 ),
	.combout(\Filter|Countdown[14]~61_combout ),
	.cout(\Filter|Countdown[14]~62 ));
// synopsys translate_off
defparam \Filter|Countdown[14]~61 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y71_N13
dffeas \Filter|Countdown[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[14]~61_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[14] .is_wysiwyg = "true";
defparam \Filter|Countdown[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y71_N15
dffeas \Filter|Countdown[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[15]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[15] .is_wysiwyg = "true";
defparam \Filter|Countdown[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \Filter|Equal0~3 (
// Equation(s):
// \Filter|Equal0~3_combout  = (!\Filter|Countdown [15] & (!\Filter|Countdown [14] & (!\Filter|Countdown [12] & !\Filter|Countdown [13])))

	.dataa(\Filter|Countdown [15]),
	.datab(\Filter|Countdown [14]),
	.datac(\Filter|Countdown [12]),
	.datad(\Filter|Countdown [13]),
	.cin(gnd),
	.combout(\Filter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~3 .lut_mask = 16'h0001;
defparam \Filter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \Filter|Equal0~0 (
// Equation(s):
// \Filter|Equal0~0_combout  = (!\Filter|Countdown [1] & (!\Filter|Countdown [2] & (!\Filter|Countdown [3] & !\Filter|Countdown [0])))

	.dataa(\Filter|Countdown [1]),
	.datab(\Filter|Countdown [2]),
	.datac(\Filter|Countdown [3]),
	.datad(\Filter|Countdown [0]),
	.cin(gnd),
	.combout(\Filter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~0 .lut_mask = 16'h0001;
defparam \Filter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N4
cycloneive_lcell_comb \Filter|Equal0~2 (
// Equation(s):
// \Filter|Equal0~2_combout  = (!\Filter|Countdown [9] & (!\Filter|Countdown [11] & (!\Filter|Countdown [10] & !\Filter|Countdown [8])))

	.dataa(\Filter|Countdown [9]),
	.datab(\Filter|Countdown [11]),
	.datac(\Filter|Countdown [10]),
	.datad(\Filter|Countdown [8]),
	.cin(gnd),
	.combout(\Filter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~2 .lut_mask = 16'h0001;
defparam \Filter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \Filter|Equal0~1 (
// Equation(s):
// \Filter|Equal0~1_combout  = (!\Filter|Countdown [5] & (!\Filter|Countdown [4] & (!\Filter|Countdown [7] & !\Filter|Countdown [6])))

	.dataa(\Filter|Countdown [5]),
	.datab(\Filter|Countdown [4]),
	.datac(\Filter|Countdown [7]),
	.datad(\Filter|Countdown [6]),
	.cin(gnd),
	.combout(\Filter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~1 .lut_mask = 16'h0001;
defparam \Filter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N6
cycloneive_lcell_comb \Filter|Equal0~4 (
// Equation(s):
// \Filter|Equal0~4_combout  = (\Filter|Equal0~3_combout  & (\Filter|Equal0~0_combout  & (\Filter|Equal0~2_combout  & \Filter|Equal0~1_combout )))

	.dataa(\Filter|Equal0~3_combout ),
	.datab(\Filter|Equal0~0_combout ),
	.datac(\Filter|Equal0~2_combout ),
	.datad(\Filter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~4 .lut_mask = 16'h8000;
defparam \Filter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N14
cycloneive_lcell_comb \Filter|Out~0 (
// Equation(s):
// \Filter|Out~0_combout  = (\Filter|Equal0~4_combout  & (!\Filter|Countdown [32] & (\Filter|Equal0~9_combout  & \BS|State.S_B~q )))

	.dataa(\Filter|Equal0~4_combout ),
	.datab(\Filter|Countdown [32]),
	.datac(\Filter|Equal0~9_combout ),
	.datad(\BS|State.S_B~q ),
	.cin(gnd),
	.combout(\Filter|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Out~0 .lut_mask = 16'h2000;
defparam \Filter|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N0
cycloneive_lcell_comb \Filter|Out~feeder (
// Equation(s):
// \Filter|Out~feeder_combout  = \Filter|Out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Filter|Out~0_combout ),
	.cin(gnd),
	.combout(\Filter|Out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Out~feeder .lut_mask = 16'hFF00;
defparam \Filter|Out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N1
dffeas \Filter|Out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Out .is_wysiwyg = "true";
defparam \Filter|Out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \Filter|Out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Filter|Out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Filter|Out~clkctrl_outclk ));
// synopsys translate_off
defparam \Filter|Out~clkctrl .clock_type = "global clock";
defparam \Filter|Out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState.Init~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState.Init~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState.Init~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Init~0 .lut_mask = 16'h0F0F;
defparam \SimpleProcessor|unit01|FSM|CurrentState.Init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Init (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState.Init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Init .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[6]~1 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[6]~1_combout  = (!\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q  & \SimpleProcessor|unit01|FSM|CurrentState.Init~q )

	.dataa(gnd),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Init~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[6]~1 .lut_mask = 16'h3030;
defparam \SimpleProcessor|unit01|CTR|PCout[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~0 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~0_combout  = \SimpleProcessor|unit01|CTR|PCout [0] $ (VCC)
// \SimpleProcessor|unit01|CTR|Add0~1  = CARRY(\SimpleProcessor|unit01|CTR|PCout [0])

	.dataa(gnd),
	.datab(\SimpleProcessor|unit01|CTR|PCout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|Add0~0_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~1 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~0 .lut_mask = 16'h33CC;
defparam \SimpleProcessor|unit01|CTR|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~2 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~2_combout  = (\SimpleProcessor|unit01|CTR|PCout [1] & (!\SimpleProcessor|unit01|CTR|Add0~1 )) # (!\SimpleProcessor|unit01|CTR|PCout [1] & ((\SimpleProcessor|unit01|CTR|Add0~1 ) # (GND)))
// \SimpleProcessor|unit01|CTR|Add0~3  = CARRY((!\SimpleProcessor|unit01|CTR|Add0~1 ) # (!\SimpleProcessor|unit01|CTR|PCout [1]))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit01|CTR|Add0~1 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~2_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~3 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~2 .lut_mask = 16'h5A5F;
defparam \SimpleProcessor|unit01|CTR|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[1]~7 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[1]~7_combout  = (\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & ((\SimpleProcessor|unit01|CTR|PCout [1]) # ((\SimpleProcessor|unit01|CTR|Add0~2_combout  & \SimpleProcessor|unit01|CTR|PCout[3]~0_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & (\SimpleProcessor|unit01|CTR|Add0~2_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.datab(\SimpleProcessor|unit01|CTR|Add0~2_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [1]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[1]~7 .lut_mask = 16'hECA0;
defparam \SimpleProcessor|unit01|CTR|PCout[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \SimpleProcessor|unit01|CTR|PCout[1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[1] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~4 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~4_combout  = (\SimpleProcessor|unit01|CTR|PCout [2] & (\SimpleProcessor|unit01|CTR|Add0~3  $ (GND))) # (!\SimpleProcessor|unit01|CTR|PCout [2] & (!\SimpleProcessor|unit01|CTR|Add0~3  & VCC))
// \SimpleProcessor|unit01|CTR|Add0~5  = CARRY((\SimpleProcessor|unit01|CTR|PCout [2] & !\SimpleProcessor|unit01|CTR|Add0~3 ))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit01|CTR|Add0~3 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~4_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~5 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~4 .lut_mask = 16'hA50A;
defparam \SimpleProcessor|unit01|CTR|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[2]~8 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[2]~8_combout  = (\SimpleProcessor|unit01|CTR|Add0~4_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ) # ((\SimpleProcessor|unit01|CTR|PCout [2] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|Add0~4_combout  & (((\SimpleProcessor|unit01|CTR|PCout [2] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|Add0~4_combout ),
	.datab(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [2]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[2]~8 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|CTR|PCout[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \SimpleProcessor|unit01|CTR|PCout[2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[2] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~6 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~6_combout  = (\SimpleProcessor|unit01|CTR|PCout [3] & (!\SimpleProcessor|unit01|CTR|Add0~5 )) # (!\SimpleProcessor|unit01|CTR|PCout [3] & ((\SimpleProcessor|unit01|CTR|Add0~5 ) # (GND)))
// \SimpleProcessor|unit01|CTR|Add0~7  = CARRY((!\SimpleProcessor|unit01|CTR|Add0~5 ) # (!\SimpleProcessor|unit01|CTR|PCout [3]))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit01|CTR|PCout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit01|CTR|Add0~5 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~6_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~7 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~6 .lut_mask = 16'h3C3F;
defparam \SimpleProcessor|unit01|CTR|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[3]~9 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[3]~9_combout  = (\SimpleProcessor|unit01|CTR|Add0~6_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ) # ((\SimpleProcessor|unit01|CTR|PCout [3] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|Add0~6_combout  & (((\SimpleProcessor|unit01|CTR|PCout [3] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|Add0~6_combout ),
	.datab(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [3]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[3]~9 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|CTR|PCout[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \SimpleProcessor|unit01|CTR|PCout[3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[3] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~8 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~8_combout  = (\SimpleProcessor|unit01|CTR|PCout [4] & (\SimpleProcessor|unit01|CTR|Add0~7  $ (GND))) # (!\SimpleProcessor|unit01|CTR|PCout [4] & (!\SimpleProcessor|unit01|CTR|Add0~7  & VCC))
// \SimpleProcessor|unit01|CTR|Add0~9  = CARRY((\SimpleProcessor|unit01|CTR|PCout [4] & !\SimpleProcessor|unit01|CTR|Add0~7 ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit01|CTR|PCout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit01|CTR|Add0~7 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~8_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~9 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~8 .lut_mask = 16'hC30C;
defparam \SimpleProcessor|unit01|CTR|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[4]~2 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[4]~2_combout  = (\SimpleProcessor|unit01|CTR|Add0~8_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ) # ((\SimpleProcessor|unit01|CTR|PCout [4] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|Add0~8_combout  & (((\SimpleProcessor|unit01|CTR|PCout [4] & \SimpleProcessor|unit01|CTR|PCout[6]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|Add0~8_combout ),
	.datab(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [4]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[4]~2 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|CTR|PCout[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \SimpleProcessor|unit01|CTR|PCout[4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[4] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~10 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~10_combout  = (\SimpleProcessor|unit01|CTR|PCout [5] & (!\SimpleProcessor|unit01|CTR|Add0~9 )) # (!\SimpleProcessor|unit01|CTR|PCout [5] & ((\SimpleProcessor|unit01|CTR|Add0~9 ) # (GND)))
// \SimpleProcessor|unit01|CTR|Add0~11  = CARRY((!\SimpleProcessor|unit01|CTR|Add0~9 ) # (!\SimpleProcessor|unit01|CTR|PCout [5]))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit01|CTR|Add0~9 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~10_combout ),
	.cout(\SimpleProcessor|unit01|CTR|Add0~11 ));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~10 .lut_mask = 16'h5A5F;
defparam \SimpleProcessor|unit01|CTR|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[5]~3 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[5]~3_combout  = (\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & ((\SimpleProcessor|unit01|CTR|PCout [5]) # ((\SimpleProcessor|unit01|CTR|Add0~10_combout  & \SimpleProcessor|unit01|CTR|PCout[3]~0_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & (\SimpleProcessor|unit01|CTR|Add0~10_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.datab(\SimpleProcessor|unit01|CTR|Add0~10_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [5]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[5]~3 .lut_mask = 16'hECA0;
defparam \SimpleProcessor|unit01|CTR|PCout[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \SimpleProcessor|unit01|CTR|PCout[5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[5] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|Add0~12 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|Add0~12_combout  = \SimpleProcessor|unit01|CTR|Add0~11  $ (!\SimpleProcessor|unit01|CTR|PCout [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit01|CTR|PCout [6]),
	.cin(\SimpleProcessor|unit01|CTR|Add0~11 ),
	.combout(\SimpleProcessor|unit01|CTR|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|Add0~12 .lut_mask = 16'hF00F;
defparam \SimpleProcessor|unit01|CTR|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|always0~0 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|always0~0_combout  = (((!\SimpleProcessor|unit01|CTR|PCout [2]) # (!\SimpleProcessor|unit01|CTR|PCout [0])) # (!\SimpleProcessor|unit01|CTR|PCout [3])) # (!\SimpleProcessor|unit01|CTR|PCout [1])

	.dataa(\SimpleProcessor|unit01|CTR|PCout [1]),
	.datab(\SimpleProcessor|unit01|CTR|PCout [3]),
	.datac(\SimpleProcessor|unit01|CTR|PCout [0]),
	.datad(\SimpleProcessor|unit01|CTR|PCout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|always0~0 .lut_mask = 16'h7FFF;
defparam \SimpleProcessor|unit01|CTR|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[6]~4 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[6]~4_combout  = (\SimpleProcessor|unit01|CTR|Add0~12_combout  & (\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q  & ((\SimpleProcessor|unit01|CTR|always0~1_combout ) # (\SimpleProcessor|unit01|CTR|always0~0_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|always0~1_combout ),
	.datab(\SimpleProcessor|unit01|CTR|Add0~12_combout ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.datad(\SimpleProcessor|unit01|CTR|always0~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[6]~4 .lut_mask = 16'hC080;
defparam \SimpleProcessor|unit01|CTR|PCout[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[6]~5 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[6]~5_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Init~q  & ((\SimpleProcessor|unit01|CTR|PCout[6]~4_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q  & \SimpleProcessor|unit01|CTR|PCout [6]))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Init~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [6]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[6]~4_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[6]~5 .lut_mask = 16'hAA20;
defparam \SimpleProcessor|unit01|CTR|PCout[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \SimpleProcessor|unit01|CTR|PCout[6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[6] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|always0~1 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|always0~1_combout  = ((!\SimpleProcessor|unit01|CTR|PCout [6]) # (!\SimpleProcessor|unit01|CTR|PCout [4])) # (!\SimpleProcessor|unit01|CTR|PCout [5])

	.dataa(\SimpleProcessor|unit01|CTR|PCout [5]),
	.datab(gnd),
	.datac(\SimpleProcessor|unit01|CTR|PCout [4]),
	.datad(\SimpleProcessor|unit01|CTR|PCout [6]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|always0~1 .lut_mask = 16'h5FFF;
defparam \SimpleProcessor|unit01|CTR|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[3]~0 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[3]~0_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q  & ((\SimpleProcessor|unit01|CTR|always0~1_combout ) # (\SimpleProcessor|unit01|CTR|always0~0_combout )))

	.dataa(\SimpleProcessor|unit01|CTR|always0~1_combout ),
	.datab(\SimpleProcessor|unit01|CTR|always0~0_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[3]~0 .lut_mask = 16'hEE00;
defparam \SimpleProcessor|unit01|CTR|PCout[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|CTR|PCout[0]~6 (
// Equation(s):
// \SimpleProcessor|unit01|CTR|PCout[0]~6_combout  = (\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & ((\SimpleProcessor|unit01|CTR|PCout [0]) # ((\SimpleProcessor|unit01|CTR|Add0~0_combout  & \SimpleProcessor|unit01|CTR|PCout[3]~0_combout )))) # 
// (!\SimpleProcessor|unit01|CTR|PCout[6]~1_combout  & (\SimpleProcessor|unit01|CTR|Add0~0_combout  & ((\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout[6]~1_combout ),
	.datab(\SimpleProcessor|unit01|CTR|Add0~0_combout ),
	.datac(\SimpleProcessor|unit01|CTR|PCout [0]),
	.datad(\SimpleProcessor|unit01|CTR|PCout[3]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|CTR|PCout[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[0]~6 .lut_mask = 16'hECA0;
defparam \SimpleProcessor|unit01|CTR|PCout[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \SimpleProcessor|unit01|CTR|PCout[0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|CTR|PCout[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|CTR|PCout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|CTR|PCout[0] .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|CTR|PCout[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\SimpleProcessor|unit01|CTR|PCout [6],\SimpleProcessor|unit01|CTR|PCout [5],\SimpleProcessor|unit01|CTR|PCout [4],\SimpleProcessor|unit01|CTR|PCout [3],\SimpleProcessor|unit01|CTR|PCout [2],\SimpleProcessor|unit01|CTR|PCout [1],\SimpleProcessor|unit01|CTR|PCout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "myROM.mif";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Processor:SimpleProcessor|Controller:unit01|myROM1:IMrom|altsyncram:altsyncram_component|altsyncram_lt91:auto_generated|ALTSYNCRAM";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 256'h1400050001400050001400050001400050001400050001400050001400050001;
defparam \SimpleProcessor|unit01|IMrom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h40005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140005000140001E0112B3824DC0DA2823C81091822B4086880000;
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~24 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~24_combout  = (!\KEY[1]~input_o  & \SimpleProcessor|unit01|FSM|CurrentState.Fetch~q )

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~24_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~24 .lut_mask = 16'h3030;
defparam \SimpleProcessor|unit01|FSM|CurrentState~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Decode (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Decode .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr3~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr3~0_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [15] & (\SimpleProcessor|unit01|FSM|CurrentState.Decode~q  & !\SimpleProcessor|unit01|InstrReg|IRout [14]))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr3~0 .lut_mask = 16'h0404;
defparam \SimpleProcessor|unit01|FSM|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~23 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~23_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [12] & (\SimpleProcessor|unit01|InstrReg|IRout [13] & (!\KEY[1]~input_o  & \SimpleProcessor|unit01|FSM|WideOr3~0_combout )))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\KEY[1]~input_o ),
	.datad(\SimpleProcessor|unit01|FSM|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~23_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~23 .lut_mask = 16'h0400;
defparam \SimpleProcessor|unit01|FSM|CurrentState~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \SimpleProcessor|unit01|FSM|CurrentState.LoadA (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.LoadA .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.LoadA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|NextState.Sub~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|NextState.Sub~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [13] & (\SimpleProcessor|unit01|FSM|CurrentState.Decode~q  & !\SimpleProcessor|unit01|InstrReg|IRout [15])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|NextState.Sub~0 .lut_mask = 16'h0020;
defparam \SimpleProcessor|unit01|FSM|NextState.Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~27 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~27_combout  = (!\KEY[1]~input_o  & ((\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ) # ((\SimpleProcessor|unit01|InstrReg|IRout [12] & \SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~27_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~27 .lut_mask = 16'h00F8;
defparam \SimpleProcessor|unit01|FSM|CurrentState~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \SimpleProcessor|unit01|FSM|CurrentState.HALT (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.HALT .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~21 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~21_combout  = (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (!\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q  & (!\SimpleProcessor|unit01|FSM|CurrentState.HALT~q  & 
// !\SimpleProcessor|unit01|FSM|CurrentState.Decode~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~21_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~21 .lut_mask = 16'h0001;
defparam \SimpleProcessor|unit01|FSM|CurrentState~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~20 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~20_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Decode~q  & ((\SimpleProcessor|unit01|InstrReg|IRout [15]) # ((\SimpleProcessor|unit01|InstrReg|IRout [14] & \SimpleProcessor|unit01|InstrReg|IRout [13]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~20_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~20 .lut_mask = 16'hF080;
defparam \SimpleProcessor|unit01|FSM|CurrentState~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~22 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~22_combout  = (!\KEY[1]~input_o  & ((\SimpleProcessor|unit01|FSM|CurrentState~21_combout ) # (\SimpleProcessor|unit01|FSM|CurrentState~20_combout )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState~21_combout ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState~20_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~22_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~22 .lut_mask = 16'h0E0E;
defparam \SimpleProcessor|unit01|FSM|CurrentState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Fetch (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Fetch .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~18 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~18_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [12] & (\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout  & !\KEY[1]~input_o ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datac(\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~18_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~18 .lut_mask = 16'h0030;
defparam \SimpleProcessor|unit01|FSM|CurrentState~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Sub (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Sub .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~17 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~17_combout  = (!\KEY[1]~input_o  & (\SimpleProcessor|unit01|InstrReg|IRout [13] & (\SimpleProcessor|unit01|InstrReg|IRout [12] & \SimpleProcessor|unit01|FSM|WideOr3~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|FSM|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~17_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~17 .lut_mask = 16'h4000;
defparam \SimpleProcessor|unit01|FSM|CurrentState~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Add (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Add .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|NextState.Store~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|NextState.Store~0_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [13] & (\SimpleProcessor|unit01|FSM|CurrentState.Decode~q  & !\SimpleProcessor|unit01|InstrReg|IRout [15])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|NextState.Store~0 .lut_mask = 16'h0010;
defparam \SimpleProcessor|unit01|FSM|NextState.Store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~19 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~19_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [12] & (!\KEY[1]~input_o  & \SimpleProcessor|unit01|FSM|NextState.Store~0_combout ))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\KEY[1]~input_o ),
	.datac(\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~19_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~19 .lut_mask = 16'h2020;
defparam \SimpleProcessor|unit01|FSM|CurrentState~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \SimpleProcessor|unit01|FSM|CurrentState.Store (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.Store .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.Store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [8] & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Add~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Store~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1 .lut_mask = 16'hCCC8;
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [11] & ((\SimpleProcessor|unit01|FSM|CurrentState.Add~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Store~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2 .lut_mask = 16'hF0E0;
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [10] & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Add~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3 .lut_mask = 16'hF0E0;
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [5] & ((\SimpleProcessor|unit01|FSM|CurrentState.Add~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0 .lut_mask = 16'hE0E0;
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~25 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~25_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & !\KEY[1]~input_o )

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~25_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~25 .lut_mask = 16'h0A0A;
defparam \SimpleProcessor|unit01|FSM|CurrentState~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \SimpleProcessor|unit01|FSM|CurrentState.LoadB (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.LoadB .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.LoadB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~319 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~319_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [3] & ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Add~q 
// ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~319 .lut_mask = 16'h00FE;
defparam \SimpleProcessor|unit11|unit2|regfile~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~826 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~826_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (!\SimpleProcessor|unit01|InstrReg|IRout [2] & !\SimpleProcessor|unit01|InstrReg|IRout [0])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~826 .lut_mask = 16'h0004;
defparam \SimpleProcessor|unit11|unit2|regfile~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~13 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~13 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [7] & ((\SimpleProcessor|unit01|FSM|CurrentState.Add~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2 .lut_mask = 16'hE0E0;
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~822 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~822_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~822 .lut_mask = 16'h0400;
defparam \SimpleProcessor|unit11|unit2|regfile~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~77 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~77 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [6] & ((\SimpleProcessor|unit01|FSM|CurrentState.Add~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3 .lut_mask = 16'hC8C8;
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~810 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~810_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~77_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~13_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~13_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~77_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~810_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~810 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~259 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~259_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [3] & ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Add~q 
// ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~259 .lut_mask = 16'hFE00;
defparam \SimpleProcessor|unit11|unit2|regfile~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~830 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~830_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~830 .lut_mask = 16'h1000;
defparam \SimpleProcessor|unit11|unit2|regfile~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~205 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~205 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~818 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~818_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~818 .lut_mask = 16'h0010;
defparam \SimpleProcessor|unit11|unit2|regfile~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~141 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~141 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~811 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~811_combout  = (\SimpleProcessor|unit11|unit2|regfile~810_combout  & ((\SimpleProcessor|unit11|unit2|regfile~205_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~810_combout  & (((\SimpleProcessor|unit11|unit2|regfile~141_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~810_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~205_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~141_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~811_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~811 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Add~q )))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1 .lut_mask = 16'hA8A8;
defparam \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~821 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~821_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (\SimpleProcessor|unit01|InstrReg|IRout [1] & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~821 .lut_mask = 16'h4000;
defparam \SimpleProcessor|unit11|unit2|regfile~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~109 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~109 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~808 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~808_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~109_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~45_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~45_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~109_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~808_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~808 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~816 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~816_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~816 .lut_mask = 16'h0040;
defparam \SimpleProcessor|unit11|unit2|regfile~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~173 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~173 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~829 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~829_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~829 .lut_mask = 16'h4000;
defparam \SimpleProcessor|unit11|unit2|regfile~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~237 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~237 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~809 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~809_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~808_combout  & ((\SimpleProcessor|unit11|unit2|regfile~237_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~808_combout  & (\SimpleProcessor|unit11|unit2|regfile~173_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~808_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~808_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~173_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~237_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~809_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~809 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~812 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~812_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ) # (\SimpleProcessor|unit11|unit2|regfile~809_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~811_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~811_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~809_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~812_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~812 .lut_mask = 16'hAEA4;
defparam \SimpleProcessor|unit11|unit2|regfile~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~817 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~817_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~817 .lut_mask = 16'h0020;
defparam \SimpleProcessor|unit11|unit2|regfile~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~157 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~157 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~825 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~825_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (!\SimpleProcessor|unit01|InstrReg|IRout [2] & \SimpleProcessor|unit01|InstrReg|IRout [0])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~825 .lut_mask = 16'h0400;
defparam \SimpleProcessor|unit11|unit2|regfile~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~29 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~29 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~806 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~806_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~157_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~29_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~157_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~29_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~806_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~806 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~820 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~820_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (\SimpleProcessor|unit01|InstrReg|IRout [2] & \SimpleProcessor|unit01|InstrReg|IRout [0])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~820 .lut_mask = 16'h4000;
defparam \SimpleProcessor|unit11|unit2|regfile~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~93 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~93 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~828 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~828_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~828 .lut_mask = 16'h2000;
defparam \SimpleProcessor|unit11|unit2|regfile~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~221 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~221 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~807 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~807_combout  = (\SimpleProcessor|unit11|unit2|regfile~806_combout  & (((\SimpleProcessor|unit11|unit2|regfile~221_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~806_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~93_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~806_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~93_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~221_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~807_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~807 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~819 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~819_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~819 .lut_mask = 16'h0080;
defparam \SimpleProcessor|unit11|unit2|regfile~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~189 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~189 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~827 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~827_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (\SimpleProcessor|unit01|InstrReg|IRout [1] & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~827 .lut_mask = 16'h0080;
defparam \SimpleProcessor|unit11|unit2|regfile~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~61 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~61 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~813 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~813_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~189_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~61_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~189_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~61_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~813_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~813 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~823 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~823_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (\SimpleProcessor|unit01|InstrReg|IRout [1] & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~823 .lut_mask = 16'h8000;
defparam \SimpleProcessor|unit11|unit2|regfile~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~125 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~125 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~831 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~831_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit11|unit2|regfile~259_combout  & \SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~259_combout ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~831 .lut_mask = 16'h8000;
defparam \SimpleProcessor|unit11|unit2|regfile~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~253 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~253 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~814 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~814_combout  = (\SimpleProcessor|unit11|unit2|regfile~813_combout  & (((\SimpleProcessor|unit11|unit2|regfile~253_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~813_combout  & (\SimpleProcessor|unit11|unit2|regfile~125_q  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~813_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~125_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~253_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~814_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~814 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~815 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~815_combout  = (\SimpleProcessor|unit11|unit2|regfile~812_combout  & (((\SimpleProcessor|unit11|unit2|regfile~814_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~812_combout  & (\SimpleProcessor|unit11|unit2|regfile~807_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~812_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~807_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~814_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~815 .lut_mask = 16'hEA4A;
defparam \SimpleProcessor|unit11|unit2|regfile~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [9] & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Add~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0 .lut_mask = 16'hF0E0;
defparam \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~156 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~156 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~140 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~140 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~506 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~506_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~156_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~140_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~156_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~140_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~506_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~506 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~188 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~188 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~507 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~507_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~506_combout  & ((\SimpleProcessor|unit11|unit2|regfile~188_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~506_combout  & (\SimpleProcessor|unit11|unit2|regfile~172_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~506_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~506_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~172_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~188_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~507_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~507 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~252 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~252 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~204 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~204 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~236 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~236 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~513 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~513_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~236_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~204_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~204_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~236_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~513_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~513 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~220 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~220 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~514 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~514_combout  = (\SimpleProcessor|unit11|unit2|regfile~513_combout  & ((\SimpleProcessor|unit11|unit2|regfile~252_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~513_combout  & (((\SimpleProcessor|unit11|unit2|regfile~220_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~252_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~513_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~220_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~514_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~514 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~28 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~28 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~12 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~12 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~510 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~510_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~28_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~12_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~28_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~12_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~510_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~510 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~824 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~824_combout  = (\SimpleProcessor|unit11|unit2|regfile~319_combout  & (!\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & !\SimpleProcessor|unit01|InstrReg|IRout [2])))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~319_combout ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~824 .lut_mask = 16'h0020;
defparam \SimpleProcessor|unit11|unit2|regfile~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~44 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~44 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~60 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~60 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~511 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~511_combout  = (\SimpleProcessor|unit11|unit2|regfile~510_combout  & (((\SimpleProcessor|unit11|unit2|regfile~60_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~510_combout  & (\SimpleProcessor|unit11|unit2|regfile~44_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~510_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~44_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~60_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~511_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~511 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~76 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~76 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~108 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~108 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~508 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~508_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~108_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~76_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~76_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~108_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~508_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~508 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~124 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~124 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~92 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~92 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~509 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~509_combout  = (\SimpleProcessor|unit11|unit2|regfile~508_combout  & (((\SimpleProcessor|unit11|unit2|regfile~124_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~508_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~92_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~508_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~124_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~92_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~509_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~509 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~512 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~512_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~509_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~511_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~511_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~509_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~512_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~512 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~515 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~515_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~512_combout  & ((\SimpleProcessor|unit11|unit2|regfile~514_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~512_combout  & (\SimpleProcessor|unit11|unit2|regfile~507_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~512_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~507_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~514_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~512_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~515 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~251 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~251 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~219 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~219 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~235 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~235 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~203 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~203 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~523 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~523_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~235_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~203_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~235_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~203_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~523_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~523 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~524 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~524_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~523_combout  & (\SimpleProcessor|unit11|unit2|regfile~251_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~523_combout  & ((\SimpleProcessor|unit11|unit2|regfile~219_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~523_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~251_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~219_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~523_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~524_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~524 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~171 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~171 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~155 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~155 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~139 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~139 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~516 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~516_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~155_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~139_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~155_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~139_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~516_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~516 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~517 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~517_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~516_combout  & ((\SimpleProcessor|unit11|unit2|regfile~187_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~516_combout  & (\SimpleProcessor|unit11|unit2|regfile~171_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~516_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~171_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~187_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~516_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~517_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~517 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~75 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~75 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~107 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~107 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~518 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~518_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~107_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~75_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~75_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~107_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~518_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~518 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~123 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~123 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~91 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~91 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~519 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~519_combout  = (\SimpleProcessor|unit11|unit2|regfile~518_combout  & (((\SimpleProcessor|unit11|unit2|regfile~123_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~518_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~91_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~518_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~123_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~91_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~519_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~519 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~43 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~43 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~11 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~11 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~27 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~27 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~520 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~520_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~27_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~11_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~11_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~27_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~520_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~520 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~59 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~59 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~521 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~521_combout  = (\SimpleProcessor|unit11|unit2|regfile~520_combout  & (((\SimpleProcessor|unit11|unit2|regfile~59_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~520_combout  & (\SimpleProcessor|unit11|unit2|regfile~43_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~43_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~520_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~59_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~521_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~521 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~522 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~522_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~519_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~521_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~519_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~521_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~522_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~522 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~525 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~525_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~522_combout  & (\SimpleProcessor|unit11|unit2|regfile~524_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~522_combout  & ((\SimpleProcessor|unit11|unit2|regfile~517_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~522_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~524_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~517_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~522_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~525 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~154 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~154 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~218 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~218 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~90 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~90 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~538 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~538_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~90_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~26_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~90_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~26_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~538_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~538 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~539 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~539_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~538_combout  & ((\SimpleProcessor|unit11|unit2|regfile~218_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~538_combout  & (\SimpleProcessor|unit11|unit2|regfile~154_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~538_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~154_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~218_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~538_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~539_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~539 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~74 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~74 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~138 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~138 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~10 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~10 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~540 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~540_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~138_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~10_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~138_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~10_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~540_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~540 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~202 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~202 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~541 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~541_combout  = (\SimpleProcessor|unit11|unit2|regfile~540_combout  & (((\SimpleProcessor|unit11|unit2|regfile~202_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~540_combout  & (\SimpleProcessor|unit11|unit2|regfile~74_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~74_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~540_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~202_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~541_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~541 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~542 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~542_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~539_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~541_combout  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~539_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~541_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~542_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~542 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~122 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~122 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~58 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~58 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~543 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~543_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~122_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~58_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~122_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~58_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~543_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~543 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~186 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~186 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~250 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~250 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~544 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~544_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~543_combout  & ((\SimpleProcessor|unit11|unit2|regfile~250_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~543_combout  & (\SimpleProcessor|unit11|unit2|regfile~186_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~543_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~543_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~186_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~250_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~544_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~544 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~234 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~234 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~106 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~106 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~42 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~42 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~170 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~170 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~536 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~536_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~170_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~42_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~42_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~170_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~536_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~536 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~537 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~537_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~536_combout  & (\SimpleProcessor|unit11|unit2|regfile~234_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~536_combout  & ((\SimpleProcessor|unit11|unit2|regfile~106_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~536_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~234_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~106_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~536_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~537_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~537 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~545 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~545_combout  = (\SimpleProcessor|unit11|unit2|regfile~542_combout  & ((\SimpleProcessor|unit11|unit2|regfile~544_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~542_combout  & (((\SimpleProcessor|unit11|unit2|regfile~537_combout  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~542_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~544_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~537_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~545 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~185 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~185 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~153 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~153 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~137 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~137 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~568 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~568_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~169_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~137_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~137_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~169_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~568_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~568 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~569 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~569_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~568_combout  & (\SimpleProcessor|unit11|unit2|regfile~185_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~568_combout  & ((\SimpleProcessor|unit11|unit2|regfile~153_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~568_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~185_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~153_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~568_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~569_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~569 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~57 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~57 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~41 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~41 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~9 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~9 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~570 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~570_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~41_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~9_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~41_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~9_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~570_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~570 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~25 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~25 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~571 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~571_combout  = (\SimpleProcessor|unit11|unit2|regfile~570_combout  & ((\SimpleProcessor|unit11|unit2|regfile~57_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~570_combout  & (((\SimpleProcessor|unit11|unit2|regfile~25_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~57_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~570_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~25_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~571_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~571 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~572 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~572_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~569_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~571_combout  & !\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~569_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~571_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~572_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~572 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~249 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~249 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~201 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~201 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~217 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~217 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~573 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~573_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~217_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~201_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~201_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~217_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~573_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~573 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~233 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~233 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~574 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~574_combout  = (\SimpleProcessor|unit11|unit2|regfile~573_combout  & ((\SimpleProcessor|unit11|unit2|regfile~249_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~573_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & \SimpleProcessor|unit11|unit2|regfile~233_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~249_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~573_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~233_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~574_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~574 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit2|regfile~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~121 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~121 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~105 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~105 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~73 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~73 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~89 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~89 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~566 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~566_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~89_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~73_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~73_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~89_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~566_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~566 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~567 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~567_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~566_combout  & (\SimpleProcessor|unit11|unit2|regfile~121_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~566_combout  & ((\SimpleProcessor|unit11|unit2|regfile~105_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~566_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~121_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~105_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~566_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~567_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~567 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~575 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~575_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~572_combout  & (\SimpleProcessor|unit11|unit2|regfile~574_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~572_combout  & ((\SimpleProcessor|unit11|unit2|regfile~567_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~572_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~572_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~574_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~567_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~575 .lut_mask = 16'hE6C4;
defparam \SimpleProcessor|unit11|unit2|regfile~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|RF_s (
// Equation(s):
// \SimpleProcessor|unit01|FSM|RF_s~combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q )

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|RF_s .lut_mask = 16'hFFAA;
defparam \SimpleProcessor|unit01|FSM|RF_s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector9~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector9~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|FSM|RF_s~combout ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & \SimpleProcessor|unit01|InstrReg|IRout [0])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [4] & (\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & (\SimpleProcessor|unit01|InstrReg|IRout [0])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector9~0 .lut_mask = 16'hEAC0;
defparam \SimpleProcessor|unit01|FSM|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector8~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector8~0_combout  = (\SimpleProcessor|unit01|FSM|RF_s~combout  & ((\SimpleProcessor|unit01|InstrReg|IRout [5]) # ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & \SimpleProcessor|unit01|InstrReg|IRout [1])))) # 
// (!\SimpleProcessor|unit01|FSM|RF_s~combout  & (((\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & \SimpleProcessor|unit01|InstrReg|IRout [1]))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector8~0 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|FSM|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector7~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector7~0_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & ((\SimpleProcessor|unit01|InstrReg|IRout [2]) # ((\SimpleProcessor|unit01|InstrReg|IRout [6] & \SimpleProcessor|unit01|FSM|RF_s~combout )))) # 
// (!\SimpleProcessor|unit01|FSM|CurrentState.Store~q  & (\SimpleProcessor|unit01|InstrReg|IRout [6] & ((\SimpleProcessor|unit01|FSM|RF_s~combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datad(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector7~0 .lut_mask = 16'hECA0;
defparam \SimpleProcessor|unit01|FSM|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector6~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector6~0_combout  = (\SimpleProcessor|unit01|FSM|RF_s~combout  & ((\SimpleProcessor|unit01|InstrReg|IRout [7]) # ((\SimpleProcessor|unit01|InstrReg|IRout [3] & \SimpleProcessor|unit01|FSM|CurrentState.Store~q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_s~combout  & (\SimpleProcessor|unit01|InstrReg|IRout [3] & ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector6~0 .lut_mask = 16'hECA0;
defparam \SimpleProcessor|unit01|FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector5~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector5~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # ((\SimpleProcessor|unit01|InstrReg|IRout [8] & \SimpleProcessor|unit01|FSM|RF_s~combout )))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [4] & (((\SimpleProcessor|unit01|InstrReg|IRout [8] & \SimpleProcessor|unit01|FSM|RF_s~combout ))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.datad(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector5~0 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector4~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector4~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [5] & ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # ((\SimpleProcessor|unit01|FSM|RF_s~combout  & \SimpleProcessor|unit01|InstrReg|IRout [9])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [5] & (\SimpleProcessor|unit01|FSM|RF_s~combout  & (\SimpleProcessor|unit01|InstrReg|IRout [9])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datab(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector4~0 .lut_mask = 16'hEAC0;
defparam \SimpleProcessor|unit01|FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector3~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector3~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [10] & ((\SimpleProcessor|unit01|FSM|RF_s~combout ) # ((\SimpleProcessor|unit01|InstrReg|IRout [6] & \SimpleProcessor|unit01|FSM|CurrentState.Store~q )))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [6] & (\SimpleProcessor|unit01|FSM|CurrentState.Store~q )))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector3~0 .lut_mask = 16'hEAC0;
defparam \SimpleProcessor|unit01|FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|Selector2~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|Selector2~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [11] & ((\SimpleProcessor|unit01|FSM|RF_s~combout ) # ((\SimpleProcessor|unit01|InstrReg|IRout [7] & \SimpleProcessor|unit01|FSM|CurrentState.Store~q )))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [11] & (((\SimpleProcessor|unit01|InstrReg|IRout [7] & \SimpleProcessor|unit01|FSM|CurrentState.Store~q ))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datab(\SimpleProcessor|unit01|FSM|RF_s~combout ),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|Selector2~0 .lut_mask = 16'hF888;
defparam \SimpleProcessor|unit01|FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~228 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~228 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~164 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~164 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~36 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~36 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~100 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~100 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~668 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~668_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~100_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~36_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~36_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~100_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~668_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~668 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~669 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~669_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~668_combout  & (\SimpleProcessor|unit11|unit2|regfile~228_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~668_combout  & ((\SimpleProcessor|unit11|unit2|regfile~164_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~668_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~228_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~164_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~668_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~669_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~669 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~196 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~196 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~132 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~132 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~4 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~4 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~670 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~670_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~68_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~4_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~4_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~68_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~670_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~670 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~671 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~671_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~670_combout  & (\SimpleProcessor|unit11|unit2|regfile~196_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~670_combout  & ((\SimpleProcessor|unit11|unit2|regfile~132_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~670_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~196_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~132_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~670_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~671_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~671 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~672 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~672_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~669_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~671_combout  & !\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~669_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~671_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~672_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~672 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~52 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~52 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~180 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~180 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~673 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~673_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~180_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~52_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~52_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~180_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~673_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~673 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~244 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~244 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~116 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~116 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~674 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~674_combout  = (\SimpleProcessor|unit11|unit2|regfile~673_combout  & ((\SimpleProcessor|unit11|unit2|regfile~244_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~673_combout  & (((\SimpleProcessor|unit11|unit2|regfile~116_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~673_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~244_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~116_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~674_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~674 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~84 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~84 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~212 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~212 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~148 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~148 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~20 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~20 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~666 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~666_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~148_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~20_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~148_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~20_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~666_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~666 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~667 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~667_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~666_combout  & ((\SimpleProcessor|unit11|unit2|regfile~212_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~666_combout  & (\SimpleProcessor|unit11|unit2|regfile~84_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~666_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~84_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~212_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~666_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~667_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~667 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~675 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~675_combout  = (\SimpleProcessor|unit11|unit2|regfile~672_combout  & ((\SimpleProcessor|unit11|unit2|regfile~674_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~672_combout  & (((\SimpleProcessor|unit11|unit2|regfile~667_combout  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~672_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~674_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~667_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~675 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~147 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~147 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~131 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~131 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~686 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~686_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~147_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~131_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~147_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~131_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~686_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~686 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~179 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~179 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~163 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~163 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~687 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~687_combout  = (\SimpleProcessor|unit11|unit2|regfile~686_combout  & ((\SimpleProcessor|unit11|unit2|regfile~179_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~686_combout  & (((\SimpleProcessor|unit11|unit2|regfile~163_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~686_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~179_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~163_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~687_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~687 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~3 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~3 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~19 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~19 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~690 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~690_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~19_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~3_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~3_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~19_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~690_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~690 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~51 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~51 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~35 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~35 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~691 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~691_combout  = (\SimpleProcessor|unit11|unit2|regfile~690_combout  & ((\SimpleProcessor|unit11|unit2|regfile~51_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~690_combout  & (((\SimpleProcessor|unit11|unit2|regfile~35_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~690_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~51_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~35_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~691_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~691 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~99 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~99 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~67 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~67 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~688 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~688_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~99_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~67_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~99_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~67_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~688_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~688 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~83 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~83 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~115 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~115 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~689 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~689_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~688_combout  & ((\SimpleProcessor|unit11|unit2|regfile~115_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~688_combout  & (\SimpleProcessor|unit11|unit2|regfile~83_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~688_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~688_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~83_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~115_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~689_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~689 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~692 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~692_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~689_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~691_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~691_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~689_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~692_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~692 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~211 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~211 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~243 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~243 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~195 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~195 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~693 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~693_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~227_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~195_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~195_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~227_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~693_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~693 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~694 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~694_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~693_combout  & ((\SimpleProcessor|unit11|unit2|regfile~243_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~693_combout  & (\SimpleProcessor|unit11|unit2|regfile~211_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~693_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~211_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~243_q ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~693_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~694_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~694 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~695 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~695_combout  = (\SimpleProcessor|unit11|unit2|regfile~692_combout  & (((\SimpleProcessor|unit11|unit2|regfile~694_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~692_combout  & (\SimpleProcessor|unit11|unit2|regfile~687_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~687_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~692_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~694_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~695 .lut_mask = 16'hEC2C;
defparam \SimpleProcessor|unit11|unit2|regfile~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~34 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~34 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~162 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~162 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~706 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~706_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~162_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~34_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~34_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~162_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~706_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~706 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~98 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~98 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~226 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~226 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~707 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~707_combout  = (\SimpleProcessor|unit11|unit2|regfile~706_combout  & (((\SimpleProcessor|unit11|unit2|regfile~226_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~706_combout  & (\SimpleProcessor|unit11|unit2|regfile~98_q  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~706_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~98_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~226_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~707_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~707 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~50 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~50 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~114 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~114 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~713 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~713_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~114_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~50_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~50_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~114_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~713_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~713 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~242 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~242 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~178 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~178 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~714 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~714_combout  = (\SimpleProcessor|unit11|unit2|regfile~713_combout  & (((\SimpleProcessor|unit11|unit2|regfile~242_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~713_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~178_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~713_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~242_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~178_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~714_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~714 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~18 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~18 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~708 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~708_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~82_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~18_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~18_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~82_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~708_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~708 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~146 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~146 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~210 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~210 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~709 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~709_combout  = (\SimpleProcessor|unit11|unit2|regfile~708_combout  & (((\SimpleProcessor|unit11|unit2|regfile~210_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~708_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~146_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~708_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~146_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~210_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~709_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~709 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~194 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~194 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~66 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~66 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~2 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~2 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~130 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~130 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~710 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~710_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~130_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~2_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~2_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~130_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~710_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~710 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~711 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~711_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~710_combout  & (\SimpleProcessor|unit11|unit2|regfile~194_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~710_combout  & ((\SimpleProcessor|unit11|unit2|regfile~66_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~710_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~194_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~66_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~710_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~711_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~711 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~712 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~712_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~709_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~711_combout  & !\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~709_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~711_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~712_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~712 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~715 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~715_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~712_combout  & ((\SimpleProcessor|unit11|unit2|regfile~714_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~712_combout  & (\SimpleProcessor|unit11|unit2|regfile~707_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~712_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~707_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~714_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~712_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~715 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~49 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~49 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~33 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~33 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~1 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~1 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~730 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~730_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~33_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~1_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~33_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~1_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~730_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~730 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~17 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~17 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~731 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~731_combout  = (\SimpleProcessor|unit11|unit2|regfile~730_combout  & ((\SimpleProcessor|unit11|unit2|regfile~49_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~730_combout  & (((\SimpleProcessor|unit11|unit2|regfile~17_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~49_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~730_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~17_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~731_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~731 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~129 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~129 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~161 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~161 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~728 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~728_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~161_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~129_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~129_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~161_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~728_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~728 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~145 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~145 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~177 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~177 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~729 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~729_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~728_combout  & ((\SimpleProcessor|unit11|unit2|regfile~177_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~728_combout  & (\SimpleProcessor|unit11|unit2|regfile~145_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~728_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~728_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~145_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~177_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~729_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~729 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~732 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~732_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ) # (\SimpleProcessor|unit11|unit2|regfile~729_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~731_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~731_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~729_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~732_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~732 .lut_mask = 16'hCEC2;
defparam \SimpleProcessor|unit11|unit2|regfile~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~113 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~113 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~81 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~81 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~65 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~65 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~726 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~726_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~81_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~65_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~81_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~65_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~726_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~726 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~727 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~727_combout  = (\SimpleProcessor|unit11|unit2|regfile~726_combout  & ((\SimpleProcessor|unit11|unit2|regfile~113_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~726_combout  & (((\SimpleProcessor|unit11|unit2|regfile~97_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~113_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~726_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~97_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~727_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~727 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~225 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~225 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~209 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~209 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~193 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~193 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~733 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~733_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~209_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~193_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~209_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~193_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~733_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~733 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~241 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~241 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~734 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~734_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~733_combout  & ((\SimpleProcessor|unit11|unit2|regfile~241_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~733_combout  & (\SimpleProcessor|unit11|unit2|regfile~225_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~733_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~225_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~733_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~241_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~734_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~734 .lut_mask = 16'hF838;
defparam \SimpleProcessor|unit11|unit2|regfile~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~735 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~735_combout  = (\SimpleProcessor|unit11|unit2|regfile~732_combout  & (((\SimpleProcessor|unit11|unit2|regfile~734_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~732_combout  & (\SimpleProcessor|unit11|unit2|regfile~727_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~732_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~727_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~734_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~735 .lut_mask = 16'hEA4A;
defparam \SimpleProcessor|unit11|unit2|regfile~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~32 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~32 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~96 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~96 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~748 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~748_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~96_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~32_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~32_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~96_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~748_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~748 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~160 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~160 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~224 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~224 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~749 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~749_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~748_combout  & ((\SimpleProcessor|unit11|unit2|regfile~224_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~748_combout  & (\SimpleProcessor|unit11|unit2|regfile~160_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~748_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~748_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~160_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~224_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~749_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~749 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~192 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~192 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~128 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~128 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~0 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~0 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~64 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~64 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~750 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~750_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~64_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~0_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~0_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~64_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~750_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~750 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~751 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~751_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~750_combout  & (\SimpleProcessor|unit11|unit2|regfile~192_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~750_combout  & ((\SimpleProcessor|unit11|unit2|regfile~128_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~750_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~192_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~128_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~750_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~751_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~751 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~752 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~752_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~749_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~751_combout  & !\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~749_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~751_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~752_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~752 .lut_mask = 16'hF0AC;
defparam \SimpleProcessor|unit11|unit2|regfile~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~48 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~48 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~753 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~753_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~176_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~48_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~48_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~176_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~753_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~753 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~112 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~112 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~240 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~240 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~754 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~754_combout  = (\SimpleProcessor|unit11|unit2|regfile~753_combout  & (((\SimpleProcessor|unit11|unit2|regfile~240_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~753_combout  & (\SimpleProcessor|unit11|unit2|regfile~112_q  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~753_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~112_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~240_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~754_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~754 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~80 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~80 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~208 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~208 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~16 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~16 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~144 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~144 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~746 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~746_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~144_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~16_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~16_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~144_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~746_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~746 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~747 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~747_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~746_combout  & ((\SimpleProcessor|unit11|unit2|regfile~208_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~746_combout  & (\SimpleProcessor|unit11|unit2|regfile~80_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~746_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~80_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~208_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~746_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~747_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~747 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~755 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~755_combout  = (\SimpleProcessor|unit11|unit2|regfile~752_combout  & ((\SimpleProcessor|unit11|unit2|regfile~754_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~752_combout  & (((\SimpleProcessor|unit11|unit2|regfile~747_combout  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~752_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~754_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~747_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~755 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~0_combout  = (\SimpleProcessor|unit11|unit2|regfile~745_combout  & ((GND) # (!\SimpleProcessor|unit11|unit2|regfile~755_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~745_combout  & 
// (\SimpleProcessor|unit11|unit2|regfile~755_combout  $ (GND)))
// \SimpleProcessor|unit11|unit3|Add2~1  = CARRY((\SimpleProcessor|unit11|unit2|regfile~745_combout ) # (!\SimpleProcessor|unit11|unit2|regfile~755_combout ))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Add2~0_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~1 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~0 .lut_mask = 16'h66BB;
defparam \SimpleProcessor|unit11|unit3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~2 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~2_combout  = (\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SimpleProcessor|unit11|unit2|regfile~735_combout  & (!\SimpleProcessor|unit11|unit3|Add2~1 )) # (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~1  & VCC)))) # (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SimpleProcessor|unit11|unit2|regfile~735_combout  & ((\SimpleProcessor|unit11|unit3|Add2~1 ) # (GND))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & (!\SimpleProcessor|unit11|unit3|Add2~1 ))))
// \SimpleProcessor|unit11|unit3|Add2~3  = CARRY((\SimpleProcessor|unit11|unit2|regfile~725_combout  & (\SimpleProcessor|unit11|unit2|regfile~735_combout  & !\SimpleProcessor|unit11|unit3|Add2~1 )) # (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~735_combout ) # (!\SimpleProcessor|unit11|unit3|Add2~1 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~1 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~2_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~3 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~2 .lut_mask = 16'h694D;
defparam \SimpleProcessor|unit11|unit3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~4 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~4_combout  = ((\SimpleProcessor|unit11|unit2|regfile~705_combout  $ (\SimpleProcessor|unit11|unit2|regfile~715_combout  $ (\SimpleProcessor|unit11|unit3|Add2~3 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~5  = CARRY((\SimpleProcessor|unit11|unit2|regfile~705_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~3 ) # (!\SimpleProcessor|unit11|unit2|regfile~715_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~705_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~715_combout  & !\SimpleProcessor|unit11|unit3|Add2~3 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~3 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~4_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~5 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~4 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~6 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~6_combout  = (\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit3|Add2~5 )) # (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add2~5 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((\SimpleProcessor|unit11|unit2|regfile~685_combout  & (\SimpleProcessor|unit11|unit3|Add2~5  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit3|Add2~5 ))))
// \SimpleProcessor|unit11|unit3|Add2~7  = CARRY((\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~5 ) # (!\SimpleProcessor|unit11|unit2|regfile~685_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & !\SimpleProcessor|unit11|unit3|Add2~5 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~5 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~6_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~7 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~6 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~8 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~8_combout  = ((\SimpleProcessor|unit11|unit2|regfile~665_combout  $ (\SimpleProcessor|unit11|unit2|regfile~675_combout  $ (\SimpleProcessor|unit11|unit3|Add2~7 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~9  = CARRY((\SimpleProcessor|unit11|unit2|regfile~665_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~7 ) # (!\SimpleProcessor|unit11|unit2|regfile~675_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~665_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~675_combout  & !\SimpleProcessor|unit11|unit3|Add2~7 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~7 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~8_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~9 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~8 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~191 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~191 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~255 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~255 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~63 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~63 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~773 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~773_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~127_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~63_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~127_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~63_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~773_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~773 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~774 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~774_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~773_combout  & ((\SimpleProcessor|unit11|unit2|regfile~255_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~773_combout  & (\SimpleProcessor|unit11|unit2|regfile~191_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~773_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~191_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~255_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~773_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~774_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~774 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~239 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~239 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~111 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~111 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~47 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~47 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~175 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~175 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~766 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~766_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~175_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~47_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~47_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~175_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~766_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~766 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~767 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~767_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~766_combout  & (\SimpleProcessor|unit11|unit2|regfile~239_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~766_combout  & ((\SimpleProcessor|unit11|unit2|regfile~111_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~766_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~239_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~111_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~766_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~767_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~767 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~31 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~31 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~95 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~95 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~768 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~768_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~95_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~31_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~31_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~95_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~768_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~768 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~159 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~159 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~223 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~223 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~769 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~769_combout  = (\SimpleProcessor|unit11|unit2|regfile~768_combout  & (((\SimpleProcessor|unit11|unit2|regfile~223_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~768_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~159_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~768_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~159_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~223_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~769_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~769 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~207 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~207 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~79 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~79 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~15 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~15 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~143 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~143 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~770 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~770_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~143_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~15_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~15_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~143_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~770_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~770 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~771 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~771_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~770_combout  & (\SimpleProcessor|unit11|unit2|regfile~207_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~770_combout  & ((\SimpleProcessor|unit11|unit2|regfile~79_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~770_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~207_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~79_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~770_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~771_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~771 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~772 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~772_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~769_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~771_combout )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~769_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~771_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~772_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~772 .lut_mask = 16'hFA0C;
defparam \SimpleProcessor|unit11|unit2|regfile~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~775 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~775_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~772_combout  & (\SimpleProcessor|unit11|unit2|regfile~774_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~772_combout  & ((\SimpleProcessor|unit11|unit2|regfile~767_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~772_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~774_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~767_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~772_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~775 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux0~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux0~0_combout  = (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & \SimpleProcessor|unit01|FSM|CurrentState.Add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux0~0 .lut_mask = 16'h0F00;
defparam \SimpleProcessor|unit11|unit3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~110 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~110 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~126 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~126 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~78 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~78 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~94 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~94 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~786 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~786_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~94_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~78_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~78_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~94_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~786_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~786 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~787 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~787_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~786_combout  & ((\SimpleProcessor|unit11|unit2|regfile~126_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~786_combout  & (\SimpleProcessor|unit11|unit2|regfile~110_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~786_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~110_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~126_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~786_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~787_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~787 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~206 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~206 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~793 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~793_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~222_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~206_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~222_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~206_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~793_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~793 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~238 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~238 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~254 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~254 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~794 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~794_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~793_combout  & ((\SimpleProcessor|unit11|unit2|regfile~254_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~793_combout  & (\SimpleProcessor|unit11|unit2|regfile~238_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~793_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~793_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~238_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~254_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~794_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~794 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~62 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~62 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~30 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~30 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~14 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~14 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~46 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~46 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~790 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~790_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~46_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~14_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~14_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~46_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~790_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~790 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~791 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~791_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~790_combout  & (\SimpleProcessor|unit11|unit2|regfile~62_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~790_combout  & ((\SimpleProcessor|unit11|unit2|regfile~30_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~790_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~62_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~30_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~790_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~791_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~791 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~190 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~190 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~158 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~158 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~142 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~142 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~174 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~174 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~788 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~788_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~174_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~142_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~142_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~174_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~788_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~788 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~789 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~789_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~788_combout  & (\SimpleProcessor|unit11|unit2|regfile~190_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~788_combout  & ((\SimpleProcessor|unit11|unit2|regfile~158_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~788_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~190_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~158_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~788_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~789_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~789 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~792 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~792_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~789_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~791_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~791_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~789_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~792_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~792 .lut_mask = 16'hF2C2;
defparam \SimpleProcessor|unit11|unit2|regfile~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~795 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~795_combout  = (\SimpleProcessor|unit11|unit2|regfile~792_combout  & (((\SimpleProcessor|unit11|unit2|regfile~794_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~792_combout  & (\SimpleProcessor|unit11|unit2|regfile~787_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~787_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~794_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~792_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~795 .lut_mask = 16'hCAF0;
defparam \SimpleProcessor|unit11|unit2|regfile~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~184 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~184 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~583 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~583_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~184_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~56_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~184_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~56_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~583_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~583 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~120 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~120 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~248 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~248 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~584 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~584_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~583_combout  & ((\SimpleProcessor|unit11|unit2|regfile~248_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~583_combout  & (\SimpleProcessor|unit11|unit2|regfile~120_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~583_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~583_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~120_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~248_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~584_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~584 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~152 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~152 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~24 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~24 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~576 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~576_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~152_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~24_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~152_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~24_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~576_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~576 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~216 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~216 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~88 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~88 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~577 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~577_combout  = (\SimpleProcessor|unit11|unit2|regfile~576_combout  & ((\SimpleProcessor|unit11|unit2|regfile~216_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~576_combout  & (((\SimpleProcessor|unit11|unit2|regfile~88_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~576_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~216_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~88_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~577_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~577 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~72 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~72 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~8 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~8 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~580 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~580_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~72_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~8_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~72_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~8_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~580_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~580 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~200 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~200 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~136 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~136 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~581 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~581_combout  = (\SimpleProcessor|unit11|unit2|regfile~580_combout  & (((\SimpleProcessor|unit11|unit2|regfile~200_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~580_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~136_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~580_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~200_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~136_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~581_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~581 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~104 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~104 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~40 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~40 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~578 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~578_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~104_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~40_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~104_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~40_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~578_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~578 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~168 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~168 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~232 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~232 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~579 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~579_combout  = (\SimpleProcessor|unit11|unit2|regfile~578_combout  & (((\SimpleProcessor|unit11|unit2|regfile~232_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~578_combout  & (\SimpleProcessor|unit11|unit2|regfile~168_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~578_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~168_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~232_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~579_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~579 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~582 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~582_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~579_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~581_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~581_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~579_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~582_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~582 .lut_mask = 16'hF0CA;
defparam \SimpleProcessor|unit11|unit2|regfile~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~585 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~585_combout  = (\SimpleProcessor|unit11|unit2|regfile~582_combout  & ((\SimpleProcessor|unit11|unit2|regfile~584_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~582_combout  & (((\SimpleProcessor|unit11|unit2|regfile~577_combout  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~584_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~577_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~582_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~585 .lut_mask = 16'hACF0;
defparam \SimpleProcessor|unit11|unit2|regfile~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~86 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~86 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~22 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~22 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~628 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~628_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~86_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~22_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~86_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~22_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~628_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~628 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~150 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~150 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~214 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~214 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~629 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~629_combout  = (\SimpleProcessor|unit11|unit2|regfile~628_combout  & (((\SimpleProcessor|unit11|unit2|regfile~214_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~628_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~150_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~628_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~150_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~214_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~629_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~629 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~198 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~198 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~134 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~134 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~6 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~6 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~630 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~630_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~134_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~6_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~134_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~6_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~630_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~630 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~631 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~631_combout  = (\SimpleProcessor|unit11|unit2|regfile~630_combout  & ((\SimpleProcessor|unit11|unit2|regfile~198_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~630_combout  & (((\SimpleProcessor|unit11|unit2|regfile~70_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~198_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~630_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~70_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~631_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~631 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~632 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~632_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~629_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~631_combout )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~629_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~631_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~632_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~632 .lut_mask = 16'hFA0C;
defparam \SimpleProcessor|unit11|unit2|regfile~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~246feeder (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~246feeder_combout  = \SimpleProcessor|unit11|mxunit0|M[6]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~246feeder .lut_mask = 16'hFF00;
defparam \SimpleProcessor|unit11|unit2|regfile~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~246 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|unit2|regfile~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~246 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~182 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~182 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~118 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~118 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~54 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~54 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~633 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~633_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~118_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~54_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~118_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~54_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~633_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~633 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~634 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~634_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~633_combout  & (\SimpleProcessor|unit11|unit2|regfile~246_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~633_combout  & ((\SimpleProcessor|unit11|unit2|regfile~182_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~633_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~246_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~182_q ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~633_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~634_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~634 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~102 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~102 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~230 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~230 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~38 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~38 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~166 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~166 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~626 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~626_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~166_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~38_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~38_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~166_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~626_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~626 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~627 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~627_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~626_combout  & ((\SimpleProcessor|unit11|unit2|regfile~230_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~626_combout  & (\SimpleProcessor|unit11|unit2|regfile~102_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~626_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~102_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~230_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~626_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~627_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~627 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~635 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~635_combout  = (\SimpleProcessor|unit11|unit2|regfile~632_combout  & ((\SimpleProcessor|unit11|unit2|regfile~634_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~632_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & \SimpleProcessor|unit11|unit2|regfile~627_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~632_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~634_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~627_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~635 .lut_mask = 16'hDA8A;
defparam \SimpleProcessor|unit11|unit2|regfile~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \SimpleProcessor|unit11|unit2|regfile~69 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~69 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~85 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~85 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~646 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~646_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~85_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~69_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~69_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~85_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~646_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~646 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~101 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~101 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~117 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~117 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~647 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~647_combout  = (\SimpleProcessor|unit11|unit2|regfile~646_combout  & (((\SimpleProcessor|unit11|unit2|regfile~117_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~646_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~101_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~646_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~101_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~117_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~647_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~647 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~229 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~229 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~245 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~245 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~197 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~197 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~653 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~653_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~213_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~197_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~213_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~197_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~653_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~653 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~654 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~654_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~653_combout  & ((\SimpleProcessor|unit11|unit2|regfile~245_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~653_combout  & (\SimpleProcessor|unit11|unit2|regfile~229_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~653_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~229_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~245_q ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~653_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~654_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~654 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~133 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~133 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~165 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~165 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~648 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~648_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~165_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~133_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~133_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~165_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~648_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~648 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~149 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~149 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \SimpleProcessor|unit11|unit2|regfile~181 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~181 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~649 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~649_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~648_combout  & ((\SimpleProcessor|unit11|unit2|regfile~181_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~648_combout  & (\SimpleProcessor|unit11|unit2|regfile~149_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~648_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~648_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~149_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~181_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~649_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~649 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~53 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~53 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~21 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~21 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~37 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~37 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~5 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~5 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~650 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~650_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~37_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~5_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~37_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~5_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~650_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~650 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~651 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~651_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~650_combout  & (\SimpleProcessor|unit11|unit2|regfile~53_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~650_combout  & ((\SimpleProcessor|unit11|unit2|regfile~21_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~650_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~53_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~21_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~650_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~651_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~651 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~652 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~652_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~649_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~651_combout )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~649_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~651_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~652_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~652 .lut_mask = 16'hE3E0;
defparam \SimpleProcessor|unit11|unit2|regfile~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~655 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~655_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~652_combout  & ((\SimpleProcessor|unit11|unit2|regfile~654_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~652_combout  & (\SimpleProcessor|unit11|unit2|regfile~647_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~652_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~647_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~654_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~652_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~655 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~0_combout  = (\SimpleProcessor|unit11|unit2|regfile~745_combout  & (\SimpleProcessor|unit11|unit2|regfile~755_combout  $ (VCC))) # (!\SimpleProcessor|unit11|unit2|regfile~745_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~755_combout ) # (GND)))
// \SimpleProcessor|unit11|unit3|Add1~1  = CARRY((\SimpleProcessor|unit11|unit2|regfile~755_combout ) # (!\SimpleProcessor|unit11|unit2|regfile~745_combout ))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Add1~0_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~1 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~0 .lut_mask = 16'h66DD;
defparam \SimpleProcessor|unit11|unit3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~2 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~2_combout  = (\SimpleProcessor|unit11|unit2|regfile~735_combout  & ((\SimpleProcessor|unit11|unit2|regfile~725_combout  & (!\SimpleProcessor|unit11|unit3|Add1~1 )) # (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & 
// (\SimpleProcessor|unit11|unit3|Add1~1  & VCC)))) # (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & ((\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SimpleProcessor|unit11|unit3|Add1~1 ) # (GND))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & (!\SimpleProcessor|unit11|unit3|Add1~1 ))))
// \SimpleProcessor|unit11|unit3|Add1~3  = CARRY((\SimpleProcessor|unit11|unit2|regfile~735_combout  & (\SimpleProcessor|unit11|unit2|regfile~725_combout  & !\SimpleProcessor|unit11|unit3|Add1~1 )) # (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~725_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~1 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~1 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~2_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~3 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~2 .lut_mask = 16'h694D;
defparam \SimpleProcessor|unit11|unit3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~4 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~4_combout  = ((\SimpleProcessor|unit11|unit2|regfile~705_combout  $ (\SimpleProcessor|unit11|unit2|regfile~715_combout  $ (\SimpleProcessor|unit11|unit3|Add1~3 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~5  = CARRY((\SimpleProcessor|unit11|unit2|regfile~705_combout  & (\SimpleProcessor|unit11|unit2|regfile~715_combout  & !\SimpleProcessor|unit11|unit3|Add1~3 )) # (!\SimpleProcessor|unit11|unit2|regfile~705_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~715_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~3 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~3 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~4_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~5 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~4 .lut_mask = 16'h964D;
defparam \SimpleProcessor|unit11|unit3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~6 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~6_combout  = (\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit3|Add1~5 )) # (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & 
// (\SimpleProcessor|unit11|unit3|Add1~5  & VCC)))) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((\SimpleProcessor|unit11|unit2|regfile~685_combout  & ((\SimpleProcessor|unit11|unit3|Add1~5 ) # (GND))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit3|Add1~5 ))))
// \SimpleProcessor|unit11|unit3|Add1~7  = CARRY((\SimpleProcessor|unit11|unit2|regfile~695_combout  & (\SimpleProcessor|unit11|unit2|regfile~685_combout  & !\SimpleProcessor|unit11|unit3|Add1~5 )) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~685_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~5 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~5 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~6_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~7 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~6 .lut_mask = 16'h694D;
defparam \SimpleProcessor|unit11|unit3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~8 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~8_combout  = ((\SimpleProcessor|unit11|unit2|regfile~675_combout  $ (\SimpleProcessor|unit11|unit2|regfile~665_combout  $ (\SimpleProcessor|unit11|unit3|Add1~7 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~9  = CARRY((\SimpleProcessor|unit11|unit2|regfile~675_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~7 ) # (!\SimpleProcessor|unit11|unit2|regfile~665_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~675_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~665_combout  & !\SimpleProcessor|unit11|unit3|Add1~7 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~7 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~8_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~9 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~8 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~10 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~10_combout  = (\SimpleProcessor|unit11|unit2|regfile~645_combout  & ((\SimpleProcessor|unit11|unit2|regfile~655_combout  & (!\SimpleProcessor|unit11|unit3|Add1~9 )) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  
// & ((\SimpleProcessor|unit11|unit3|Add1~9 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & ((\SimpleProcessor|unit11|unit2|regfile~655_combout  & (\SimpleProcessor|unit11|unit3|Add1~9  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & (!\SimpleProcessor|unit11|unit3|Add1~9 ))))
// \SimpleProcessor|unit11|unit3|Add1~11  = CARRY((\SimpleProcessor|unit11|unit2|regfile~645_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~9 ) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~645_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & !\SimpleProcessor|unit11|unit3|Add1~9 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~9 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~10_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~11 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~10 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~12 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~12_combout  = ((\SimpleProcessor|unit11|unit2|regfile~625_combout  $ (\SimpleProcessor|unit11|unit2|regfile~635_combout  $ (\SimpleProcessor|unit11|unit3|Add1~11 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~13  = CARRY((\SimpleProcessor|unit11|unit2|regfile~625_combout  & (\SimpleProcessor|unit11|unit2|regfile~635_combout  & !\SimpleProcessor|unit11|unit3|Add1~11 )) # (!\SimpleProcessor|unit11|unit2|regfile~625_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~635_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~11 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~11 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~12_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~13 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~12 .lut_mask = 16'h964D;
defparam \SimpleProcessor|unit11|unit3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~0_combout  = (\SimpleProcessor|unit11|unit2|regfile~755_combout  & (\SimpleProcessor|unit11|unit2|regfile~745_combout  $ (VCC))) # (!\SimpleProcessor|unit11|unit2|regfile~755_combout  & 
// (\SimpleProcessor|unit11|unit2|regfile~745_combout  & VCC))
// \SimpleProcessor|unit11|unit3|Add0~1  = CARRY((\SimpleProcessor|unit11|unit2|regfile~755_combout  & \SimpleProcessor|unit11|unit2|regfile~745_combout ))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Add0~0_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~1 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~0 .lut_mask = 16'h6688;
defparam \SimpleProcessor|unit11|unit3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~2 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~2_combout  = (\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SimpleProcessor|unit11|unit2|regfile~735_combout  & (\SimpleProcessor|unit11|unit3|Add0~1  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & (!\SimpleProcessor|unit11|unit3|Add0~1 )))) # (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SimpleProcessor|unit11|unit2|regfile~735_combout  & (!\SimpleProcessor|unit11|unit3|Add0~1 )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & ((\SimpleProcessor|unit11|unit3|Add0~1 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~3  = CARRY((\SimpleProcessor|unit11|unit2|regfile~725_combout  & (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & !\SimpleProcessor|unit11|unit3|Add0~1 )) # (!\SimpleProcessor|unit11|unit2|regfile~725_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~1 ) # (!\SimpleProcessor|unit11|unit2|regfile~735_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~1 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~2_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~3 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~2 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~4 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~4_combout  = ((\SimpleProcessor|unit11|unit2|regfile~705_combout  $ (\SimpleProcessor|unit11|unit2|regfile~715_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~3 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~5  = CARRY((\SimpleProcessor|unit11|unit2|regfile~705_combout  & ((\SimpleProcessor|unit11|unit2|regfile~715_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~3 ))) # (!\SimpleProcessor|unit11|unit2|regfile~705_combout  & 
// (\SimpleProcessor|unit11|unit2|regfile~715_combout  & !\SimpleProcessor|unit11|unit3|Add0~3 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~3 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~4_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~5 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~4 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~6 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~6_combout  = (\SimpleProcessor|unit11|unit2|regfile~685_combout  & ((\SimpleProcessor|unit11|unit2|regfile~695_combout  & (\SimpleProcessor|unit11|unit3|Add0~5  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & (!\SimpleProcessor|unit11|unit3|Add0~5 )))) # (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & ((\SimpleProcessor|unit11|unit2|regfile~695_combout  & (!\SimpleProcessor|unit11|unit3|Add0~5 )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & ((\SimpleProcessor|unit11|unit3|Add0~5 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~7  = CARRY((\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & !\SimpleProcessor|unit11|unit3|Add0~5 )) # (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~5 ) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~5 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~6_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~7 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~6 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~8 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~8_combout  = ((\SimpleProcessor|unit11|unit2|regfile~665_combout  $ (\SimpleProcessor|unit11|unit2|regfile~675_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~7 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~9  = CARRY((\SimpleProcessor|unit11|unit2|regfile~665_combout  & ((\SimpleProcessor|unit11|unit2|regfile~675_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~7 ))) # (!\SimpleProcessor|unit11|unit2|regfile~665_combout  & 
// (\SimpleProcessor|unit11|unit2|regfile~675_combout  & !\SimpleProcessor|unit11|unit3|Add0~7 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~7 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~8_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~9 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~8 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~10 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~10_combout  = (\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((\SimpleProcessor|unit11|unit2|regfile~645_combout  & (\SimpleProcessor|unit11|unit3|Add0~9  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & (!\SimpleProcessor|unit11|unit3|Add0~9 )))) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((\SimpleProcessor|unit11|unit2|regfile~645_combout  & (!\SimpleProcessor|unit11|unit3|Add0~9 )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & ((\SimpleProcessor|unit11|unit3|Add0~9 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~11  = CARRY((\SimpleProcessor|unit11|unit2|regfile~655_combout  & (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & !\SimpleProcessor|unit11|unit3|Add0~9 )) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~9 ) # (!\SimpleProcessor|unit11|unit2|regfile~645_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~9 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~10_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~11 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~10 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~12 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~12_combout  = ((\SimpleProcessor|unit11|unit2|regfile~625_combout  $ (\SimpleProcessor|unit11|unit2|regfile~635_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~11 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~13  = CARRY((\SimpleProcessor|unit11|unit2|regfile~625_combout  & ((\SimpleProcessor|unit11|unit2|regfile~635_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~11 ))) # (!\SimpleProcessor|unit11|unit2|regfile~625_combout  
// & (\SimpleProcessor|unit11|unit2|regfile~635_combout  & !\SimpleProcessor|unit11|unit3|Add0~11 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~11 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~12_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~13 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~12 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux9~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux9~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~625_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~12_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~12_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux9~0 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~10 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~10_combout  = (\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((\SimpleProcessor|unit11|unit2|regfile~645_combout  & (!\SimpleProcessor|unit11|unit3|Add2~9 )) # (!\SimpleProcessor|unit11|unit2|regfile~645_combout  
// & ((\SimpleProcessor|unit11|unit3|Add2~9 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((\SimpleProcessor|unit11|unit2|regfile~645_combout  & (\SimpleProcessor|unit11|unit3|Add2~9  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & (!\SimpleProcessor|unit11|unit3|Add2~9 ))))
// \SimpleProcessor|unit11|unit3|Add2~11  = CARRY((\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~9 ) # (!\SimpleProcessor|unit11|unit2|regfile~645_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  
// & (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & !\SimpleProcessor|unit11|unit3|Add2~9 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~9 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~10_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~11 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~10 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~12 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~12_combout  = ((\SimpleProcessor|unit11|unit2|regfile~625_combout  $ (\SimpleProcessor|unit11|unit2|regfile~635_combout  $ (\SimpleProcessor|unit11|unit3|Add2~11 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~13  = CARRY((\SimpleProcessor|unit11|unit2|regfile~625_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~11 ) # (!\SimpleProcessor|unit11|unit2|regfile~635_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~625_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~635_combout  & !\SimpleProcessor|unit11|unit3|Add2~11 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~11 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~12_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~13 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~12 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux9~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux9~1_combout  = (\SimpleProcessor|unit11|unit3|Mux9~0_combout  & ((\SimpleProcessor|unit11|unit3|Add1~12_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux9~0_combout  & 
// (((\SimpleProcessor|unit11|unit3|Add2~12_combout  & \SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~12_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux9~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add2~12_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux9~1 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\SimpleProcessor|unit11|unit2|regfile~765_combout ,\SimpleProcessor|unit11|unit2|regfile~785_combout ,\SimpleProcessor|unit11|unit2|regfile~805_combout ,\SimpleProcessor|unit11|unit2|regfile~515_combout ,\SimpleProcessor|unit11|unit2|regfile~525_combout ,
\SimpleProcessor|unit11|unit2|regfile~545_combout ,\SimpleProcessor|unit11|unit2|regfile~565_combout ,\SimpleProcessor|unit11|unit2|regfile~585_combout ,\SimpleProcessor|unit11|unit2|regfile~605_combout ,\SimpleProcessor|unit11|unit2|regfile~625_combout ,
\SimpleProcessor|unit11|unit2|regfile~645_combout ,\SimpleProcessor|unit11|unit2|regfile~665_combout ,\SimpleProcessor|unit11|unit2|regfile~685_combout ,\SimpleProcessor|unit11|unit2|regfile~705_combout ,\SimpleProcessor|unit11|unit2|regfile~725_combout ,
\SimpleProcessor|unit11|unit2|regfile~745_combout }),
	.portaaddr({\SimpleProcessor|unit01|FSM|Selector2~0_combout ,\SimpleProcessor|unit01|FSM|Selector3~0_combout ,\SimpleProcessor|unit01|FSM|Selector4~0_combout ,\SimpleProcessor|unit01|FSM|Selector5~0_combout ,\SimpleProcessor|unit01|FSM|Selector6~0_combout ,
\SimpleProcessor|unit01|FSM|Selector7~0_combout ,\SimpleProcessor|unit01|FSM|Selector8~0_combout ,\SimpleProcessor|unit01|FSM|Selector9~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAM1data.mif";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Processor:SimpleProcessor|Datapath:unit11|myRAM1:unit0|altsyncram:altsyncram_component|altsyncram_96h1:auto_generated|ALTSYNCRAM";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002810000000000000000000000000000000000000000000000000000000000000000000000000001B50000000000000000000000000000000000000000000000000000000000000000000000003301400000000000000000000000000000000000000000000000000000000000000000000000010AC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[6]~38 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[6]~38_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [6])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [6]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux9~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux9~1_combout ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[6]~38 .lut_mask = 16'hCCCA;
defparam \SimpleProcessor|unit11|mxunit0|M[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~70 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[6]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~70 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~620 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~620_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~134_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~6_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~134_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~6_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~620_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~620 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~621 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~621_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~620_combout  & ((\SimpleProcessor|unit11|unit2|regfile~198_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~620_combout  & (\SimpleProcessor|unit11|unit2|regfile~70_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~620_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~70_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~198_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~620_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~621_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~621 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~618 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~618_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~86_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~22_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~22_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~86_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~618_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~618 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~619 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~619_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~618_combout  & ((\SimpleProcessor|unit11|unit2|regfile~214_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~618_combout  & (\SimpleProcessor|unit11|unit2|regfile~150_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~618_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~150_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~214_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~618_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~619_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~619 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~622 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~622_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~619_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~621_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~621_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~619_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~622_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~622 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~623 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~623_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~118_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~54_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~118_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~54_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~623_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~623 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~624 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~624_combout  = (\SimpleProcessor|unit11|unit2|regfile~623_combout  & ((\SimpleProcessor|unit11|unit2|regfile~246_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~623_combout  & (((\SimpleProcessor|unit11|unit2|regfile~182_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~246_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~623_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~182_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~624_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~624 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~616 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~616_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~166_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~38_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~166_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~38_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~616_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~616 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~617 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~617_combout  = (\SimpleProcessor|unit11|unit2|regfile~616_combout  & ((\SimpleProcessor|unit11|unit2|regfile~230_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~616_combout  & (((\SimpleProcessor|unit11|unit2|regfile~102_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~230_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~616_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~102_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~617_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~617 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~625 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~625_combout  = (\SimpleProcessor|unit11|unit2|regfile~622_combout  & ((\SimpleProcessor|unit11|unit2|regfile~624_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~622_combout  & (((\SimpleProcessor|unit11|unit2|regfile~617_combout  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~622_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~624_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~617_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~625 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux10~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux10~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~645_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~10_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~10_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux10~0 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux10~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux10~1_combout  = (\SimpleProcessor|unit11|unit3|Mux10~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~10_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux10~0_combout 
//  & (\SimpleProcessor|unit11|unit3|Add2~10_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~10_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux10~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add1~10_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux10~1 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[5]~39 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[5]~39_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [5])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [5])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux10~1_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\SimpleProcessor|unit11|unit3|Mux10~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[5]~39 .lut_mask = 16'hCCD8;
defparam \SimpleProcessor|unit11|mxunit0|M[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~213 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[5]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~213 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~643 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~643_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~213_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~197_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~213_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~197_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~643_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~643 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~644 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~644_combout  = (\SimpleProcessor|unit11|unit2|regfile~643_combout  & (((\SimpleProcessor|unit11|unit2|regfile~245_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~643_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~229_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~643_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~229_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~245_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~644_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~644 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~640 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~640_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~37_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~5_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~37_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~5_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~640_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~640 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~641 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~641_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~640_combout  & (\SimpleProcessor|unit11|unit2|regfile~53_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~640_combout  & ((\SimpleProcessor|unit11|unit2|regfile~21_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~640_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~640_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~53_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~21_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~641_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~641 .lut_mask = 16'hE6C4;
defparam \SimpleProcessor|unit11|unit2|regfile~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~638 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~638_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~165_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~133_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~165_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~133_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~638_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~638 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~639 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~639_combout  = (\SimpleProcessor|unit11|unit2|regfile~638_combout  & (((\SimpleProcessor|unit11|unit2|regfile~181_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~638_combout  & (\SimpleProcessor|unit11|unit2|regfile~149_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~149_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~638_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~181_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~639_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~639 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~642 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~642_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~639_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~641_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~641_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~639_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~642_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~642 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~636 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~636_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~85_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~69_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~85_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~69_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~636_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~636 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~637 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~637_combout  = (\SimpleProcessor|unit11|unit2|regfile~636_combout  & (((\SimpleProcessor|unit11|unit2|regfile~117_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~636_combout  & (\SimpleProcessor|unit11|unit2|regfile~101_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~101_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~636_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~117_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~637_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~637 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~645 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~645_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~642_combout  & (\SimpleProcessor|unit11|unit2|regfile~644_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~642_combout  & ((\SimpleProcessor|unit11|unit2|regfile~637_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~642_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~644_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~642_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~637_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~645 .lut_mask = 16'hDAD0;
defparam \SimpleProcessor|unit11|unit2|regfile~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~183 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~183 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \SimpleProcessor|unit11|unit2|regfile~135 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~135 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~151 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~151 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~606 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~606_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~151_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~135_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~135_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~151_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~606_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~606 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~607 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~607_combout  = (\SimpleProcessor|unit11|unit2|regfile~606_combout  & ((\SimpleProcessor|unit11|unit2|regfile~183_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~606_combout  & (((\SimpleProcessor|unit11|unit2|regfile~167_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~183_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~606_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~167_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~607_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~607 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~215 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~215 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~199 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~199 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~231 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~231 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~613 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~613_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~231_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~199_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~199_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~231_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~613_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~613 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~247feeder (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~247feeder_combout  = \SimpleProcessor|unit11|mxunit0|M[7]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~247feeder .lut_mask = 16'hFF00;
defparam \SimpleProcessor|unit11|unit2|regfile~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~247 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit11|unit2|regfile~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SimpleProcessor|unit11|unit2|regfile~831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~247 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~614 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~614_combout  = (\SimpleProcessor|unit11|unit2|regfile~613_combout  & (((\SimpleProcessor|unit11|unit2|regfile~247_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~613_combout  & (\SimpleProcessor|unit11|unit2|regfile~215_q  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~215_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~613_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~247_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~614_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~614 .lut_mask = 16'hEC2C;
defparam \SimpleProcessor|unit11|unit2|regfile~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \SimpleProcessor|unit11|unit2|regfile~7 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~7 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \SimpleProcessor|unit11|unit2|regfile~23 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~23 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~610 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~610_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~23_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~7_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~7_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~23_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~610_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~610 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~55 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~55 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~39 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~39 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~611 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~611_combout  = (\SimpleProcessor|unit11|unit2|regfile~610_combout  & ((\SimpleProcessor|unit11|unit2|regfile~55_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~610_combout  & (((\SimpleProcessor|unit11|unit2|regfile~39_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~610_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~55_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~39_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~611_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~611 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \SimpleProcessor|unit11|unit2|regfile~71 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~71 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~103 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~103 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~608 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~608_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~103_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~71_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~71_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~103_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~608_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~608 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~87 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~87 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~119 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~119 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~609 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~609_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~608_combout  & ((\SimpleProcessor|unit11|unit2|regfile~119_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~608_combout  & (\SimpleProcessor|unit11|unit2|regfile~87_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~608_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~608_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~87_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~119_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~609_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~609 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~612 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~612_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~609_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~611_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~611_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~609_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~612_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~612 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~615 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~615_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~612_combout  & ((\SimpleProcessor|unit11|unit2|regfile~614_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~612_combout  & (\SimpleProcessor|unit11|unit2|regfile~607_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~612_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~607_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~614_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~612_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~615 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~14 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~14_combout  = (\SimpleProcessor|unit11|unit2|regfile~615_combout  & ((\SimpleProcessor|unit11|unit2|regfile~605_combout  & (!\SimpleProcessor|unit11|unit3|Add2~13 )) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout  
// & ((\SimpleProcessor|unit11|unit3|Add2~13 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & ((\SimpleProcessor|unit11|unit2|regfile~605_combout  & (\SimpleProcessor|unit11|unit3|Add2~13  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & (!\SimpleProcessor|unit11|unit3|Add2~13 ))))
// \SimpleProcessor|unit11|unit3|Add2~15  = CARRY((\SimpleProcessor|unit11|unit2|regfile~615_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~13 ) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & !\SimpleProcessor|unit11|unit3|Add2~13 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~13 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~14_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~15 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~14 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~14 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~14_combout  = (\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((\SimpleProcessor|unit11|unit2|regfile~615_combout  & (\SimpleProcessor|unit11|unit3|Add0~13  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & (!\SimpleProcessor|unit11|unit3|Add0~13 )))) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((\SimpleProcessor|unit11|unit2|regfile~615_combout  & (!\SimpleProcessor|unit11|unit3|Add0~13 )) 
// # (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & ((\SimpleProcessor|unit11|unit3|Add0~13 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~15  = CARRY((\SimpleProcessor|unit11|unit2|regfile~605_combout  & (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & !\SimpleProcessor|unit11|unit3|Add0~13 )) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~13 ) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~13 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~14_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~15 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~14 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux8~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux8~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~605_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  
// & (((\SimpleProcessor|unit11|unit3|Mux0~0_combout  & \SimpleProcessor|unit11|unit3|Add0~14_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Add0~14_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux8~0 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~14 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~14_combout  = (\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((\SimpleProcessor|unit11|unit2|regfile~615_combout  & (!\SimpleProcessor|unit11|unit3|Add1~13 )) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout  
// & ((\SimpleProcessor|unit11|unit3|Add1~13 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((\SimpleProcessor|unit11|unit2|regfile~615_combout  & (\SimpleProcessor|unit11|unit3|Add1~13  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & (!\SimpleProcessor|unit11|unit3|Add1~13 ))))
// \SimpleProcessor|unit11|unit3|Add1~15  = CARRY((\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~13 ) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~605_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & !\SimpleProcessor|unit11|unit3|Add1~13 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~13 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~14_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~15 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~14 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux8~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux8~1_combout  = (\SimpleProcessor|unit11|unit3|Mux8~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~14_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux8~0_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~14_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~14_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux8~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add1~14_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux8~1 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[7]~37 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[7]~37_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [7])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [7])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux8~1_combout )))))

	.dataa(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datad(\SimpleProcessor|unit11|unit3|Mux8~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[7]~37 .lut_mask = 16'hABA8;
defparam \SimpleProcessor|unit11|mxunit0|M[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \SimpleProcessor|unit11|unit2|regfile~167 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[7]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~167 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~596 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~596_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~151_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~135_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~151_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~135_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~596_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~596 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~597 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~597_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~596_combout  & ((\SimpleProcessor|unit11|unit2|regfile~183_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~596_combout  & (\SimpleProcessor|unit11|unit2|regfile~167_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~596_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~167_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~183_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~596_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~597_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~597 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~600 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~600_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~23_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~7_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~23_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~7_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~600_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~600 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~601 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~601_combout  = (\SimpleProcessor|unit11|unit2|regfile~600_combout  & (((\SimpleProcessor|unit11|unit2|regfile~55_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~600_combout  & (\SimpleProcessor|unit11|unit2|regfile~39_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~39_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~600_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~55_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~601_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~601 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~598 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~598_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~103_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~71_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~71_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~103_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~598_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~598 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~599 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~599_combout  = (\SimpleProcessor|unit11|unit2|regfile~598_combout  & (((\SimpleProcessor|unit11|unit2|regfile~119_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~598_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~87_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~598_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~119_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~87_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~599_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~599 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~602 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~602_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~599_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~601_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~601_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~599_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~602_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~602 .lut_mask = 16'hF0CA;
defparam \SimpleProcessor|unit11|unit2|regfile~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~603 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~603_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~231_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~199_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~231_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~199_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~603_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~603 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~604 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~604_combout  = (\SimpleProcessor|unit11|unit2|regfile~603_combout  & ((\SimpleProcessor|unit11|unit2|regfile~247_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~603_combout  & (((\SimpleProcessor|unit11|unit2|regfile~215_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~247_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~603_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~215_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~604_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~604 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~605 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~605_combout  = (\SimpleProcessor|unit11|unit2|regfile~602_combout  & (((\SimpleProcessor|unit11|unit2|regfile~604_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~602_combout  & (\SimpleProcessor|unit11|unit2|regfile~597_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~597_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~602_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~604_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~605 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~16 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~16_combout  = ((\SimpleProcessor|unit11|unit2|regfile~585_combout  $ (\SimpleProcessor|unit11|unit2|regfile~595_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~15 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~17  = CARRY((\SimpleProcessor|unit11|unit2|regfile~585_combout  & ((\SimpleProcessor|unit11|unit2|regfile~595_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~15 ))) # (!\SimpleProcessor|unit11|unit2|regfile~585_combout  
// & (\SimpleProcessor|unit11|unit2|regfile~595_combout  & !\SimpleProcessor|unit11|unit3|Add0~15 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~15 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~16_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~17 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~16 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~18 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~18_combout  = (\SimpleProcessor|unit11|unit2|regfile~565_combout  & ((\SimpleProcessor|unit11|unit2|regfile~575_combout  & (\SimpleProcessor|unit11|unit3|Add0~17  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & (!\SimpleProcessor|unit11|unit3|Add0~17 )))) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout  & ((\SimpleProcessor|unit11|unit2|regfile~575_combout  & (!\SimpleProcessor|unit11|unit3|Add0~17 )) 
// # (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & ((\SimpleProcessor|unit11|unit3|Add0~17 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~19  = CARRY((\SimpleProcessor|unit11|unit2|regfile~565_combout  & (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & !\SimpleProcessor|unit11|unit3|Add0~17 )) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~17 ) # (!\SimpleProcessor|unit11|unit2|regfile~575_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~17 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~18_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~19 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~18 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~20 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~20_combout  = ((\SimpleProcessor|unit11|unit2|regfile~555_combout  $ (\SimpleProcessor|unit11|unit2|regfile~545_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~19 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~21  = CARRY((\SimpleProcessor|unit11|unit2|regfile~555_combout  & ((\SimpleProcessor|unit11|unit2|regfile~545_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~19 ))) # (!\SimpleProcessor|unit11|unit2|regfile~555_combout  
// & (\SimpleProcessor|unit11|unit2|regfile~545_combout  & !\SimpleProcessor|unit11|unit3|Add0~19 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~19 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~20_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~21 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~20 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~22 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~22_combout  = (\SimpleProcessor|unit11|unit2|regfile~525_combout  & ((\SimpleProcessor|unit11|unit2|regfile~535_combout  & (\SimpleProcessor|unit11|unit3|Add0~21  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & (!\SimpleProcessor|unit11|unit3|Add0~21 )))) # (!\SimpleProcessor|unit11|unit2|regfile~525_combout  & ((\SimpleProcessor|unit11|unit2|regfile~535_combout  & (!\SimpleProcessor|unit11|unit3|Add0~21 )) 
// # (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit3|Add0~21 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~23  = CARRY((\SimpleProcessor|unit11|unit2|regfile~525_combout  & (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & !\SimpleProcessor|unit11|unit3|Add0~21 )) # (!\SimpleProcessor|unit11|unit2|regfile~525_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~21 ) # (!\SimpleProcessor|unit11|unit2|regfile~535_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~21 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~22_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~23 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~22 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~24 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~24_combout  = ((\SimpleProcessor|unit11|unit2|regfile~515_combout  $ (\SimpleProcessor|unit11|unit2|regfile~505_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~23 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~25  = CARRY((\SimpleProcessor|unit11|unit2|regfile~515_combout  & ((\SimpleProcessor|unit11|unit2|regfile~505_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~23 ))) # (!\SimpleProcessor|unit11|unit2|regfile~515_combout  
// & (\SimpleProcessor|unit11|unit2|regfile~505_combout  & !\SimpleProcessor|unit11|unit3|Add0~23 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~23 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~24_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~25 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~24 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~26 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~26_combout  = (\SimpleProcessor|unit11|unit2|regfile~815_combout  & ((\SimpleProcessor|unit11|unit2|regfile~805_combout  & (\SimpleProcessor|unit11|unit3|Add0~25  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & (!\SimpleProcessor|unit11|unit3|Add0~25 )))) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & ((\SimpleProcessor|unit11|unit2|regfile~805_combout  & (!\SimpleProcessor|unit11|unit3|Add0~25 )) 
// # (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SimpleProcessor|unit11|unit3|Add0~25 ) # (GND)))))
// \SimpleProcessor|unit11|unit3|Add0~27  = CARRY((\SimpleProcessor|unit11|unit2|regfile~815_combout  & (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & !\SimpleProcessor|unit11|unit3|Add0~25 )) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & 
// ((!\SimpleProcessor|unit11|unit3|Add0~25 ) # (!\SimpleProcessor|unit11|unit2|regfile~805_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~25 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~26_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~27 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~26 .lut_mask = 16'h9617;
defparam \SimpleProcessor|unit11|unit3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~28 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~28_combout  = ((\SimpleProcessor|unit11|unit2|regfile~785_combout  $ (\SimpleProcessor|unit11|unit2|regfile~795_combout  $ (!\SimpleProcessor|unit11|unit3|Add0~27 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add0~29  = CARRY((\SimpleProcessor|unit11|unit2|regfile~785_combout  & ((\SimpleProcessor|unit11|unit2|regfile~795_combout ) # (!\SimpleProcessor|unit11|unit3|Add0~27 ))) # (!\SimpleProcessor|unit11|unit2|regfile~785_combout  
// & (\SimpleProcessor|unit11|unit2|regfile~795_combout  & !\SimpleProcessor|unit11|unit3|Add0~27 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add0~27 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~28_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add0~29 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~28 .lut_mask = 16'h698E;
defparam \SimpleProcessor|unit11|unit3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux1~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux1~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~785_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~28_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~28_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux1~0 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~26 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~26_combout  = (\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SimpleProcessor|unit11|unit2|regfile~815_combout  & (!\SimpleProcessor|unit11|unit3|Add2~25 )) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout  
// & (\SimpleProcessor|unit11|unit3|Add2~25  & VCC)))) # (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SimpleProcessor|unit11|unit2|regfile~815_combout  & ((\SimpleProcessor|unit11|unit3|Add2~25 ) # (GND))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & (!\SimpleProcessor|unit11|unit3|Add2~25 ))))
// \SimpleProcessor|unit11|unit3|Add2~27  = CARRY((\SimpleProcessor|unit11|unit2|regfile~805_combout  & (\SimpleProcessor|unit11|unit2|regfile~815_combout  & !\SimpleProcessor|unit11|unit3|Add2~25 )) # (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~815_combout ) # (!\SimpleProcessor|unit11|unit3|Add2~25 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~25 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~26_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~27 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~26 .lut_mask = 16'h694D;
defparam \SimpleProcessor|unit11|unit3|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~28 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~28_combout  = ((\SimpleProcessor|unit11|unit2|regfile~785_combout  $ (\SimpleProcessor|unit11|unit2|regfile~795_combout  $ (\SimpleProcessor|unit11|unit3|Add2~27 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~29  = CARRY((\SimpleProcessor|unit11|unit2|regfile~785_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~27 ) # (!\SimpleProcessor|unit11|unit2|regfile~795_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~785_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~795_combout  & !\SimpleProcessor|unit11|unit3|Add2~27 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~27 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~28_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~29 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~28 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~24 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~24_combout  = ((\SimpleProcessor|unit11|unit2|regfile~515_combout  $ (\SimpleProcessor|unit11|unit2|regfile~505_combout  $ (\SimpleProcessor|unit11|unit3|Add1~23 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~25  = CARRY((\SimpleProcessor|unit11|unit2|regfile~515_combout  & (\SimpleProcessor|unit11|unit2|regfile~505_combout  & !\SimpleProcessor|unit11|unit3|Add1~23 )) # (!\SimpleProcessor|unit11|unit2|regfile~515_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~505_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~23 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~23 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~24_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~25 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~24 .lut_mask = 16'h964D;
defparam \SimpleProcessor|unit11|unit3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~26 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~26_combout  = (\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SimpleProcessor|unit11|unit2|regfile~815_combout  & (!\SimpleProcessor|unit11|unit3|Add1~25 )) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout  
// & ((\SimpleProcessor|unit11|unit3|Add1~25 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SimpleProcessor|unit11|unit2|regfile~815_combout  & (\SimpleProcessor|unit11|unit3|Add1~25  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & (!\SimpleProcessor|unit11|unit3|Add1~25 ))))
// \SimpleProcessor|unit11|unit3|Add1~27  = CARRY((\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~25 ) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~805_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & !\SimpleProcessor|unit11|unit3|Add1~25 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~25 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~26_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~27 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~26 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~28 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~28_combout  = ((\SimpleProcessor|unit11|unit2|regfile~785_combout  $ (\SimpleProcessor|unit11|unit2|regfile~795_combout  $ (\SimpleProcessor|unit11|unit3|Add1~27 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~29  = CARRY((\SimpleProcessor|unit11|unit2|regfile~785_combout  & (\SimpleProcessor|unit11|unit2|regfile~795_combout  & !\SimpleProcessor|unit11|unit3|Add1~27 )) # (!\SimpleProcessor|unit11|unit2|regfile~785_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~795_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~27 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~27 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~28_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~29 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~28 .lut_mask = 16'h964D;
defparam \SimpleProcessor|unit11|unit3|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux1~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux1~1_combout  = (\SimpleProcessor|unit11|unit3|Mux1~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~28_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux1~0_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~28_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux1~0_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add2~28_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add1~28_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux1~1 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[14]~46 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[14]~46_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [14])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [14]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit3|Mux1~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux1~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [14]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[14]~46 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \SimpleProcessor|unit11|unit2|regfile~222 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~222 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~783 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~783_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~222_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~206_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~222_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~206_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~783_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~783 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~784 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~784_combout  = (\SimpleProcessor|unit11|unit2|regfile~783_combout  & (((\SimpleProcessor|unit11|unit2|regfile~254_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~783_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~238_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~783_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~238_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~254_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~784_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~784 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~776 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~776_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~94_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~78_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~78_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~94_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~776_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~776 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~777 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~777_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~776_combout  & (\SimpleProcessor|unit11|unit2|regfile~126_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~776_combout  & ((\SimpleProcessor|unit11|unit2|regfile~110_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~776_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~126_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~110_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~776_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~777_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~777 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~780 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~780_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~46_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~14_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~14_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~46_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~780_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~780 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~781 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~781_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~780_combout  & ((\SimpleProcessor|unit11|unit2|regfile~62_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~780_combout  & (\SimpleProcessor|unit11|unit2|regfile~30_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~780_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~30_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~62_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~780_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~781_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~781 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~778 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~778_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~174_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~142_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~174_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~142_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~778_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~778 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~779 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~779_combout  = (\SimpleProcessor|unit11|unit2|regfile~778_combout  & (((\SimpleProcessor|unit11|unit2|regfile~190_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~778_combout  & (\SimpleProcessor|unit11|unit2|regfile~158_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~778_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~158_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~190_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~779_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~779 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~782 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~782_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~779_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~781_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~781_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~779_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~782_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~782 .lut_mask = 16'hFC0A;
defparam \SimpleProcessor|unit11|unit2|regfile~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~785 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~785_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~782_combout  & (\SimpleProcessor|unit11|unit2|regfile~784_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~782_combout  & ((\SimpleProcessor|unit11|unit2|regfile~777_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~782_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~784_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~777_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~782_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~785 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~30 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~30_combout  = \SimpleProcessor|unit11|unit2|regfile~775_combout  $ (\SimpleProcessor|unit11|unit3|Add2~29  $ (!\SimpleProcessor|unit11|unit2|regfile~765_combout ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.cin(\SimpleProcessor|unit11|unit3|Add2~29 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~30 .lut_mask = 16'h3CC3;
defparam \SimpleProcessor|unit11|unit3|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~30 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~30_combout  = \SimpleProcessor|unit11|unit2|regfile~765_combout  $ (\SimpleProcessor|unit11|unit3|Add1~29  $ (!\SimpleProcessor|unit11|unit2|regfile~775_combout ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.cin(\SimpleProcessor|unit11|unit3|Add1~29 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~30 .lut_mask = 16'h3CC3;
defparam \SimpleProcessor|unit11|unit3|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add0~30 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add0~30_combout  = \SimpleProcessor|unit11|unit2|regfile~775_combout  $ (\SimpleProcessor|unit11|unit3|Add0~29  $ (\SimpleProcessor|unit11|unit2|regfile~765_combout ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.cin(\SimpleProcessor|unit11|unit3|Add0~29 ),
	.combout(\SimpleProcessor|unit11|unit3|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add0~30 .lut_mask = 16'hC33C;
defparam \SimpleProcessor|unit11|unit3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux0~2 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux0~2_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~765_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  
// & (((\SimpleProcessor|unit11|unit3|Add0~30_combout  & \SimpleProcessor|unit11|unit3|Mux0~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add0~30_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux0~2 .lut_mask = 16'hACF0;
defparam \SimpleProcessor|unit11|unit3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux0~3 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux0~3_combout  = (\SimpleProcessor|unit11|unit3|Mux0~2_combout  & (((\SimpleProcessor|unit11|unit3|Add1~30_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux0~2_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~30_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~30_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add1~30_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~2_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux0~3 .lut_mask = 16'hCAF0;
defparam \SimpleProcessor|unit11|unit3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[15]~45 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[15]~45_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [15])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [15]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux0~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~3_combout ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [15]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[15]~45 .lut_mask = 16'hCCCA;
defparam \SimpleProcessor|unit11|mxunit0|M[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \SimpleProcessor|unit11|unit2|regfile~127 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~127 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~763 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~763_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~127_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~63_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~127_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~63_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~763_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~763 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~764 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~764_combout  = (\SimpleProcessor|unit11|unit2|regfile~763_combout  & ((\SimpleProcessor|unit11|unit2|regfile~255_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~763_combout  & (((\SimpleProcessor|unit11|unit2|regfile~191_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~763_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~255_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~191_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~764_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~764 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~758 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~758_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~95_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~31_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~95_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~31_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~758_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~758 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~759 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~759_combout  = (\SimpleProcessor|unit11|unit2|regfile~758_combout  & (((\SimpleProcessor|unit11|unit2|regfile~223_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~758_combout  & (\SimpleProcessor|unit11|unit2|regfile~159_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~758_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~159_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~223_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~759_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~759 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~760 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~760_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~143_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~15_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~143_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~15_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~760_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~760 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~761 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~761_combout  = (\SimpleProcessor|unit11|unit2|regfile~760_combout  & (((\SimpleProcessor|unit11|unit2|regfile~207_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~760_combout  & (\SimpleProcessor|unit11|unit2|regfile~79_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~79_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~760_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~207_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~761_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~761 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~762 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~762_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~759_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~761_combout  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~759_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~761_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~762_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~762 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~756 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~756_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~175_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~47_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~175_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~47_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~756_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~756 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~757 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~757_combout  = (\SimpleProcessor|unit11|unit2|regfile~756_combout  & (((\SimpleProcessor|unit11|unit2|regfile~239_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~756_combout  & (\SimpleProcessor|unit11|unit2|regfile~111_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~756_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~111_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~239_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~757_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~757 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~765 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~765_combout  = (\SimpleProcessor|unit11|unit2|regfile~762_combout  & ((\SimpleProcessor|unit11|unit2|regfile~764_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~762_combout  & (((\SimpleProcessor|unit11|unit2|regfile~757_combout  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~764_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~762_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~757_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~765 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~1_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~755_combout  & !\SimpleProcessor|unit11|unit2|regfile~745_combout ))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~1_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~1 .lut_mask = 16'h0022;
defparam \SimpleProcessor|unit11|unit3|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~3 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~3_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~735_combout  & (\SimpleProcessor|unit11|unit2|regfile~725_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~1_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~735_combout  & ((\SimpleProcessor|unit11|unit2|regfile~725_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~1_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~1_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~3_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~3 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~5 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~5_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~715_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~3_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~705_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~715_combout  & (!\SimpleProcessor|unit11|unit2|regfile~705_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~3_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~3_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~5_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~5 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~7 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~7_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~685_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~5_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~695_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~685_combout  & (!\SimpleProcessor|unit11|unit2|regfile~695_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~5_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~5_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~7_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~7 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~9 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~9_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~675_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~7_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~665_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~675_combout  & (!\SimpleProcessor|unit11|unit2|regfile~665_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~7_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~7_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~9_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~9 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~11 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~11_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~645_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~9_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~645_combout  & (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~9_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~9_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~11_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~11 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~13 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~13_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~635_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~11_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~625_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~635_combout  & (!\SimpleProcessor|unit11|unit2|regfile~625_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~11_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~11_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~13_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~13 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~15 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~15_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~605_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~13_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~615_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~605_combout  & (!\SimpleProcessor|unit11|unit2|regfile~615_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~13_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~13_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~15_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~15 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~17 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~17_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~595_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~15_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~585_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~595_combout  & (!\SimpleProcessor|unit11|unit2|regfile~585_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~15_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~15_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~17_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~17 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~19 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~19_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~575_combout  & (\SimpleProcessor|unit11|unit2|regfile~565_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~17_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & ((\SimpleProcessor|unit11|unit2|regfile~565_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~17_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~17_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~19_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~19 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~21 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~21_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~545_combout  & (\SimpleProcessor|unit11|unit2|regfile~555_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~19_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~545_combout  & ((\SimpleProcessor|unit11|unit2|regfile~555_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~19_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~19_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~21_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~21 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~23 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~23_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~535_combout  & (\SimpleProcessor|unit11|unit2|regfile~525_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~21_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit2|regfile~525_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~21_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~21_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~23_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~23 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~25 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~25_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~515_combout  & (\SimpleProcessor|unit11|unit2|regfile~505_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~23_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~515_combout  & ((\SimpleProcessor|unit11|unit2|regfile~505_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~23_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~23_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~25_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~25 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~27 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~27_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((!\SimpleProcessor|unit11|unit3|LessThan0~25_cout ) # (!\SimpleProcessor|unit11|unit2|regfile~815_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~805_combout  & (!\SimpleProcessor|unit11|unit2|regfile~815_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~25_cout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~25_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~27_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~27 .lut_mask = 16'h002B;
defparam \SimpleProcessor|unit11|unit3|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~29 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~29_cout  = CARRY((\SimpleProcessor|unit11|unit2|regfile~785_combout  & (\SimpleProcessor|unit11|unit2|regfile~795_combout  & !\SimpleProcessor|unit11|unit3|LessThan0~27_cout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~785_combout  & ((\SimpleProcessor|unit11|unit2|regfile~795_combout ) # (!\SimpleProcessor|unit11|unit3|LessThan0~27_cout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~27_cout ),
	.combout(),
	.cout(\SimpleProcessor|unit11|unit3|LessThan0~29_cout ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~29 .lut_mask = 16'h004D;
defparam \SimpleProcessor|unit11|unit3|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|LessThan0~30 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|LessThan0~30_combout  = (\SimpleProcessor|unit11|unit2|regfile~765_combout  & (\SimpleProcessor|unit11|unit3|LessThan0~29_cout  & \SimpleProcessor|unit11|unit2|regfile~775_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~765_combout  & ((\SimpleProcessor|unit11|unit3|LessThan0~29_cout ) # (\SimpleProcessor|unit11|unit2|regfile~775_combout )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.cin(\SimpleProcessor|unit11|unit3|LessThan0~29_cout ),
	.combout(\SimpleProcessor|unit11|unit3|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|LessThan0~30 .lut_mask = 16'hF550;
defparam \SimpleProcessor|unit11|unit3|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux0~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux0~1_combout  = (\SimpleProcessor|unit11|unit3|LessThan0~30_combout  & \SimpleProcessor|unit01|FSM|CurrentState.Sub~q )

	.dataa(gnd),
	.datab(\SimpleProcessor|unit11|unit3|LessThan0~30_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux0~1 .lut_mask = 16'hCC00;
defparam \SimpleProcessor|unit11|unit3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux11~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux11~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~665_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout 
//  & (((\SimpleProcessor|unit11|unit3|Mux0~0_combout  & \SimpleProcessor|unit11|unit3|Add0~8_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Add0~8_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux11~0 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux11~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux11~1_combout  = (\SimpleProcessor|unit11|unit3|Mux11~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~8_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux11~0_combout  
// & (\SimpleProcessor|unit11|unit3|Add2~8_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~8_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux11~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add1~8_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux11~1 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[4]~40 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[4]~40_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [4])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [4]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux11~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux11~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[4]~40 .lut_mask = 16'hF0E2;
defparam \SimpleProcessor|unit11|mxunit0|M[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \SimpleProcessor|unit11|unit2|regfile~68 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[4]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~68 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~660 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~660_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~68_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~4_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~68_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~4_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~660_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~660 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~661 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~661_combout  = (\SimpleProcessor|unit11|unit2|regfile~660_combout  & (((\SimpleProcessor|unit11|unit2|regfile~196_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~660_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~132_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~660_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~196_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~132_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~661_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~661 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~658 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~658_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~100_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~36_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~100_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~36_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~658_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~658 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~659 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~659_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~658_combout  & ((\SimpleProcessor|unit11|unit2|regfile~228_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~658_combout  & (\SimpleProcessor|unit11|unit2|regfile~164_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~658_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~164_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~228_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~658_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~659_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~659 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~662 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~662_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~659_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~661_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~661_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~659_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~662_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~662 .lut_mask = 16'hF0CA;
defparam \SimpleProcessor|unit11|unit2|regfile~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~656 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~656_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~148_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~20_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~148_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~20_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~656_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~656 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~657 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~657_combout  = (\SimpleProcessor|unit11|unit2|regfile~656_combout  & ((\SimpleProcessor|unit11|unit2|regfile~212_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~656_combout  & (((\SimpleProcessor|unit11|unit2|regfile~84_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~656_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~212_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~84_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~657_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~657 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~663 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~663_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~180_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~52_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~180_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~52_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~663_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~663 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~664 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~664_combout  = (\SimpleProcessor|unit11|unit2|regfile~663_combout  & (((\SimpleProcessor|unit11|unit2|regfile~244_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~663_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~116_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~663_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~116_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~244_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~664_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~664 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~665 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~665_combout  = (\SimpleProcessor|unit11|unit2|regfile~662_combout  & (((\SimpleProcessor|unit11|unit2|regfile~664_combout ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~662_combout  & (\SimpleProcessor|unit11|unit2|regfile~657_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~662_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~657_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~664_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~665 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux12~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux12~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~685_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout 
//  & (((\SimpleProcessor|unit11|unit3|Add0~6_combout  & \SimpleProcessor|unit11|unit3|Mux0~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~6_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux12~0 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux12~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux12~1_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & ((\SimpleProcessor|unit11|unit3|Mux12~0_combout  & (\SimpleProcessor|unit11|unit3|Add1~6_combout )) # (!\SimpleProcessor|unit11|unit3|Mux12~0_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add2~6_combout ))))) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & (((\SimpleProcessor|unit11|unit3|Mux12~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~6_combout ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datac(\SimpleProcessor|unit11|unit3|Add2~6_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux12~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux12~1 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[3]~41 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[3]~41_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [3])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [3])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux12~1_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datad(\SimpleProcessor|unit11|unit3|Mux12~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[3]~41 .lut_mask = 16'hCDC8;
defparam \SimpleProcessor|unit11|mxunit0|M[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \SimpleProcessor|unit11|unit2|regfile~227 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[3]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~227 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~683 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~683_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~227_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~195_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~227_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~195_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~683_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~683 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~684 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~684_combout  = (\SimpleProcessor|unit11|unit2|regfile~683_combout  & (((\SimpleProcessor|unit11|unit2|regfile~243_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~683_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~211_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~683_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~211_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~243_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~684_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~684 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~676 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~676_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~147_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~131_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~131_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~147_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~676_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~676 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~677 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~677_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~676_combout  & ((\SimpleProcessor|unit11|unit2|regfile~179_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~676_combout  & (\SimpleProcessor|unit11|unit2|regfile~163_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~676_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~163_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~179_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~676_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~677_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~677 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~678 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~678_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~99_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~67_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~99_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~67_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~678_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~678 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~679 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~679_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~678_combout  & ((\SimpleProcessor|unit11|unit2|regfile~115_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~678_combout  & (\SimpleProcessor|unit11|unit2|regfile~83_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~678_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~83_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~115_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~678_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~679_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~679 .lut_mask = 16'hF388;
defparam \SimpleProcessor|unit11|unit2|regfile~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~680 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~680_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~19_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~3_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~19_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~3_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~680_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~680 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~681 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~681_combout  = (\SimpleProcessor|unit11|unit2|regfile~680_combout  & (((\SimpleProcessor|unit11|unit2|regfile~51_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~680_combout  & (\SimpleProcessor|unit11|unit2|regfile~35_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~680_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~35_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~51_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~681_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~681 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~682 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~682_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~679_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~681_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~679_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~681_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~682_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~682 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~685 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~685_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~682_combout  & (\SimpleProcessor|unit11|unit2|regfile~684_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~682_combout  & ((\SimpleProcessor|unit11|unit2|regfile~677_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~682_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~684_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~677_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~682_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~685 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux13~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux13~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~705_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout 
//  & (((\SimpleProcessor|unit11|unit3|Add0~4_combout  & \SimpleProcessor|unit11|unit3|Mux0~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~4_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux13~0 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux13~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux13~1_combout  = (\SimpleProcessor|unit11|unit3|Mux13~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~4_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux13~0_combout  
// & (\SimpleProcessor|unit11|unit3|Add2~4_combout  & (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~4_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux13~0_combout ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datad(\SimpleProcessor|unit11|unit3|Add1~4_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux13~1 .lut_mask = 16'hEC2C;
defparam \SimpleProcessor|unit11|unit3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[2]~42 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[2]~42_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [2])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [2])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & ((\SimpleProcessor|unit11|unit3|Mux13~1_combout )))))

	.dataa(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datac(\SimpleProcessor|unit11|unit3|Mux13~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[2]~42 .lut_mask = 16'hAAB8;
defparam \SimpleProcessor|unit11|mxunit0|M[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \SimpleProcessor|unit11|unit2|regfile~82 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[2]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~82 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~698 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~698_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~82_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~18_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~82_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~18_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~698_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~698 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~699 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~699_combout  = (\SimpleProcessor|unit11|unit2|regfile~698_combout  & (((\SimpleProcessor|unit11|unit2|regfile~210_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~698_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~146_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~698_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~210_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~146_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~699_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~699 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~700 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~700_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~130_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~2_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~130_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~2_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~700_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~700 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~701 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~701_combout  = (\SimpleProcessor|unit11|unit2|regfile~700_combout  & (((\SimpleProcessor|unit11|unit2|regfile~194_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~700_combout  & (\SimpleProcessor|unit11|unit2|regfile~66_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~700_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~66_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~194_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~701_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~701 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~702 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~702_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~699_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~701_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~699_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~701_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~702_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~702 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~703 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~703_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~114_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~50_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~50_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~114_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~703_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~703 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~704 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~704_combout  = (\SimpleProcessor|unit11|unit2|regfile~703_combout  & ((\SimpleProcessor|unit11|unit2|regfile~242_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~703_combout  & (((\SimpleProcessor|unit11|unit2|regfile~178_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~703_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~242_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~178_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~704_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~704 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~696 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~696_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~162_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~34_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~34_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~162_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~696_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~696 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~697 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~697_combout  = (\SimpleProcessor|unit11|unit2|regfile~696_combout  & ((\SimpleProcessor|unit11|unit2|regfile~226_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~696_combout  & (((\SimpleProcessor|unit11|unit2|regfile~98_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~696_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~226_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~98_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~697_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~697 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~705 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~705_combout  = (\SimpleProcessor|unit11|unit2|regfile~702_combout  & ((\SimpleProcessor|unit11|unit2|regfile~704_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~702_combout  & (((\SimpleProcessor|unit11|unit2|regfile~697_combout  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~702_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~704_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~697_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~705 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux14~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux14~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~725_combout ))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// (\SimpleProcessor|unit11|unit3|Add0~2_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add0~2_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux14~0 .lut_mask = 16'hF858;
defparam \SimpleProcessor|unit11|unit3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux14~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux14~1_combout  = (\SimpleProcessor|unit11|unit3|Mux14~0_combout  & ((\SimpleProcessor|unit11|unit3|Add1~2_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux14~0_combout  
// & (((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & \SimpleProcessor|unit11|unit3|Add2~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~2_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux14~0_combout ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datad(\SimpleProcessor|unit11|unit3|Add2~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux14~1 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[1]~43 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[1]~43_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [1])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [1])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux14~1_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\SimpleProcessor|unit11|unit3|Mux14~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[1]~43 .lut_mask = 16'hCCD8;
defparam \SimpleProcessor|unit11|mxunit0|M[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \SimpleProcessor|unit11|unit2|regfile~97 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~821_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~97 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~716 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~716_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~81_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~65_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~81_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~65_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~716_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~716 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~717 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~717_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~716_combout  & ((\SimpleProcessor|unit11|unit2|regfile~113_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~716_combout  & (\SimpleProcessor|unit11|unit2|regfile~97_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~716_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~97_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~113_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~716_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~717_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~717 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~723 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~723_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~209_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~193_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~209_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~193_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~723_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~723 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~724 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~724_combout  = (\SimpleProcessor|unit11|unit2|regfile~723_combout  & (((\SimpleProcessor|unit11|unit2|regfile~241_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~723_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~225_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~723_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~225_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~241_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~724_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~724 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~718 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~718_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~161_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~129_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~129_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~161_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~718_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~718 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~719 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~719_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~718_combout  & ((\SimpleProcessor|unit11|unit2|regfile~177_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~718_combout  & (\SimpleProcessor|unit11|unit2|regfile~145_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~718_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~145_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~177_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~718_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~719_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~719 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~720 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~720_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~33_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~1_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~33_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~1_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~720_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~720 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~721 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~721_combout  = (\SimpleProcessor|unit11|unit2|regfile~720_combout  & (((\SimpleProcessor|unit11|unit2|regfile~49_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~720_combout  & (\SimpleProcessor|unit11|unit2|regfile~17_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~17_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~720_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~49_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~721_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~721 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~722 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~722_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~719_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~721_combout  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~719_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~721_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~722_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~722 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~725 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~725_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~722_combout  & ((\SimpleProcessor|unit11|unit2|regfile~724_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~722_combout  & (\SimpleProcessor|unit11|unit2|regfile~717_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~722_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~717_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~724_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~722_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~725 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux15~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux15~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~745_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~0_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Add0~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux15~0 .lut_mask = 16'hDAD0;
defparam \SimpleProcessor|unit11|unit3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux15~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux15~1_combout  = (\SimpleProcessor|unit11|unit3|Mux15~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~0_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux15~0_combout  
// & (\SimpleProcessor|unit11|unit3|Add2~0_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~0_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux15~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add1~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux15~1 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[0]~44 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[0]~44_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [0])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [0])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux15~1_combout )))))

	.dataa(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datac(\SimpleProcessor|unit11|unit3|Mux15~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[0]~44 .lut_mask = 16'hAAB8;
defparam \SimpleProcessor|unit11|mxunit0|M[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~176 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[0]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~176 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~743 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~743_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~176_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~48_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~176_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~48_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~743_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~743 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~744 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~744_combout  = (\SimpleProcessor|unit11|unit2|regfile~743_combout  & ((\SimpleProcessor|unit11|unit2|regfile~240_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~743_combout  & (((\SimpleProcessor|unit11|unit2|regfile~112_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~743_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~240_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~112_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~744_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~744 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~740 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~740_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~64_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~0_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~64_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~0_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~740_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~740 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~741 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~741_combout  = (\SimpleProcessor|unit11|unit2|regfile~740_combout  & (((\SimpleProcessor|unit11|unit2|regfile~192_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~740_combout  & (\SimpleProcessor|unit11|unit2|regfile~128_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~740_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~128_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~192_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~741_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~741 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~738 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~738_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~96_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~32_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~32_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~96_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~738_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~738 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~739 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~739_combout  = (\SimpleProcessor|unit11|unit2|regfile~738_combout  & (((\SimpleProcessor|unit11|unit2|regfile~224_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~738_combout  & (\SimpleProcessor|unit11|unit2|regfile~160_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~160_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~738_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~224_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~739_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~739 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~742 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~742_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~739_combout ) # (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~741_combout  & ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~741_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~739_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~742_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~742 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~736 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~736_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~144_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~16_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~144_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~16_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~736_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~736 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~737 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~737_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~736_combout  & (\SimpleProcessor|unit11|unit2|regfile~208_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~736_combout  & ((\SimpleProcessor|unit11|unit2|regfile~80_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~736_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~208_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~80_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~736_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~737_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~737 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~745 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~745_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~742_combout  & (\SimpleProcessor|unit11|unit2|regfile~744_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~742_combout  & ((\SimpleProcessor|unit11|unit2|regfile~737_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~742_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~744_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~742_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~737_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~745 .lut_mask = 16'hBCB0;
defparam \SimpleProcessor|unit11|unit2|regfile~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~16 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~16_combout  = ((\SimpleProcessor|unit11|unit2|regfile~585_combout  $ (\SimpleProcessor|unit11|unit2|regfile~595_combout  $ (\SimpleProcessor|unit11|unit3|Add2~15 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~17  = CARRY((\SimpleProcessor|unit11|unit2|regfile~585_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~15 ) # (!\SimpleProcessor|unit11|unit2|regfile~595_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~585_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~595_combout  & !\SimpleProcessor|unit11|unit3|Add2~15 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~15 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~16_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~17 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~16 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~16 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~16_combout  = ((\SimpleProcessor|unit11|unit2|regfile~595_combout  $ (\SimpleProcessor|unit11|unit2|regfile~585_combout  $ (\SimpleProcessor|unit11|unit3|Add1~15 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~17  = CARRY((\SimpleProcessor|unit11|unit2|regfile~595_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~15 ) # (!\SimpleProcessor|unit11|unit2|regfile~585_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~595_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~585_combout  & !\SimpleProcessor|unit11|unit3|Add1~15 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~15 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~16_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~17 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~16 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux7~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux7~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~585_combout ))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// (\SimpleProcessor|unit11|unit3|Add0~16_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (\SimpleProcessor|unit11|unit3|Mux0~1_combout ))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~16_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux7~0 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux7~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux7~1_combout  = (\SimpleProcessor|unit11|unit3|Mux7~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~16_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux7~0_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~16_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~16_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add1~16_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux7~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux7~1 .lut_mask = 16'hCAF0;
defparam \SimpleProcessor|unit11|unit3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[8]~36 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[8]~36_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [8])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [8])) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit3|Mux7~1_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [8]),
	.datac(\SimpleProcessor|unit11|unit3|Mux7~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[8]~36 .lut_mask = 16'hCCD8;
defparam \SimpleProcessor|unit11|mxunit0|M[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~56 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[8]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~56 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~593 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~593_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~184_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~56_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~56_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~184_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~593_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~593 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~594 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~594_combout  = (\SimpleProcessor|unit11|unit2|regfile~593_combout  & ((\SimpleProcessor|unit11|unit2|regfile~248_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~593_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & \SimpleProcessor|unit11|unit2|regfile~120_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~593_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~248_q ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~120_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~594_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~594 .lut_mask = 16'hDA8A;
defparam \SimpleProcessor|unit11|unit2|regfile~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~586 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~586_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~152_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~24_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~24_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~152_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~586_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~586 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~587 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~587_combout  = (\SimpleProcessor|unit11|unit2|regfile~586_combout  & (((\SimpleProcessor|unit11|unit2|regfile~216_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~586_combout  & (\SimpleProcessor|unit11|unit2|regfile~88_q  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~586_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~88_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~216_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~587_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~587 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~588 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~588_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~104_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~40_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~40_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~104_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~588_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~588 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~589 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~589_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~588_combout  & ((\SimpleProcessor|unit11|unit2|regfile~232_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~588_combout  & (\SimpleProcessor|unit11|unit2|regfile~168_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~588_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~588_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~168_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~232_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~589_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~589 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~590 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~590_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~72_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~8_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~72_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~8_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~590_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~590 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~591 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~591_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~590_combout  & (\SimpleProcessor|unit11|unit2|regfile~200_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~590_combout  & ((\SimpleProcessor|unit11|unit2|regfile~136_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~590_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~200_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~136_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~590_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~591_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~591 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit2|regfile~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~592 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~592_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~589_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~591_combout  & !\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~589_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~591_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~592_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~592 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~595 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~595_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~592_combout  & (\SimpleProcessor|unit11|unit2|regfile~594_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~592_combout  & ((\SimpleProcessor|unit11|unit2|regfile~587_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~592_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~594_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~587_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~592_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~595 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~18 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~18_combout  = (\SimpleProcessor|unit11|unit2|regfile~565_combout  & ((\SimpleProcessor|unit11|unit2|regfile~575_combout  & (!\SimpleProcessor|unit11|unit3|Add1~17 )) # (!\SimpleProcessor|unit11|unit2|regfile~575_combout  
// & ((\SimpleProcessor|unit11|unit3|Add1~17 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout  & ((\SimpleProcessor|unit11|unit2|regfile~575_combout  & (\SimpleProcessor|unit11|unit3|Add1~17  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & (!\SimpleProcessor|unit11|unit3|Add1~17 ))))
// \SimpleProcessor|unit11|unit3|Add1~19  = CARRY((\SimpleProcessor|unit11|unit2|regfile~565_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~17 ) # (!\SimpleProcessor|unit11|unit2|regfile~575_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & !\SimpleProcessor|unit11|unit3|Add1~17 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~17 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~18_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~19 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~18 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~18 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~18_combout  = (\SimpleProcessor|unit11|unit2|regfile~575_combout  & ((\SimpleProcessor|unit11|unit2|regfile~565_combout  & (!\SimpleProcessor|unit11|unit3|Add2~17 )) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout  
// & ((\SimpleProcessor|unit11|unit3|Add2~17 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~575_combout  & ((\SimpleProcessor|unit11|unit2|regfile~565_combout  & (\SimpleProcessor|unit11|unit3|Add2~17  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~565_combout  & (!\SimpleProcessor|unit11|unit3|Add2~17 ))))
// \SimpleProcessor|unit11|unit3|Add2~19  = CARRY((\SimpleProcessor|unit11|unit2|regfile~575_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~17 ) # (!\SimpleProcessor|unit11|unit2|regfile~565_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~575_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~565_combout  & !\SimpleProcessor|unit11|unit3|Add2~17 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~17 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~18_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~19 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~18 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux6~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux6~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~565_combout ) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  
// & (\SimpleProcessor|unit11|unit3|Add0~18_combout  & (\SimpleProcessor|unit11|unit3|Mux0~0_combout )))

	.dataa(\SimpleProcessor|unit11|unit3|Add0~18_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux6~0 .lut_mask = 16'hEC2C;
defparam \SimpleProcessor|unit11|unit3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux6~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux6~1_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & ((\SimpleProcessor|unit11|unit3|Mux6~0_combout  & (\SimpleProcessor|unit11|unit3|Add1~18_combout )) # (!\SimpleProcessor|unit11|unit3|Mux6~0_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add2~18_combout ))))) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & (((\SimpleProcessor|unit11|unit3|Mux6~0_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datab(\SimpleProcessor|unit11|unit3|Add1~18_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add2~18_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux6~1 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[9]~35 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[9]~35_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [9])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [9]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux6~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux6~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [9]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[9]~35 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \SimpleProcessor|unit11|unit2|regfile~169 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~169 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~558 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~558_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~169_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~137_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~169_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~137_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~558_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~558 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~559 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~559_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~558_combout  & (\SimpleProcessor|unit11|unit2|regfile~185_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~558_combout  & ((\SimpleProcessor|unit11|unit2|regfile~153_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~558_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~558_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~185_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~153_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~559_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~559 .lut_mask = 16'hE6C4;
defparam \SimpleProcessor|unit11|unit2|regfile~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~560 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~560_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~41_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~9_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~41_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~9_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~560_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~560 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~561 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~561_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~560_combout  & (\SimpleProcessor|unit11|unit2|regfile~57_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~560_combout  & ((\SimpleProcessor|unit11|unit2|regfile~25_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~560_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~560_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~57_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~25_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~561_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~561 .lut_mask = 16'hE6C4;
defparam \SimpleProcessor|unit11|unit2|regfile~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~562 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~562_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~559_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~561_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~559_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~561_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~562_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~562 .lut_mask = 16'hE5E0;
defparam \SimpleProcessor|unit11|unit2|regfile~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~556 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~556_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~89_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~73_q )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~89_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~73_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~556_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~556 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~557 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~557_combout  = (\SimpleProcessor|unit11|unit2|regfile~556_combout  & (((\SimpleProcessor|unit11|unit2|regfile~121_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~556_combout  & (\SimpleProcessor|unit11|unit2|regfile~105_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~105_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~556_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~121_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~557_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~557 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~563 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~563_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~217_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~201_q )))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~201_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~217_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~563_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~563 .lut_mask = 16'hBA98;
defparam \SimpleProcessor|unit11|unit2|regfile~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~564 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~564_combout  = (\SimpleProcessor|unit11|unit2|regfile~563_combout  & ((\SimpleProcessor|unit11|unit2|regfile~249_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~563_combout  & (((\SimpleProcessor|unit11|unit2|regfile~233_q  & \SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~249_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~563_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~233_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~564_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~564 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~565 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~565_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~562_combout  & ((\SimpleProcessor|unit11|unit2|regfile~564_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~562_combout  & (\SimpleProcessor|unit11|unit2|regfile~557_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~562_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~562_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~557_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~564_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~565 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~20 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~20_combout  = ((\SimpleProcessor|unit11|unit2|regfile~555_combout  $ (\SimpleProcessor|unit11|unit2|regfile~545_combout  $ (\SimpleProcessor|unit11|unit3|Add1~19 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add1~21  = CARRY((\SimpleProcessor|unit11|unit2|regfile~555_combout  & ((!\SimpleProcessor|unit11|unit3|Add1~19 ) # (!\SimpleProcessor|unit11|unit2|regfile~545_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~555_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~545_combout  & !\SimpleProcessor|unit11|unit3|Add1~19 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~19 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~20_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~21 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~20 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~20 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~20_combout  = ((\SimpleProcessor|unit11|unit2|regfile~545_combout  $ (\SimpleProcessor|unit11|unit2|regfile~555_combout  $ (\SimpleProcessor|unit11|unit3|Add2~19 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~21  = CARRY((\SimpleProcessor|unit11|unit2|regfile~545_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~19 ) # (!\SimpleProcessor|unit11|unit2|regfile~555_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~545_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~555_combout  & !\SimpleProcessor|unit11|unit3|Add2~19 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~19 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~20_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~21 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~20 .lut_mask = 16'h962B;
defparam \SimpleProcessor|unit11|unit3|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux5~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux5~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~545_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~20_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~20_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux5~0 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux5~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux5~1_combout  = (\SimpleProcessor|unit11|unit3|Mux5~0_combout  & ((\SimpleProcessor|unit11|unit3|Add1~20_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux5~0_combout  & 
// (((\SimpleProcessor|unit11|unit3|Add2~20_combout  & \SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~20_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add2~20_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux5~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux5~1 .lut_mask = 16'hACF0;
defparam \SimpleProcessor|unit11|unit3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[10]~34 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[10]~34_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [10])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [10]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux5~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux5~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [10]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[10]~34 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~26 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[10]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~26 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~548 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~548_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~90_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~26_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~26_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~90_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~548_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~548 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~549 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~549_combout  = (\SimpleProcessor|unit11|unit2|regfile~548_combout  & (((\SimpleProcessor|unit11|unit2|regfile~218_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~548_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~154_q )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~548_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~154_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~218_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~549_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~549 .lut_mask = 16'hEA62;
defparam \SimpleProcessor|unit11|unit2|regfile~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~550 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~550_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~138_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~10_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~10_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~138_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~550_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~550 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~551 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~551_combout  = (\SimpleProcessor|unit11|unit2|regfile~550_combout  & ((\SimpleProcessor|unit11|unit2|regfile~202_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~550_combout  & (((\SimpleProcessor|unit11|unit2|regfile~74_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~202_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~550_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~74_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~551_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~551 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~552 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~552_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~549_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~551_combout )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~549_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~551_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~552_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~552 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~553 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~553_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~122_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~58_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~58_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~122_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~553_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~553 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~554 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~554_combout  = (\SimpleProcessor|unit11|unit2|regfile~553_combout  & ((\SimpleProcessor|unit11|unit2|regfile~250_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~553_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & \SimpleProcessor|unit11|unit2|regfile~186_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~250_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~553_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~186_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~554_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~554 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit2|regfile~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~546 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~546_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~170_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~42_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~42_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~170_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~546_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~546 .lut_mask = 16'hAAE4;
defparam \SimpleProcessor|unit11|unit2|regfile~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~547 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~547_combout  = (\SimpleProcessor|unit11|unit2|regfile~546_combout  & (((\SimpleProcessor|unit11|unit2|regfile~234_q ) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~546_combout  & (\SimpleProcessor|unit11|unit2|regfile~106_q  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~106_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~546_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~234_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~547_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~547 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~555 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~555_combout  = (\SimpleProcessor|unit11|unit2|regfile~552_combout  & ((\SimpleProcessor|unit11|unit2|regfile~554_combout ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~552_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & \SimpleProcessor|unit11|unit2|regfile~547_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~552_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~554_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~547_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~555 .lut_mask = 16'hDA8A;
defparam \SimpleProcessor|unit11|unit2|regfile~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add1~22 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add1~22_combout  = (\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit2|regfile~525_combout  & (!\SimpleProcessor|unit11|unit3|Add1~21 )) # (!\SimpleProcessor|unit11|unit2|regfile~525_combout  
// & (\SimpleProcessor|unit11|unit3|Add1~21  & VCC)))) # (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit2|regfile~525_combout  & ((\SimpleProcessor|unit11|unit3|Add1~21 ) # (GND))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~525_combout  & (!\SimpleProcessor|unit11|unit3|Add1~21 ))))
// \SimpleProcessor|unit11|unit3|Add1~23  = CARRY((\SimpleProcessor|unit11|unit2|regfile~535_combout  & (\SimpleProcessor|unit11|unit2|regfile~525_combout  & !\SimpleProcessor|unit11|unit3|Add1~21 )) # (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~525_combout ) # (!\SimpleProcessor|unit11|unit3|Add1~21 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add1~21 ),
	.combout(\SimpleProcessor|unit11|unit3|Add1~22_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add1~23 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add1~22 .lut_mask = 16'h694D;
defparam \SimpleProcessor|unit11|unit3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~22 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~22_combout  = (\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit2|regfile~525_combout  & (!\SimpleProcessor|unit11|unit3|Add2~21 )) # (!\SimpleProcessor|unit11|unit2|regfile~525_combout  
// & ((\SimpleProcessor|unit11|unit3|Add2~21 ) # (GND))))) # (!\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((\SimpleProcessor|unit11|unit2|regfile~525_combout  & (\SimpleProcessor|unit11|unit3|Add2~21  & VCC)) # 
// (!\SimpleProcessor|unit11|unit2|regfile~525_combout  & (!\SimpleProcessor|unit11|unit3|Add2~21 ))))
// \SimpleProcessor|unit11|unit3|Add2~23  = CARRY((\SimpleProcessor|unit11|unit2|regfile~535_combout  & ((!\SimpleProcessor|unit11|unit3|Add2~21 ) # (!\SimpleProcessor|unit11|unit2|regfile~525_combout ))) # (!\SimpleProcessor|unit11|unit2|regfile~535_combout 
//  & (!\SimpleProcessor|unit11|unit2|regfile~525_combout  & !\SimpleProcessor|unit11|unit3|Add2~21 )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~21 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~22_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~23 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~22 .lut_mask = 16'h692B;
defparam \SimpleProcessor|unit11|unit3|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux4~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux4~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~525_combout )) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  & 
// ((\SimpleProcessor|unit11|unit3|Add0~22_combout ))))) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux0~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add0~22_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux4~0 .lut_mask = 16'hBBC0;
defparam \SimpleProcessor|unit11|unit3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux4~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux4~1_combout  = (\SimpleProcessor|unit11|unit3|Mux4~0_combout  & ((\SimpleProcessor|unit11|unit3|Add1~22_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux4~0_combout  & 
// (((\SimpleProcessor|unit11|unit3|Add2~22_combout  & \SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~22_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add2~22_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux4~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux4~1 .lut_mask = 16'hACF0;
defparam \SimpleProcessor|unit11|unit3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[11]~33 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[11]~33_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [11])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [11]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux4~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux4~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [11]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[11]~33 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \SimpleProcessor|unit11|unit2|regfile~187 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[11]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~819_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~187 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~526 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~526_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~155_q )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~139_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~155_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~139_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~526_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~526 .lut_mask = 16'hD9C8;
defparam \SimpleProcessor|unit11|unit2|regfile~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~527 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~527_combout  = (\SimpleProcessor|unit11|unit2|regfile~526_combout  & ((\SimpleProcessor|unit11|unit2|regfile~187_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~526_combout  & (((\SimpleProcessor|unit11|unit2|regfile~171_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~187_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~526_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~171_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~527_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~527 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit2|regfile~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~533 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~533_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~235_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~203_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~235_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~203_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~533_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~533 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~534 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~534_combout  = (\SimpleProcessor|unit11|unit2|regfile~533_combout  & ((\SimpleProcessor|unit11|unit2|regfile~251_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~533_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & \SimpleProcessor|unit11|unit2|regfile~219_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~251_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~533_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~219_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~534_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~534 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit2|regfile~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~528 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~528_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~107_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~75_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~75_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~107_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~528_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~528 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~529 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~529_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~528_combout  & (\SimpleProcessor|unit11|unit2|regfile~123_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~528_combout  & ((\SimpleProcessor|unit11|unit2|regfile~91_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~528_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~123_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~91_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~528_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~529_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~529 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~530 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~530_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~27_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~11_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~11_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~27_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~530_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~530 .lut_mask = 16'hFC22;
defparam \SimpleProcessor|unit11|unit2|regfile~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~531 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~531_combout  = (\SimpleProcessor|unit11|unit2|regfile~530_combout  & ((\SimpleProcessor|unit11|unit2|regfile~59_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~530_combout  & (((\SimpleProcessor|unit11|unit2|regfile~43_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~530_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~59_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~43_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~531_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~531 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~532 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~532_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~529_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~531_combout )))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~529_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~531_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~532_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~532 .lut_mask = 16'hEE30;
defparam \SimpleProcessor|unit11|unit2|regfile~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~535 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~535_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~532_combout  & ((\SimpleProcessor|unit11|unit2|regfile~534_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~532_combout  & (\SimpleProcessor|unit11|unit2|regfile~527_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~532_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~527_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~534_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~532_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~535 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux3~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux3~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~515_combout ) # (!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  
// & (\SimpleProcessor|unit11|unit3|Add0~24_combout  & (\SimpleProcessor|unit11|unit3|Mux0~0_combout )))

	.dataa(\SimpleProcessor|unit11|unit3|Add0~24_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux3~0 .lut_mask = 16'hEC2C;
defparam \SimpleProcessor|unit11|unit3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Add2~24 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Add2~24_combout  = ((\SimpleProcessor|unit11|unit2|regfile~505_combout  $ (\SimpleProcessor|unit11|unit2|regfile~515_combout  $ (\SimpleProcessor|unit11|unit3|Add2~23 )))) # (GND)
// \SimpleProcessor|unit11|unit3|Add2~25  = CARRY((\SimpleProcessor|unit11|unit2|regfile~505_combout  & (\SimpleProcessor|unit11|unit2|regfile~515_combout  & !\SimpleProcessor|unit11|unit3|Add2~23 )) # (!\SimpleProcessor|unit11|unit2|regfile~505_combout  & 
// ((\SimpleProcessor|unit11|unit2|regfile~515_combout ) # (!\SimpleProcessor|unit11|unit3|Add2~23 ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SimpleProcessor|unit11|unit3|Add2~23 ),
	.combout(\SimpleProcessor|unit11|unit3|Add2~24_combout ),
	.cout(\SimpleProcessor|unit11|unit3|Add2~25 ));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Add2~24 .lut_mask = 16'h964D;
defparam \SimpleProcessor|unit11|unit3|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux3~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux3~1_combout  = (\SimpleProcessor|unit11|unit3|Mux3~0_combout  & ((\SimpleProcessor|unit11|unit3|Add1~24_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux3~0_combout  & 
// (((\SimpleProcessor|unit11|unit3|Add2~24_combout  & \SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add1~24_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux3~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Add2~24_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux3~1 .lut_mask = 16'hB8CC;
defparam \SimpleProcessor|unit11|unit3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[12]~32 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[12]~32_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [12])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [12]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux3~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux3~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [12]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[12]~32 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~172 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[12]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~172 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~496 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~496_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~156_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~140_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~140_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~156_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~496_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~496 .lut_mask = 16'hFA44;
defparam \SimpleProcessor|unit11|unit2|regfile~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~497 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~497_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~496_combout  & ((\SimpleProcessor|unit11|unit2|regfile~188_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~496_combout  & (\SimpleProcessor|unit11|unit2|regfile~172_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~496_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~172_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~188_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~496_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~497_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~497 .lut_mask = 16'hF588;
defparam \SimpleProcessor|unit11|unit2|regfile~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~503 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~503_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~236_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~204_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~204_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~236_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~503_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~503 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~504 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~504_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~503_combout  & (\SimpleProcessor|unit11|unit2|regfile~252_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~503_combout  & ((\SimpleProcessor|unit11|unit2|regfile~220_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (((\SimpleProcessor|unit11|unit2|regfile~503_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~252_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~220_q ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~503_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~504_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~504 .lut_mask = 16'hAFC0;
defparam \SimpleProcessor|unit11|unit2|regfile~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~500 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~500_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~28_q )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~12_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~28_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~12_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~500_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~500 .lut_mask = 16'hB9A8;
defparam \SimpleProcessor|unit11|unit2|regfile~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~501 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~501_combout  = (\SimpleProcessor|unit11|unit2|regfile~500_combout  & ((\SimpleProcessor|unit11|unit2|regfile~60_q ) # ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~500_combout  & (((\SimpleProcessor|unit11|unit2|regfile~44_q  & \SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~500_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~60_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~44_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~501_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~501 .lut_mask = 16'hD8AA;
defparam \SimpleProcessor|unit11|unit2|regfile~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~498 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~498_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~108_q ) # (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~76_q  & ((!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~76_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Rb_addr[1]~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~108_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~498_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~498 .lut_mask = 16'hCCE2;
defparam \SimpleProcessor|unit11|unit2|regfile~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~499 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~499_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~498_combout  & ((\SimpleProcessor|unit11|unit2|regfile~124_q ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~498_combout  & (\SimpleProcessor|unit11|unit2|regfile~92_q )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~498_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Rb_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~498_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~92_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~124_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~499_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~499 .lut_mask = 16'hEC64;
defparam \SimpleProcessor|unit11|unit2|regfile~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~502 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~502_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~499_combout ))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~501_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~501_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~499_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~502_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~502 .lut_mask = 16'hFC0A;
defparam \SimpleProcessor|unit11|unit2|regfile~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~505 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~505_combout  = (\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~502_combout  & ((\SimpleProcessor|unit11|unit2|regfile~504_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~502_combout  & (\SimpleProcessor|unit11|unit2|regfile~497_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~502_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~497_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~504_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Rb_addr[3]~2_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~502_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~505 .lut_mask = 16'hCFA0;
defparam \SimpleProcessor|unit11|unit2|regfile~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux2~0 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux2~0_combout  = (\SimpleProcessor|unit11|unit3|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~805_combout ) # ((!\SimpleProcessor|unit11|unit3|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~1_combout  
// & (((\SimpleProcessor|unit11|unit3|Mux0~0_combout  & \SimpleProcessor|unit11|unit3|Add0~26_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux0~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux0~0_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Add0~26_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux2~0 .lut_mask = 16'hBC8C;
defparam \SimpleProcessor|unit11|unit3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \SimpleProcessor|unit11|unit3|Mux2~1 (
// Equation(s):
// \SimpleProcessor|unit11|unit3|Mux2~1_combout  = (\SimpleProcessor|unit11|unit3|Mux2~0_combout  & (((\SimpleProcessor|unit11|unit3|Add1~26_combout ) # (!\SimpleProcessor|unit01|FSM|CurrentState.Sub~q )))) # (!\SimpleProcessor|unit11|unit3|Mux2~0_combout  & 
// (\SimpleProcessor|unit11|unit3|Add2~26_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))))

	.dataa(\SimpleProcessor|unit11|unit3|Add2~26_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Add1~26_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux2~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit3|Mux2~1 .lut_mask = 16'hCAF0;
defparam \SimpleProcessor|unit11|unit3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|mxunit0|M[13]~47 (
// Equation(s):
// \SimpleProcessor|unit11|mxunit0|M[13]~47_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & (((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [13])))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & ((\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [13]))) # (!\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q  & (\SimpleProcessor|unit11|unit3|Mux2~1_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit11|unit3|Mux2~1_combout ),
	.datac(\SimpleProcessor|unit11|unit0|altsyncram_component|auto_generated|q_a [13]),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|mxunit0|M[13]~47 .lut_mask = 16'hF0E4;
defparam \SimpleProcessor|unit11|mxunit0|M[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \SimpleProcessor|unit11|unit2|regfile~45 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SimpleProcessor|unit11|mxunit0|M[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SimpleProcessor|unit11|unit2|regfile~824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit11|unit2|regfile~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~45 .is_wysiwyg = "true";
defparam \SimpleProcessor|unit11|unit2|regfile~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~798 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~798_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~109_q ))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (\SimpleProcessor|unit11|unit2|regfile~45_q ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~45_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~109_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~798_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~798 .lut_mask = 16'hDC98;
defparam \SimpleProcessor|unit11|unit2|regfile~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~799 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~799_combout  = (\SimpleProcessor|unit11|unit2|regfile~798_combout  & (((\SimpleProcessor|unit11|unit2|regfile~237_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~798_combout  & (\SimpleProcessor|unit11|unit2|regfile~173_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~798_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~173_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~237_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~799_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~799 .lut_mask = 16'hE4AA;
defparam \SimpleProcessor|unit11|unit2|regfile~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~800 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~800_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~77_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~13_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~77_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~13_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~800_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~800 .lut_mask = 16'hAAD8;
defparam \SimpleProcessor|unit11|unit2|regfile~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~801 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~801_combout  = (\SimpleProcessor|unit11|unit2|regfile~800_combout  & (((\SimpleProcessor|unit11|unit2|regfile~205_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~800_combout  & (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~141_q ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~800_combout ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~205_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~141_q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~801_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~801 .lut_mask = 16'hE6A2;
defparam \SimpleProcessor|unit11|unit2|regfile~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~802 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~802_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & ((\SimpleProcessor|unit11|unit2|regfile~799_combout ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~801_combout  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~799_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~801_combout ),
	.datac(\SimpleProcessor|unit01|FSM|RF_Ra_addr[1]~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~802_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~802 .lut_mask = 16'hF0AC;
defparam \SimpleProcessor|unit11|unit2|regfile~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~803 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~803_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~189_q ) # ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (((\SimpleProcessor|unit11|unit2|regfile~61_q  & !\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~189_q ),
	.datab(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~61_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~803_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~803 .lut_mask = 16'hCCB8;
defparam \SimpleProcessor|unit11|unit2|regfile~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~804 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~804_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & ((\SimpleProcessor|unit11|unit2|regfile~803_combout  & (\SimpleProcessor|unit11|unit2|regfile~253_q )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~803_combout  & ((\SimpleProcessor|unit11|unit2|regfile~125_q ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit11|unit2|regfile~803_combout ))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~253_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~125_q ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~803_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~804_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~804 .lut_mask = 16'hDDA0;
defparam \SimpleProcessor|unit11|unit2|regfile~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~796 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~796_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & (((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout )))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout  & 
// ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~157_q )) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout  & ((\SimpleProcessor|unit11|unit2|regfile~29_q )))))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~157_q ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~29_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~796_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~796 .lut_mask = 16'hEE50;
defparam \SimpleProcessor|unit11|unit2|regfile~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~797 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~797_combout  = (\SimpleProcessor|unit11|unit2|regfile~796_combout  & (((\SimpleProcessor|unit11|unit2|regfile~221_q ) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout )))) # 
// (!\SimpleProcessor|unit11|unit2|regfile~796_combout  & (\SimpleProcessor|unit11|unit2|regfile~93_q  & ((\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~93_q ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~796_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~221_q ),
	.datad(\SimpleProcessor|unit01|FSM|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~797_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~797 .lut_mask = 16'hE2CC;
defparam \SimpleProcessor|unit11|unit2|regfile~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \SimpleProcessor|unit11|unit2|regfile~805 (
// Equation(s):
// \SimpleProcessor|unit11|unit2|regfile~805_combout  = (\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~802_combout  & (\SimpleProcessor|unit11|unit2|regfile~804_combout )) # 
// (!\SimpleProcessor|unit11|unit2|regfile~802_combout  & ((\SimpleProcessor|unit11|unit2|regfile~797_combout ))))) # (!\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~802_combout ))

	.dataa(\SimpleProcessor|unit01|FSM|RF_Ra_addr[0]~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~802_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~804_combout ),
	.datad(\SimpleProcessor|unit11|unit2|regfile~797_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit11|unit2|regfile~805 .lut_mask = 16'hE6C4;
defparam \SimpleProcessor|unit11|unit2|regfile~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \Muxunit0|Mux2~0 (
// Equation(s):
// \Muxunit0|Mux2~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & (\SimpleProcessor|unit11|unit2|regfile~815_combout )) # (!\SW[16]~input_o  & ((\SimpleProcessor|unit01|CTR|PCout [5])))))

	.dataa(\SW[15]~input_o ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~815_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SimpleProcessor|unit01|CTR|PCout [5]),
	.cin(gnd),
	.combout(\Muxunit0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux2~0 .lut_mask = 16'hE5E0;
defparam \Muxunit0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \Muxunit0|Mux2~1 (
// Equation(s):
// \Muxunit0|Mux2~1_combout  = (\Muxunit0|Mux2~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux2~1_combout ) # (!\SW[15]~input_o )))) # (!\Muxunit0|Mux2~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~805_combout  & ((\SW[15]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~805_combout ),
	.datab(\Muxunit0|Mux2~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux2~1_combout ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux2~1 .lut_mask = 16'hE2CC;
defparam \Muxunit0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N10
cycloneive_lcell_comb \Muxunit0|Mux2~2 (
// Equation(s):
// \Muxunit0|Mux2~2_combout  = (!\SW[17]~input_o  & \Muxunit0|Mux2~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\Muxunit0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux2~2 .lut_mask = 16'h3300;
defparam \Muxunit0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \Muxunit0|Mux3~0 (
// Equation(s):
// \Muxunit0|Mux3~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~515_combout ))) # (!\SW[15]~input_o  & (\SimpleProcessor|unit01|CTR|PCout [4]))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [4]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~515_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux3~0 .lut_mask = 16'hFC0A;
defparam \Muxunit0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \Muxunit0|Mux3~1 (
// Equation(s):
// \Muxunit0|Mux3~1_combout  = (\SW[16]~input_o  & ((\Muxunit0|Mux3~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux3~1_combout ))) # (!\Muxunit0|Mux3~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~505_combout )))) # (!\SW[16]~input_o  & 
// (((\Muxunit0|Mux3~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~505_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux3~1_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\Muxunit0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux3~1 .lut_mask = 16'hCFA0;
defparam \Muxunit0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N24
cycloneive_lcell_comb \Muxunit0|Mux3~2 (
// Equation(s):
// \Muxunit0|Mux3~2_combout  = (\Muxunit0|Mux3~1_combout  & !\SW[17]~input_o )

	.dataa(\Muxunit0|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux3~2 .lut_mask = 16'h00AA;
defparam \Muxunit0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \Muxunit0|Mux0~3 (
// Equation(s):
// \Muxunit0|Mux0~3_combout  = (!\SW[16]~input_o  & (\SW[15]~input_o  & !\SW[17]~input_o ))

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux0~3 .lut_mask = 16'h0030;
defparam \Muxunit0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \Muxunit0|Mux0~1 (
// Equation(s):
// \Muxunit0|Mux0~1_combout  = (!\SW[17]~input_o  & (\SW[16]~input_o  & !\SW[15]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Muxunit0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux0~1 .lut_mask = 16'h0404;
defparam \Muxunit0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \Muxunit0|Mux0~0 (
// Equation(s):
// \Muxunit0|Mux0~0_combout  = (!\SW[17]~input_o  & (\SW[16]~input_o  & \SW[15]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Muxunit0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux0~0 .lut_mask = 16'h4040;
defparam \Muxunit0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \Muxunit0|Mux0~2 (
// Equation(s):
// \Muxunit0|Mux0~2_combout  = (\SimpleProcessor|unit11|unit3|Mux0~3_combout  & ((\Muxunit0|Mux0~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~775_combout  & \Muxunit0|Mux0~1_combout )))) # (!\SimpleProcessor|unit11|unit3|Mux0~3_combout  & 
// (\SimpleProcessor|unit11|unit2|regfile~775_combout  & (\Muxunit0|Mux0~1_combout )))

	.dataa(\SimpleProcessor|unit11|unit3|Mux0~3_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~775_combout ),
	.datac(\Muxunit0|Mux0~1_combout ),
	.datad(\Muxunit0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux0~2 .lut_mask = 16'hEAC0;
defparam \Muxunit0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \Muxunit0|Mux0~4 (
// Equation(s):
// \Muxunit0|Mux0~4_combout  = (\Muxunit0|Mux0~2_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~765_combout  & \Muxunit0|Mux0~3_combout ))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~765_combout ),
	.datab(gnd),
	.datac(\Muxunit0|Mux0~3_combout ),
	.datad(\Muxunit0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux0~4 .lut_mask = 16'hFFA0;
defparam \Muxunit0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \Muxunit0|Mux1~0 (
// Equation(s):
// \Muxunit0|Mux1~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & (\SimpleProcessor|unit11|unit2|regfile~785_combout )) # (!\SW[15]~input_o  & ((\SimpleProcessor|unit01|CTR|PCout [6])))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~785_combout ),
	.datab(\SimpleProcessor|unit01|CTR|PCout [6]),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux1~0 .lut_mask = 16'hFA0C;
defparam \Muxunit0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \Muxunit0|Mux1~1 (
// Equation(s):
// \Muxunit0|Mux1~1_combout  = (\Muxunit0|Mux1~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux1~1_combout ) # (!\SW[16]~input_o )))) # (!\Muxunit0|Mux1~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~795_combout  & (\SW[16]~input_o )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~795_combout ),
	.datab(\Muxunit0|Mux1~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SimpleProcessor|unit11|unit3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux1~1 .lut_mask = 16'hEC2C;
defparam \Muxunit0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N24
cycloneive_lcell_comb \Muxunit0|Mux1~2 (
// Equation(s):
// \Muxunit0|Mux1~2_combout  = (\Muxunit0|Mux1~1_combout  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\Muxunit0|Mux1~1_combout ),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux1~2 .lut_mask = 16'h00CC;
defparam \Muxunit0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N28
cycloneive_lcell_comb \HexDisp7|WideOr6~0 (
// Equation(s):
// \HexDisp7|WideOr6~0_combout  = (\Muxunit0|Mux3~2_combout  & ((\Muxunit0|Mux0~4_combout ) # (\Muxunit0|Mux2~2_combout  $ (\Muxunit0|Mux1~2_combout )))) # (!\Muxunit0|Mux3~2_combout  & ((\Muxunit0|Mux2~2_combout ) # (\Muxunit0|Mux0~4_combout  $ 
// (\Muxunit0|Mux1~2_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr6~0 .lut_mask = 16'hE7FA;
defparam \HexDisp7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N30
cycloneive_lcell_comb \HexDisp7|WideOr5~0 (
// Equation(s):
// \HexDisp7|WideOr5~0_combout  = (\Muxunit0|Mux2~2_combout  & (!\Muxunit0|Mux0~4_combout  & ((\Muxunit0|Mux3~2_combout ) # (!\Muxunit0|Mux1~2_combout )))) # (!\Muxunit0|Mux2~2_combout  & (\Muxunit0|Mux3~2_combout  & (\Muxunit0|Mux0~4_combout  $ 
// (!\Muxunit0|Mux1~2_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr5~0 .lut_mask = 16'h480E;
defparam \HexDisp7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N8
cycloneive_lcell_comb \HexDisp7|WideOr4~0 (
// Equation(s):
// \HexDisp7|WideOr4~0_combout  = (\Muxunit0|Mux2~2_combout  & (\Muxunit0|Mux3~2_combout  & (!\Muxunit0|Mux0~4_combout ))) # (!\Muxunit0|Mux2~2_combout  & ((\Muxunit0|Mux1~2_combout  & ((!\Muxunit0|Mux0~4_combout ))) # (!\Muxunit0|Mux1~2_combout  & 
// (\Muxunit0|Mux3~2_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr4~0 .lut_mask = 16'h0D4C;
defparam \HexDisp7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N18
cycloneive_lcell_comb \HexDisp7|WideOr3~0 (
// Equation(s):
// \HexDisp7|WideOr3~0_combout  = (\Muxunit0|Mux2~2_combout  & ((\Muxunit0|Mux3~2_combout  & ((\Muxunit0|Mux1~2_combout ))) # (!\Muxunit0|Mux3~2_combout  & (\Muxunit0|Mux0~4_combout  & !\Muxunit0|Mux1~2_combout )))) # (!\Muxunit0|Mux2~2_combout  & 
// (!\Muxunit0|Mux0~4_combout  & (\Muxunit0|Mux3~2_combout  $ (\Muxunit0|Mux1~2_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexDisp7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N20
cycloneive_lcell_comb \HexDisp7|WideOr2~0 (
// Equation(s):
// \HexDisp7|WideOr2~0_combout  = (\Muxunit0|Mux0~4_combout  & (\Muxunit0|Mux1~2_combout  & ((\Muxunit0|Mux2~2_combout ) # (!\Muxunit0|Mux3~2_combout )))) # (!\Muxunit0|Mux0~4_combout  & (\Muxunit0|Mux2~2_combout  & (!\Muxunit0|Mux3~2_combout  & 
// !\Muxunit0|Mux1~2_combout )))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr2~0 .lut_mask = 16'hB002;
defparam \HexDisp7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N22
cycloneive_lcell_comb \HexDisp7|WideOr1~0 (
// Equation(s):
// \HexDisp7|WideOr1~0_combout  = (\Muxunit0|Mux2~2_combout  & ((\Muxunit0|Mux3~2_combout  & (\Muxunit0|Mux0~4_combout )) # (!\Muxunit0|Mux3~2_combout  & ((\Muxunit0|Mux1~2_combout ))))) # (!\Muxunit0|Mux2~2_combout  & (\Muxunit0|Mux1~2_combout  & 
// (\Muxunit0|Mux3~2_combout  $ (\Muxunit0|Mux0~4_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr1~0 .lut_mask = 16'hB680;
defparam \HexDisp7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N0
cycloneive_lcell_comb \HexDisp7|WideOr0~0 (
// Equation(s):
// \HexDisp7|WideOr0~0_combout  = (\Muxunit0|Mux0~4_combout  & (\Muxunit0|Mux3~2_combout  & (\Muxunit0|Mux2~2_combout  $ (\Muxunit0|Mux1~2_combout )))) # (!\Muxunit0|Mux0~4_combout  & (!\Muxunit0|Mux2~2_combout  & (\Muxunit0|Mux3~2_combout  $ 
// (\Muxunit0|Mux1~2_combout ))))

	.dataa(\Muxunit0|Mux2~2_combout ),
	.datab(\Muxunit0|Mux3~2_combout ),
	.datac(\Muxunit0|Mux0~4_combout ),
	.datad(\Muxunit0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\HexDisp7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp7|WideOr0~0 .lut_mask = 16'h4184;
defparam \HexDisp7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \Muxunit0|Mux4~0 (
// Equation(s):
// \Muxunit0|Mux4~0_combout  = (\SW[15]~input_o  & (((\SimpleProcessor|unit11|unit2|regfile~525_combout ) # (\SW[16]~input_o )))) # (!\SW[15]~input_o  & (\SimpleProcessor|unit01|CTR|PCout [3] & ((!\SW[16]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\SimpleProcessor|unit01|CTR|PCout [3]),
	.datac(\SimpleProcessor|unit11|unit2|regfile~525_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux4~0 .lut_mask = 16'hAAE4;
defparam \Muxunit0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \Muxunit0|Mux4~1 (
// Equation(s):
// \Muxunit0|Mux4~1_combout  = (\Muxunit0|Mux4~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux4~1_combout ) # ((!\SW[16]~input_o )))) # (!\Muxunit0|Mux4~0_combout  & (((\SimpleProcessor|unit11|unit2|regfile~535_combout  & \SW[16]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux4~1_combout ),
	.datab(\Muxunit0|Mux4~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~535_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux4~1 .lut_mask = 16'hB8CC;
defparam \Muxunit0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N2
cycloneive_lcell_comb \Muxunit0|Mux4~2 (
// Equation(s):
// \Muxunit0|Mux4~2_combout  = (\Muxunit0|Mux4~1_combout  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Muxunit0|Mux4~1_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux4~2 .lut_mask = 16'h00F0;
defparam \Muxunit0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \Muxunit0|Mux6~0 (
// Equation(s):
// \Muxunit0|Mux6~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~565_combout ))) # (!\SW[15]~input_o  & (\SimpleProcessor|unit01|CTR|PCout [1]))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [1]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~565_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux6~0 .lut_mask = 16'hFC0A;
defparam \Muxunit0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \Muxunit0|Mux6~1 (
// Equation(s):
// \Muxunit0|Mux6~1_combout  = (\Muxunit0|Mux6~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux6~1_combout ) # (!\SW[16]~input_o )))) # (!\Muxunit0|Mux6~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~575_combout  & (\SW[16]~input_o )))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~575_combout ),
	.datab(\Muxunit0|Mux6~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SimpleProcessor|unit11|unit3|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux6~1 .lut_mask = 16'hEC2C;
defparam \Muxunit0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N20
cycloneive_lcell_comb \Muxunit0|Mux6~2 (
// Equation(s):
// \Muxunit0|Mux6~2_combout  = (!\SW[17]~input_o  & \Muxunit0|Mux6~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\Muxunit0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux6~2 .lut_mask = 16'h3300;
defparam \Muxunit0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \Muxunit0|Mux7~0 (
// Equation(s):
// \Muxunit0|Mux7~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~595_combout ))) # (!\SW[16]~input_o  & (\SimpleProcessor|unit01|CTR|PCout [0]))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [0]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~595_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux7~0 .lut_mask = 16'hFC0A;
defparam \Muxunit0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \Muxunit0|Mux7~1 (
// Equation(s):
// \Muxunit0|Mux7~1_combout  = (\SW[15]~input_o  & ((\Muxunit0|Mux7~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux7~1_combout ))) # (!\Muxunit0|Mux7~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~585_combout )))) # (!\SW[15]~input_o  & 
// (((\Muxunit0|Mux7~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~585_combout ),
	.datab(\SW[15]~input_o ),
	.datac(\SimpleProcessor|unit11|unit3|Mux7~1_combout ),
	.datad(\Muxunit0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux7~1 .lut_mask = 16'hF388;
defparam \Muxunit0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N26
cycloneive_lcell_comb \Muxunit0|Mux7~2 (
// Equation(s):
// \Muxunit0|Mux7~2_combout  = (\Muxunit0|Mux7~1_combout  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\Muxunit0|Mux7~1_combout ),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux7~2 .lut_mask = 16'h00CC;
defparam \Muxunit0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \Muxunit0|Mux5~0 (
// Equation(s):
// \Muxunit0|Mux5~0_combout  = (\SW[16]~input_o  & (((\SimpleProcessor|unit11|unit2|regfile~555_combout ) # (\SW[15]~input_o )))) # (!\SW[16]~input_o  & (\SimpleProcessor|unit01|CTR|PCout [2] & ((!\SW[15]~input_o ))))

	.dataa(\SimpleProcessor|unit01|CTR|PCout [2]),
	.datab(\SimpleProcessor|unit11|unit2|regfile~555_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux5~0 .lut_mask = 16'hF0CA;
defparam \Muxunit0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \Muxunit0|Mux5~1 (
// Equation(s):
// \Muxunit0|Mux5~1_combout  = (\Muxunit0|Mux5~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux5~1_combout ) # (!\SW[15]~input_o )))) # (!\Muxunit0|Mux5~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~545_combout  & ((\SW[15]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~545_combout ),
	.datab(\Muxunit0|Mux5~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux5~1_combout ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux5~1 .lut_mask = 16'hE2CC;
defparam \Muxunit0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N6
cycloneive_lcell_comb \Muxunit0|Mux5~2 (
// Equation(s):
// \Muxunit0|Mux5~2_combout  = (!\SW[17]~input_o  & \Muxunit0|Mux5~1_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\Muxunit0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux5~2 .lut_mask = 16'h3300;
defparam \Muxunit0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N0
cycloneive_lcell_comb \HexDisp6|WideOr6~0 (
// Equation(s):
// \HexDisp6|WideOr6~0_combout  = (\Muxunit0|Mux7~2_combout  & ((\Muxunit0|Mux4~2_combout ) # (\Muxunit0|Mux6~2_combout  $ (\Muxunit0|Mux5~2_combout )))) # (!\Muxunit0|Mux7~2_combout  & ((\Muxunit0|Mux6~2_combout ) # (\Muxunit0|Mux4~2_combout  $ 
// (\Muxunit0|Mux5~2_combout ))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr6~0 .lut_mask = 16'hBDEE;
defparam \HexDisp6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N18
cycloneive_lcell_comb \HexDisp6|WideOr5~0 (
// Equation(s):
// \HexDisp6|WideOr5~0_combout  = (\Muxunit0|Mux6~2_combout  & (!\Muxunit0|Mux4~2_combout  & ((\Muxunit0|Mux7~2_combout ) # (!\Muxunit0|Mux5~2_combout )))) # (!\Muxunit0|Mux6~2_combout  & (\Muxunit0|Mux7~2_combout  & (\Muxunit0|Mux4~2_combout  $ 
// (!\Muxunit0|Mux5~2_combout ))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr5~0 .lut_mask = 16'h6054;
defparam \HexDisp6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N28
cycloneive_lcell_comb \HexDisp6|WideOr4~0 (
// Equation(s):
// \HexDisp6|WideOr4~0_combout  = (\Muxunit0|Mux6~2_combout  & (!\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux7~2_combout ))) # (!\Muxunit0|Mux6~2_combout  & ((\Muxunit0|Mux5~2_combout  & (!\Muxunit0|Mux4~2_combout )) # (!\Muxunit0|Mux5~2_combout  & 
// ((\Muxunit0|Mux7~2_combout )))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr4~0 .lut_mask = 16'h5170;
defparam \HexDisp6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N30
cycloneive_lcell_comb \HexDisp6|WideOr3~0 (
// Equation(s):
// \HexDisp6|WideOr3~0_combout  = (\Muxunit0|Mux6~2_combout  & ((\Muxunit0|Mux7~2_combout  & ((\Muxunit0|Mux5~2_combout ))) # (!\Muxunit0|Mux7~2_combout  & (\Muxunit0|Mux4~2_combout  & !\Muxunit0|Mux5~2_combout )))) # (!\Muxunit0|Mux6~2_combout  & 
// (!\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux7~2_combout  $ (\Muxunit0|Mux5~2_combout ))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexDisp6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N16
cycloneive_lcell_comb \HexDisp6|WideOr2~0 (
// Equation(s):
// \HexDisp6|WideOr2~0_combout  = (\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux5~2_combout  & ((\Muxunit0|Mux6~2_combout ) # (!\Muxunit0|Mux7~2_combout )))) # (!\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux6~2_combout  & (!\Muxunit0|Mux7~2_combout  & 
// !\Muxunit0|Mux5~2_combout )))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr2~0 .lut_mask = 16'h8A04;
defparam \HexDisp6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N10
cycloneive_lcell_comb \HexDisp6|WideOr1~0 (
// Equation(s):
// \HexDisp6|WideOr1~0_combout  = (\Muxunit0|Mux4~2_combout  & ((\Muxunit0|Mux7~2_combout  & (\Muxunit0|Mux6~2_combout )) # (!\Muxunit0|Mux7~2_combout  & ((\Muxunit0|Mux5~2_combout ))))) # (!\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux5~2_combout  & 
// (\Muxunit0|Mux6~2_combout  $ (\Muxunit0|Mux7~2_combout ))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr1~0 .lut_mask = 16'h9E80;
defparam \HexDisp6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N4
cycloneive_lcell_comb \HexDisp6|WideOr0~0 (
// Equation(s):
// \HexDisp6|WideOr0~0_combout  = (\Muxunit0|Mux4~2_combout  & (\Muxunit0|Mux7~2_combout  & (\Muxunit0|Mux6~2_combout  $ (\Muxunit0|Mux5~2_combout )))) # (!\Muxunit0|Mux4~2_combout  & (!\Muxunit0|Mux6~2_combout  & (\Muxunit0|Mux7~2_combout  $ 
// (\Muxunit0|Mux5~2_combout ))))

	.dataa(\Muxunit0|Mux4~2_combout ),
	.datab(\Muxunit0|Mux6~2_combout ),
	.datac(\Muxunit0|Mux7~2_combout ),
	.datad(\Muxunit0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\HexDisp6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp6|WideOr0~0 .lut_mask = 16'h2190;
defparam \HexDisp6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \Muxunit0|Mux11~0 (
// Equation(s):
// \Muxunit0|Mux11~0_combout  = (\Muxunit0|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~675_combout ) # ((\Muxunit0|Mux0~0_combout  & \SimpleProcessor|unit11|unit3|Mux11~1_combout )))) # (!\Muxunit0|Mux0~1_combout  & (\Muxunit0|Mux0~0_combout  & 
// ((\SimpleProcessor|unit11|unit3|Mux11~1_combout ))))

	.dataa(\Muxunit0|Mux0~1_combout ),
	.datab(\Muxunit0|Mux0~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~675_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux11~0 .lut_mask = 16'hECA0;
defparam \Muxunit0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \Muxunit0|Mux11~1 (
// Equation(s):
// \Muxunit0|Mux11~1_combout  = (\Muxunit0|Mux11~0_combout ) # ((\Muxunit0|Mux0~3_combout  & \SimpleProcessor|unit11|unit2|regfile~665_combout ))

	.dataa(\Muxunit0|Mux11~0_combout ),
	.datab(\Muxunit0|Mux0~3_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~665_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux11~1 .lut_mask = 16'hEEAA;
defparam \Muxunit0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \Muxunit0|Mux9~0 (
// Equation(s):
// \Muxunit0|Mux9~0_combout  = (\SimpleProcessor|unit11|unit2|regfile~635_combout  & ((\Muxunit0|Mux0~1_combout ) # ((\SimpleProcessor|unit11|unit3|Mux9~1_combout  & \Muxunit0|Mux0~0_combout )))) # (!\SimpleProcessor|unit11|unit2|regfile~635_combout  & 
// (\SimpleProcessor|unit11|unit3|Mux9~1_combout  & ((\Muxunit0|Mux0~0_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~635_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux9~1_combout ),
	.datac(\Muxunit0|Mux0~1_combout ),
	.datad(\Muxunit0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux9~0 .lut_mask = 16'hECA0;
defparam \Muxunit0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \Muxunit0|Mux9~1 (
// Equation(s):
// \Muxunit0|Mux9~1_combout  = (\Muxunit0|Mux9~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~625_combout  & \Muxunit0|Mux0~3_combout ))

	.dataa(\Muxunit0|Mux9~0_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~625_combout ),
	.datac(\Muxunit0|Mux0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Muxunit0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux9~1 .lut_mask = 16'hEAEA;
defparam \Muxunit0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \Muxunit0|Mux8~0 (
// Equation(s):
// \Muxunit0|Mux8~0_combout  = (\Muxunit0|Mux0~1_combout  & ((\SimpleProcessor|unit11|unit2|regfile~615_combout ) # ((\SimpleProcessor|unit11|unit3|Mux8~1_combout  & \Muxunit0|Mux0~0_combout )))) # (!\Muxunit0|Mux0~1_combout  & 
// (\SimpleProcessor|unit11|unit3|Mux8~1_combout  & ((\Muxunit0|Mux0~0_combout ))))

	.dataa(\Muxunit0|Mux0~1_combout ),
	.datab(\SimpleProcessor|unit11|unit3|Mux8~1_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~615_combout ),
	.datad(\Muxunit0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux8~0 .lut_mask = 16'hECA0;
defparam \Muxunit0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \Muxunit0|Mux8~1 (
// Equation(s):
// \Muxunit0|Mux8~1_combout  = (\Muxunit0|Mux8~0_combout ) # ((\SimpleProcessor|unit11|unit2|regfile~605_combout  & \Muxunit0|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\SimpleProcessor|unit11|unit2|regfile~605_combout ),
	.datac(\Muxunit0|Mux0~3_combout ),
	.datad(\Muxunit0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux8~1 .lut_mask = 16'hFFC0;
defparam \Muxunit0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \Muxunit0|Mux10~0 (
// Equation(s):
// \Muxunit0|Mux10~0_combout  = (\SimpleProcessor|unit11|unit2|regfile~655_combout  & ((\Muxunit0|Mux0~1_combout ) # ((\Muxunit0|Mux0~0_combout  & \SimpleProcessor|unit11|unit3|Mux10~1_combout )))) # (!\SimpleProcessor|unit11|unit2|regfile~655_combout  & 
// (\Muxunit0|Mux0~0_combout  & ((\SimpleProcessor|unit11|unit3|Mux10~1_combout ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~655_combout ),
	.datab(\Muxunit0|Mux0~0_combout ),
	.datac(\Muxunit0|Mux0~1_combout ),
	.datad(\SimpleProcessor|unit11|unit3|Mux10~1_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux10~0 .lut_mask = 16'hECA0;
defparam \Muxunit0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \Muxunit0|Mux10~1 (
// Equation(s):
// \Muxunit0|Mux10~1_combout  = (\Muxunit0|Mux10~0_combout ) # ((\Muxunit0|Mux0~3_combout  & \SimpleProcessor|unit11|unit2|regfile~645_combout ))

	.dataa(\Muxunit0|Mux10~0_combout ),
	.datab(\Muxunit0|Mux0~3_combout ),
	.datac(gnd),
	.datad(\SimpleProcessor|unit11|unit2|regfile~645_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux10~1 .lut_mask = 16'hEEAA;
defparam \Muxunit0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \HexDisp5|WideOr6~0 (
// Equation(s):
// \HexDisp5|WideOr6~0_combout  = (\Muxunit0|Mux11~1_combout  & ((\Muxunit0|Mux8~1_combout ) # (\Muxunit0|Mux9~1_combout  $ (\Muxunit0|Mux10~1_combout )))) # (!\Muxunit0|Mux11~1_combout  & ((\Muxunit0|Mux10~1_combout ) # (\Muxunit0|Mux9~1_combout  $ 
// (\Muxunit0|Mux8~1_combout ))))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr6~0 .lut_mask = 16'hF7BC;
defparam \HexDisp5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \HexDisp5|WideOr5~0 (
// Equation(s):
// \HexDisp5|WideOr5~0_combout  = (\Muxunit0|Mux11~1_combout  & (\Muxunit0|Mux8~1_combout  $ (((\Muxunit0|Mux10~1_combout ) # (!\Muxunit0|Mux9~1_combout ))))) # (!\Muxunit0|Mux11~1_combout  & (!\Muxunit0|Mux9~1_combout  & (!\Muxunit0|Mux8~1_combout  & 
// \Muxunit0|Mux10~1_combout )))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr5~0 .lut_mask = 16'h0B82;
defparam \HexDisp5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \HexDisp5|WideOr4~0 (
// Equation(s):
// \HexDisp5|WideOr4~0_combout  = (\Muxunit0|Mux10~1_combout  & (\Muxunit0|Mux11~1_combout  & ((!\Muxunit0|Mux8~1_combout )))) # (!\Muxunit0|Mux10~1_combout  & ((\Muxunit0|Mux9~1_combout  & ((!\Muxunit0|Mux8~1_combout ))) # (!\Muxunit0|Mux9~1_combout  & 
// (\Muxunit0|Mux11~1_combout ))))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr4~0 .lut_mask = 16'h0A2E;
defparam \HexDisp5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \HexDisp5|WideOr3~0 (
// Equation(s):
// \HexDisp5|WideOr3~0_combout  = (\Muxunit0|Mux10~1_combout  & ((\Muxunit0|Mux11~1_combout  & (\Muxunit0|Mux9~1_combout )) # (!\Muxunit0|Mux11~1_combout  & (!\Muxunit0|Mux9~1_combout  & \Muxunit0|Mux8~1_combout )))) # (!\Muxunit0|Mux10~1_combout  & 
// (!\Muxunit0|Mux8~1_combout  & (\Muxunit0|Mux11~1_combout  $ (\Muxunit0|Mux9~1_combout ))))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr3~0 .lut_mask = 16'h9806;
defparam \HexDisp5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \HexDisp5|WideOr2~0 (
// Equation(s):
// \HexDisp5|WideOr2~0_combout  = (\Muxunit0|Mux9~1_combout  & (\Muxunit0|Mux8~1_combout  & ((\Muxunit0|Mux10~1_combout ) # (!\Muxunit0|Mux11~1_combout )))) # (!\Muxunit0|Mux9~1_combout  & (!\Muxunit0|Mux11~1_combout  & (!\Muxunit0|Mux8~1_combout  & 
// \Muxunit0|Mux10~1_combout )))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr2~0 .lut_mask = 16'hC140;
defparam \HexDisp5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \HexDisp5|WideOr1~0 (
// Equation(s):
// \HexDisp5|WideOr1~0_combout  = (\Muxunit0|Mux8~1_combout  & ((\Muxunit0|Mux11~1_combout  & ((\Muxunit0|Mux10~1_combout ))) # (!\Muxunit0|Mux11~1_combout  & (\Muxunit0|Mux9~1_combout )))) # (!\Muxunit0|Mux8~1_combout  & (\Muxunit0|Mux9~1_combout  & 
// (\Muxunit0|Mux11~1_combout  $ (\Muxunit0|Mux10~1_combout ))))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr1~0 .lut_mask = 16'hE448;
defparam \HexDisp5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \HexDisp5|WideOr0~0 (
// Equation(s):
// \HexDisp5|WideOr0~0_combout  = (\Muxunit0|Mux9~1_combout  & (!\Muxunit0|Mux10~1_combout  & (\Muxunit0|Mux11~1_combout  $ (!\Muxunit0|Mux8~1_combout )))) # (!\Muxunit0|Mux9~1_combout  & (\Muxunit0|Mux11~1_combout  & (\Muxunit0|Mux8~1_combout  $ 
// (!\Muxunit0|Mux10~1_combout ))))

	.dataa(\Muxunit0|Mux11~1_combout ),
	.datab(\Muxunit0|Mux9~1_combout ),
	.datac(\Muxunit0|Mux8~1_combout ),
	.datad(\Muxunit0|Mux10~1_combout ),
	.cin(gnd),
	.combout(\HexDisp5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp5|WideOr0~0 .lut_mask = 16'h2086;
defparam \HexDisp5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \Muxunit0|Mux12~0 (
// Equation(s):
// \Muxunit0|Mux12~0_combout  = (\SW[15]~input_o  & ((\SimpleProcessor|unit11|unit3|Mux12~1_combout ) # ((!\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((\SimpleProcessor|unit11|unit2|regfile~695_combout  & \SW[16]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit3|Mux12~1_combout ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~695_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux12~0 .lut_mask = 16'hACF0;
defparam \Muxunit0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \Muxunit0|Mux12~1 (
// Equation(s):
// \Muxunit0|Mux12~1_combout  = (\SW[17]~input_o  & (!\Muxunit0|Mux12~0_combout )) # (!\SW[17]~input_o  & ((\SW[16]~input_o ) # ((\Muxunit0|Mux12~0_combout  & \SimpleProcessor|unit11|unit2|regfile~685_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\Muxunit0|Mux12~0_combout ),
	.datac(\SimpleProcessor|unit11|unit2|regfile~685_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux12~1 .lut_mask = 16'h7762;
defparam \Muxunit0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \Muxunit0|Mux12~2 (
// Equation(s):
// \Muxunit0|Mux12~2_combout  = (\Muxunit0|Mux12~0_combout  & ((\Muxunit0|Mux12~1_combout  $ (\SimpleProcessor|unit01|FSM|CurrentState.HALT~q )))) # (!\Muxunit0|Mux12~0_combout  & ((\Muxunit0|Mux12~1_combout  & 
// ((\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ))) # (!\Muxunit0|Mux12~1_combout  & (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q  & !\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ))))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.datab(\Muxunit0|Mux12~0_combout ),
	.datac(\Muxunit0|Mux12~1_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ),
	.cin(gnd),
	.combout(\Muxunit0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux12~2 .lut_mask = 16'h3CC2;
defparam \Muxunit0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \Muxunit0|Mux13~0 (
// Equation(s):
// \Muxunit0|Mux13~0_combout  = (!\SW[16]~input_o  & (!\SW[15]~input_o  & \SW[17]~input_o ))

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux13~0 .lut_mask = 16'h0300;
defparam \Muxunit0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \Muxunit0|Mux12~3 (
// Equation(s):
// \Muxunit0|Mux12~3_combout  = (\Muxunit0|Mux12~2_combout  & ((\Muxunit0|Mux13~0_combout ) # ((!\SimpleProcessor|unit01|FSM|CurrentState.HALT~q )))) # (!\Muxunit0|Mux12~2_combout  & ((\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ) # 
// ((\Muxunit0|Mux13~0_combout  & \SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ))))

	.dataa(\Muxunit0|Mux12~2_combout ),
	.datab(\Muxunit0|Mux13~0_combout ),
	.datac(\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.HALT~q ),
	.cin(gnd),
	.combout(\Muxunit0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux12~3 .lut_mask = 16'hDDEA;
defparam \Muxunit0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \Muxunit0|Mux15~0 (
// Equation(s):
// \Muxunit0|Mux15~0_combout  = (!\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q  & !\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q )

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Fetch~q ),
	.cin(gnd),
	.combout(\Muxunit0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux15~0 .lut_mask = 16'h0055;
defparam \Muxunit0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr2~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr2~0_combout  = ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ) # (\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ))) # 
// (!\SimpleProcessor|unit01|FSM|CurrentState.Init~q )

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.Init~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Sub~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr2~0 .lut_mask = 16'hFFFD;
defparam \SimpleProcessor|unit01|FSM|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr2 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr2~combout  = (\SimpleProcessor|unit01|FSM|WideOr2~0_combout ) # (\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SimpleProcessor|unit01|FSM|WideOr2~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr2 .lut_mask = 16'hFFF0;
defparam \SimpleProcessor|unit01|FSM|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \Muxunit0|Mux15~2 (
// Equation(s):
// \Muxunit0|Mux15~2_combout  = (\SW[15]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~745_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((!\SW[16]~input_o  & !\SimpleProcessor|unit01|FSM|WideOr2~combout ))))

	.dataa(\SW[15]~input_o ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~745_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SimpleProcessor|unit01|FSM|WideOr2~combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux15~2 .lut_mask = 16'hA8AD;
defparam \Muxunit0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \Muxunit0|Mux15~3 (
// Equation(s):
// \Muxunit0|Mux15~3_combout  = (\Muxunit0|Mux15~2_combout  & (((\SimpleProcessor|unit11|unit3|Mux15~1_combout ) # (!\SW[16]~input_o )))) # (!\Muxunit0|Mux15~2_combout  & (\SimpleProcessor|unit11|unit2|regfile~755_combout  & ((\SW[16]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~755_combout ),
	.datab(\Muxunit0|Mux15~2_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux15~1_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux15~3 .lut_mask = 16'hE2CC;
defparam \Muxunit0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \Muxunit0|Mux15~1 (
// Equation(s):
// \Muxunit0|Mux15~1_combout  = (\Muxunit0|Mux13~0_combout  & ((\SimpleProcessor|unit01|InstrReg|IRout [12] & ((!\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ))) # (!\SimpleProcessor|unit01|InstrReg|IRout [12] & 
// (!\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\SimpleProcessor|unit01|FSM|NextState.Sub~0_combout ),
	.datac(\Muxunit0|Mux13~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ),
	.cin(gnd),
	.combout(\Muxunit0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux15~1 .lut_mask = 16'h10B0;
defparam \Muxunit0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \Muxunit0|Mux15~4 (
// Equation(s):
// \Muxunit0|Mux15~4_combout  = (\Muxunit0|Mux15~0_combout  & ((\Muxunit0|Mux15~1_combout ) # ((\Muxunit0|Mux15~3_combout  & !\SW[17]~input_o )))) # (!\Muxunit0|Mux15~0_combout  & (\Muxunit0|Mux15~3_combout  & ((!\SW[17]~input_o ))))

	.dataa(\Muxunit0|Mux15~0_combout ),
	.datab(\Muxunit0|Mux15~3_combout ),
	.datac(\Muxunit0|Mux15~1_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux15~4 .lut_mask = 16'hA0EC;
defparam \Muxunit0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~26 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~26_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [12] & (!\KEY[1]~input_o  & \SimpleProcessor|unit01|FSM|NextState.Store~0_combout ))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\KEY[1]~input_o ),
	.datac(\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~26_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~26 .lut_mask = 16'h1010;
defparam \SimpleProcessor|unit01|FSM|CurrentState~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \SimpleProcessor|unit01|FSM|CurrentState.NOOP (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\SimpleProcessor|unit01|FSM|CurrentState~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SimpleProcessor|unit01|FSM|CurrentState.NOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState.NOOP .is_wysiwyg = "true";
defparam \SimpleProcessor|unit01|FSM|CurrentState.NOOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr1~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr1~0_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.NOOP~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Add~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.NOOP~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \SimpleProcessor|unit01|FSM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \Muxunit0|Mux14~0 (
// Equation(s):
// \Muxunit0|Mux14~0_combout  = (\SW[16]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~735_combout ) # ((\SW[15]~input_o )))) # (!\SW[16]~input_o  & (((\SimpleProcessor|unit01|FSM|WideOr1~0_combout  & !\SW[15]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~735_combout ),
	.datab(\SimpleProcessor|unit01|FSM|WideOr1~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux14~0 .lut_mask = 16'hF0AC;
defparam \Muxunit0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \Muxunit0|Mux14~1 (
// Equation(s):
// \Muxunit0|Mux14~1_combout  = (\Muxunit0|Mux14~0_combout  & (((\SimpleProcessor|unit11|unit3|Mux14~1_combout ) # (!\SW[15]~input_o )))) # (!\Muxunit0|Mux14~0_combout  & (\SimpleProcessor|unit11|unit2|regfile~725_combout  & ((\SW[15]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~725_combout ),
	.datab(\Muxunit0|Mux14~0_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux14~1_combout ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux14~1 .lut_mask = 16'hE2CC;
defparam \Muxunit0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|CurrentState~16 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|CurrentState~16_combout  = (!\SimpleProcessor|unit01|InstrReg|IRout [14] & (\SimpleProcessor|unit01|InstrReg|IRout [13] & (\SimpleProcessor|unit01|FSM|CurrentState.Decode~q  & !\SimpleProcessor|unit01|InstrReg|IRout [15])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.Decode~q ),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|CurrentState~16_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|CurrentState~16 .lut_mask = 16'h0040;
defparam \SimpleProcessor|unit01|FSM|CurrentState~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr4~0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr4~0_combout  = ((\SimpleProcessor|unit01|InstrReg|IRout [12] & (\SimpleProcessor|unit01|FSM|CurrentState~16_combout )) # (!\SimpleProcessor|unit01|InstrReg|IRout [12] & 
// ((\SimpleProcessor|unit01|FSM|NextState.Store~0_combout )))) # (!\Muxunit0|Mux15~0_combout )

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState~16_combout ),
	.datac(\Muxunit0|Mux15~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|NextState.Store~0_combout ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr4~0 .lut_mask = 16'hDF8F;
defparam \SimpleProcessor|unit01|FSM|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \Muxunit0|Mux14~2 (
// Equation(s):
// \Muxunit0|Mux14~2_combout  = (\Muxunit0|Mux14~1_combout  & (((\Muxunit0|Mux13~0_combout  & \SimpleProcessor|unit01|FSM|WideOr4~0_combout )) # (!\SW[17]~input_o ))) # (!\Muxunit0|Mux14~1_combout  & (\Muxunit0|Mux13~0_combout  & 
// (\SimpleProcessor|unit01|FSM|WideOr4~0_combout )))

	.dataa(\Muxunit0|Mux14~1_combout ),
	.datab(\Muxunit0|Mux13~0_combout ),
	.datac(\SimpleProcessor|unit01|FSM|WideOr4~0_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux14~2 .lut_mask = 16'hC0EA;
defparam \Muxunit0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr0 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr0~combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.Store~q ) # ((\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ) # 
// (\SimpleProcessor|unit01|FSM|CurrentState.Add~q )))

	.dataa(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.datab(\SimpleProcessor|unit01|FSM|CurrentState.Store~q ),
	.datac(\SimpleProcessor|unit01|FSM|CurrentState.LoadB~q ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.Add~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr0 .lut_mask = 16'hFFFE;
defparam \SimpleProcessor|unit01|FSM|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \Muxunit0|Mux13~1 (
// Equation(s):
// \Muxunit0|Mux13~1_combout  = (\SW[15]~input_o  & ((\SimpleProcessor|unit11|unit2|regfile~705_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((\SimpleProcessor|unit01|FSM|WideOr0~combout  & !\SW[16]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\SimpleProcessor|unit11|unit2|regfile~705_combout ),
	.datac(\SimpleProcessor|unit01|FSM|WideOr0~combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux13~1 .lut_mask = 16'hAAD8;
defparam \Muxunit0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \Muxunit0|Mux13~2 (
// Equation(s):
// \Muxunit0|Mux13~2_combout  = (\Muxunit0|Mux13~1_combout  & (((\SimpleProcessor|unit11|unit3|Mux13~1_combout ) # (!\SW[16]~input_o )))) # (!\Muxunit0|Mux13~1_combout  & (\SimpleProcessor|unit11|unit2|regfile~715_combout  & ((\SW[16]~input_o ))))

	.dataa(\SimpleProcessor|unit11|unit2|regfile~715_combout ),
	.datab(\Muxunit0|Mux13~1_combout ),
	.datac(\SimpleProcessor|unit11|unit3|Mux13~1_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux13~2 .lut_mask = 16'hE2CC;
defparam \Muxunit0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \SimpleProcessor|unit01|FSM|WideOr3~1 (
// Equation(s):
// \SimpleProcessor|unit01|FSM|WideOr3~1_combout  = (\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ) # ((\SimpleProcessor|unit01|FSM|WideOr3~0_combout  & ((\SimpleProcessor|unit01|InstrReg|IRout [12]) # (\SimpleProcessor|unit01|InstrReg|IRout [13]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.datac(\SimpleProcessor|unit01|FSM|WideOr3~0_combout ),
	.datad(\SimpleProcessor|unit01|FSM|CurrentState.LoadA~q ),
	.cin(gnd),
	.combout(\SimpleProcessor|unit01|FSM|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SimpleProcessor|unit01|FSM|WideOr3~1 .lut_mask = 16'hFFE0;
defparam \SimpleProcessor|unit01|FSM|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \Muxunit0|Mux13~3 (
// Equation(s):
// \Muxunit0|Mux13~3_combout  = (\Muxunit0|Mux13~2_combout  & (((\SimpleProcessor|unit01|FSM|WideOr3~1_combout  & \Muxunit0|Mux13~0_combout )) # (!\SW[17]~input_o ))) # (!\Muxunit0|Mux13~2_combout  & (\SimpleProcessor|unit01|FSM|WideOr3~1_combout  & 
// (\Muxunit0|Mux13~0_combout )))

	.dataa(\Muxunit0|Mux13~2_combout ),
	.datab(\SimpleProcessor|unit01|FSM|WideOr3~1_combout ),
	.datac(\Muxunit0|Mux13~0_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Muxunit0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Muxunit0|Mux13~3 .lut_mask = 16'hC0EA;
defparam \Muxunit0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \HexDisp4|WideOr6~0 (
// Equation(s):
// \HexDisp4|WideOr6~0_combout  = (\Muxunit0|Mux15~4_combout  & ((\Muxunit0|Mux12~3_combout ) # (\Muxunit0|Mux14~2_combout  $ (\Muxunit0|Mux13~3_combout )))) # (!\Muxunit0|Mux15~4_combout  & ((\Muxunit0|Mux14~2_combout ) # (\Muxunit0|Mux12~3_combout  $ 
// (\Muxunit0|Mux13~3_combout ))))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr6~0 .lut_mask = 16'hBDFA;
defparam \HexDisp4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \HexDisp4|WideOr5~0 (
// Equation(s):
// \HexDisp4|WideOr5~0_combout  = (\Muxunit0|Mux15~4_combout  & (\Muxunit0|Mux12~3_combout  $ (((\Muxunit0|Mux14~2_combout ) # (!\Muxunit0|Mux13~3_combout ))))) # (!\Muxunit0|Mux15~4_combout  & (!\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux14~2_combout  & 
// !\Muxunit0|Mux13~3_combout )))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr5~0 .lut_mask = 16'h4854;
defparam \HexDisp4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \HexDisp4|WideOr4~0 (
// Equation(s):
// \HexDisp4|WideOr4~0_combout  = (\Muxunit0|Mux14~2_combout  & (!\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux15~4_combout ))) # (!\Muxunit0|Mux14~2_combout  & ((\Muxunit0|Mux13~3_combout  & (!\Muxunit0|Mux12~3_combout )) # (!\Muxunit0|Mux13~3_combout  & 
// ((\Muxunit0|Mux15~4_combout )))))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr4~0 .lut_mask = 16'h454C;
defparam \HexDisp4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \HexDisp4|WideOr3~0 (
// Equation(s):
// \HexDisp4|WideOr3~0_combout  = (\Muxunit0|Mux14~2_combout  & ((\Muxunit0|Mux15~4_combout  & ((\Muxunit0|Mux13~3_combout ))) # (!\Muxunit0|Mux15~4_combout  & (\Muxunit0|Mux12~3_combout  & !\Muxunit0|Mux13~3_combout )))) # (!\Muxunit0|Mux14~2_combout  & 
// (!\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux15~4_combout  $ (\Muxunit0|Mux13~3_combout ))))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexDisp4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \HexDisp4|WideOr2~0 (
// Equation(s):
// \HexDisp4|WideOr2~0_combout  = (\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux13~3_combout  & ((\Muxunit0|Mux14~2_combout ) # (!\Muxunit0|Mux15~4_combout )))) # (!\Muxunit0|Mux12~3_combout  & (!\Muxunit0|Mux15~4_combout  & (\Muxunit0|Mux14~2_combout  & 
// !\Muxunit0|Mux13~3_combout )))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr2~0 .lut_mask = 16'hA210;
defparam \HexDisp4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \HexDisp4|WideOr1~0 (
// Equation(s):
// \HexDisp4|WideOr1~0_combout  = (\Muxunit0|Mux12~3_combout  & ((\Muxunit0|Mux15~4_combout  & (\Muxunit0|Mux14~2_combout )) # (!\Muxunit0|Mux15~4_combout  & ((\Muxunit0|Mux13~3_combout ))))) # (!\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux13~3_combout  & 
// (\Muxunit0|Mux15~4_combout  $ (\Muxunit0|Mux14~2_combout ))))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr1~0 .lut_mask = 16'hB680;
defparam \HexDisp4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \HexDisp4|WideOr0~0 (
// Equation(s):
// \HexDisp4|WideOr0~0_combout  = (\Muxunit0|Mux12~3_combout  & (\Muxunit0|Mux15~4_combout  & (\Muxunit0|Mux14~2_combout  $ (\Muxunit0|Mux13~3_combout )))) # (!\Muxunit0|Mux12~3_combout  & (!\Muxunit0|Mux14~2_combout  & (\Muxunit0|Mux15~4_combout  $ 
// (\Muxunit0|Mux13~3_combout ))))

	.dataa(\Muxunit0|Mux12~3_combout ),
	.datab(\Muxunit0|Mux15~4_combout ),
	.datac(\Muxunit0|Mux14~2_combout ),
	.datad(\Muxunit0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\HexDisp4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexDisp4|WideOr0~0 .lut_mask = 16'h0984;
defparam \HexDisp4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \HexIR3|WideOr6~0 (
// Equation(s):
// \HexIR3|WideOr6~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [12] & ((\SimpleProcessor|unit01|InstrReg|IRout [15]) # (\SimpleProcessor|unit01|InstrReg|IRout [14] $ (\SimpleProcessor|unit01|InstrReg|IRout [13])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [12] & ((\SimpleProcessor|unit01|InstrReg|IRout [13]) # (\SimpleProcessor|unit01|InstrReg|IRout [14] $ (\SimpleProcessor|unit01|InstrReg|IRout [15]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \HexIR3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \HexIR3|WideOr5~0 (
// Equation(s):
// \HexIR3|WideOr5~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [14] & (\SimpleProcessor|unit01|InstrReg|IRout [12] & (\SimpleProcessor|unit01|InstrReg|IRout [15] $ (\SimpleProcessor|unit01|InstrReg|IRout [13])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [15] & ((\SimpleProcessor|unit01|InstrReg|IRout [12]) # (\SimpleProcessor|unit01|InstrReg|IRout [13]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr5~0 .lut_mask = 16'h3190;
defparam \HexIR3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \HexIR3|WideOr4~0 (
// Equation(s):
// \HexIR3|WideOr4~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [13] & (((!\SimpleProcessor|unit01|InstrReg|IRout [15] & \SimpleProcessor|unit01|InstrReg|IRout [12])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [13] & 
// ((\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [15])) # (!\SimpleProcessor|unit01|InstrReg|IRout [14] & ((\SimpleProcessor|unit01|InstrReg|IRout [12])))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr4~0 .lut_mask = 16'h3072;
defparam \HexIR3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \HexIR3|WideOr3~0 (
// Equation(s):
// \HexIR3|WideOr3~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [13] & ((\SimpleProcessor|unit01|InstrReg|IRout [14] & ((\SimpleProcessor|unit01|InstrReg|IRout [12]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [14] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [15] & !\SimpleProcessor|unit01|InstrReg|IRout [12])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [13] & (!\SimpleProcessor|unit01|InstrReg|IRout [15] & (\SimpleProcessor|unit01|InstrReg|IRout [14] $ 
// (\SimpleProcessor|unit01|InstrReg|IRout [12]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexIR3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \HexIR3|WideOr2~0 (
// Equation(s):
// \HexIR3|WideOr2~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [14] & (\SimpleProcessor|unit01|InstrReg|IRout [15] & ((\SimpleProcessor|unit01|InstrReg|IRout [13]) # (!\SimpleProcessor|unit01|InstrReg|IRout [12])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [15] & (!\SimpleProcessor|unit01|InstrReg|IRout [12] & \SimpleProcessor|unit01|InstrReg|IRout [13])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr2~0 .lut_mask = 16'h8908;
defparam \HexIR3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \HexIR3|WideOr1~0 (
// Equation(s):
// \HexIR3|WideOr1~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [15] & ((\SimpleProcessor|unit01|InstrReg|IRout [12] & ((\SimpleProcessor|unit01|InstrReg|IRout [13]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [12] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [14])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [15] & (\SimpleProcessor|unit01|InstrReg|IRout [14] & (\SimpleProcessor|unit01|InstrReg|IRout [12] $ (\SimpleProcessor|unit01|InstrReg|IRout [13]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr1~0 .lut_mask = 16'hCA28;
defparam \HexIR3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \HexIR3|WideOr0~0 (
// Equation(s):
// \HexIR3|WideOr0~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [14] & (!\SimpleProcessor|unit01|InstrReg|IRout [13] & (\SimpleProcessor|unit01|InstrReg|IRout [15] $ (!\SimpleProcessor|unit01|InstrReg|IRout [12])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [14] & (\SimpleProcessor|unit01|InstrReg|IRout [12] & (\SimpleProcessor|unit01|InstrReg|IRout [15] $ (!\SimpleProcessor|unit01|InstrReg|IRout [13]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [14]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [15]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [12]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [13]),
	.cin(gnd),
	.combout(\HexIR3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR3|WideOr0~0 .lut_mask = 16'h4092;
defparam \HexIR3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N0
cycloneive_lcell_comb \HexIR2|WideOr6~0 (
// Equation(s):
// \HexIR2|WideOr6~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [8] & ((\SimpleProcessor|unit01|InstrReg|IRout [11]) # (\SimpleProcessor|unit01|InstrReg|IRout [10] $ (\SimpleProcessor|unit01|InstrReg|IRout [9])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [8] & ((\SimpleProcessor|unit01|InstrReg|IRout [9]) # (\SimpleProcessor|unit01|InstrReg|IRout [10] $ (\SimpleProcessor|unit01|InstrReg|IRout [11]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr6~0 .lut_mask = 16'hF6DE;
defparam \HexIR2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N10
cycloneive_lcell_comb \HexIR2|WideOr5~0 (
// Equation(s):
// \HexIR2|WideOr5~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [8] & (\SimpleProcessor|unit01|InstrReg|IRout [9] $ (\SimpleProcessor|unit01|InstrReg|IRout [11])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [10] & (!\SimpleProcessor|unit01|InstrReg|IRout [11] & ((\SimpleProcessor|unit01|InstrReg|IRout [9]) # (\SimpleProcessor|unit01|InstrReg|IRout [8]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr5~0 .lut_mask = 16'h2D04;
defparam \HexIR2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N12
cycloneive_lcell_comb \HexIR2|WideOr4~0 (
// Equation(s):
// \HexIR2|WideOr4~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [9] & (((!\SimpleProcessor|unit01|InstrReg|IRout [11] & \SimpleProcessor|unit01|InstrReg|IRout [8])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [9] & 
// ((\SimpleProcessor|unit01|InstrReg|IRout [10] & (!\SimpleProcessor|unit01|InstrReg|IRout [11])) # (!\SimpleProcessor|unit01|InstrReg|IRout [10] & ((\SimpleProcessor|unit01|InstrReg|IRout [8])))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr4~0 .lut_mask = 16'h1F02;
defparam \HexIR2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N6
cycloneive_lcell_comb \HexIR2|WideOr3~0 (
// Equation(s):
// \HexIR2|WideOr3~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [9] & ((\SimpleProcessor|unit01|InstrReg|IRout [10] & ((\SimpleProcessor|unit01|InstrReg|IRout [8]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [10] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [11] & !\SimpleProcessor|unit01|InstrReg|IRout [8])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [9] & (!\SimpleProcessor|unit01|InstrReg|IRout [11] & (\SimpleProcessor|unit01|InstrReg|IRout [10] $ 
// (\SimpleProcessor|unit01|InstrReg|IRout [8]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr3~0 .lut_mask = 16'h8942;
defparam \HexIR2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N16
cycloneive_lcell_comb \HexIR2|WideOr2~0 (
// Equation(s):
// \HexIR2|WideOr2~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [11] & ((\SimpleProcessor|unit01|InstrReg|IRout [9]) # (!\SimpleProcessor|unit01|InstrReg|IRout [8])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [9] & (!\SimpleProcessor|unit01|InstrReg|IRout [11] & !\SimpleProcessor|unit01|InstrReg|IRout [8])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr2~0 .lut_mask = 16'h80A4;
defparam \HexIR2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N2
cycloneive_lcell_comb \HexIR2|WideOr1~0 (
// Equation(s):
// \HexIR2|WideOr1~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [9] & ((\SimpleProcessor|unit01|InstrReg|IRout [8] & ((\SimpleProcessor|unit01|InstrReg|IRout [11]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [8] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [10])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [9] & (\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [11] $ (\SimpleProcessor|unit01|InstrReg|IRout [8]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \HexIR2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N4
cycloneive_lcell_comb \HexIR2|WideOr0~0 (
// Equation(s):
// \HexIR2|WideOr0~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [10] & (!\SimpleProcessor|unit01|InstrReg|IRout [9] & (\SimpleProcessor|unit01|InstrReg|IRout [11] $ (!\SimpleProcessor|unit01|InstrReg|IRout [8])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [10] & (\SimpleProcessor|unit01|InstrReg|IRout [8] & (\SimpleProcessor|unit01|InstrReg|IRout [9] $ (!\SimpleProcessor|unit01|InstrReg|IRout [11]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [10]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [9]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [11]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [8]),
	.cin(gnd),
	.combout(\HexIR2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR2|WideOr0~0 .lut_mask = 16'h6102;
defparam \HexIR2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \HexIR1|WideOr6~0 (
// Equation(s):
// \HexIR1|WideOr6~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|InstrReg|IRout [7]) # (\SimpleProcessor|unit01|InstrReg|IRout [6] $ (\SimpleProcessor|unit01|InstrReg|IRout [5])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|InstrReg|IRout [5]) # (\SimpleProcessor|unit01|InstrReg|IRout [7] $ (\SimpleProcessor|unit01|InstrReg|IRout [6]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr6~0 .lut_mask = 16'hBEF6;
defparam \HexIR1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \HexIR1|WideOr5~0 (
// Equation(s):
// \HexIR1|WideOr5~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [6] & (\SimpleProcessor|unit01|InstrReg|IRout [4] & (\SimpleProcessor|unit01|InstrReg|IRout [7] $ (\SimpleProcessor|unit01|InstrReg|IRout [5])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [6] & (!\SimpleProcessor|unit01|InstrReg|IRout [7] & ((\SimpleProcessor|unit01|InstrReg|IRout [5]) # (\SimpleProcessor|unit01|InstrReg|IRout [4]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr5~0 .lut_mask = 16'h5910;
defparam \HexIR1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \HexIR1|WideOr4~0 (
// Equation(s):
// \HexIR1|WideOr4~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [5] & (!\SimpleProcessor|unit01|InstrReg|IRout [7] & ((\SimpleProcessor|unit01|InstrReg|IRout [4])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [5] & 
// ((\SimpleProcessor|unit01|InstrReg|IRout [6] & (!\SimpleProcessor|unit01|InstrReg|IRout [7])) # (!\SimpleProcessor|unit01|InstrReg|IRout [6] & ((\SimpleProcessor|unit01|InstrReg|IRout [4])))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr4~0 .lut_mask = 16'h5704;
defparam \HexIR1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \HexIR1|WideOr3~0 (
// Equation(s):
// \HexIR1|WideOr3~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [5] & ((\SimpleProcessor|unit01|InstrReg|IRout [6] & ((\SimpleProcessor|unit01|InstrReg|IRout [4]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [6] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [7] & !\SimpleProcessor|unit01|InstrReg|IRout [4])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [5] & (!\SimpleProcessor|unit01|InstrReg|IRout [7] & (\SimpleProcessor|unit01|InstrReg|IRout [6] $ 
// (\SimpleProcessor|unit01|InstrReg|IRout [4]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexIR1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \HexIR1|WideOr2~0 (
// Equation(s):
// \HexIR1|WideOr2~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [7] & (\SimpleProcessor|unit01|InstrReg|IRout [6] & ((\SimpleProcessor|unit01|InstrReg|IRout [5]) # (!\SimpleProcessor|unit01|InstrReg|IRout [4])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [7] & (!\SimpleProcessor|unit01|InstrReg|IRout [6] & (\SimpleProcessor|unit01|InstrReg|IRout [5] & !\SimpleProcessor|unit01|InstrReg|IRout [4])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr2~0 .lut_mask = 16'h8098;
defparam \HexIR1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \HexIR1|WideOr1~0 (
// Equation(s):
// \HexIR1|WideOr1~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [7] & ((\SimpleProcessor|unit01|InstrReg|IRout [4] & ((\SimpleProcessor|unit01|InstrReg|IRout [5]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [4] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [6])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [7] & (\SimpleProcessor|unit01|InstrReg|IRout [6] & (\SimpleProcessor|unit01|InstrReg|IRout [5] $ (\SimpleProcessor|unit01|InstrReg|IRout [4]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \HexIR1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \HexIR1|WideOr0~0 (
// Equation(s):
// \HexIR1|WideOr0~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [7] & (\SimpleProcessor|unit01|InstrReg|IRout [4] & (\SimpleProcessor|unit01|InstrReg|IRout [6] $ (\SimpleProcessor|unit01|InstrReg|IRout [5])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [7] & (!\SimpleProcessor|unit01|InstrReg|IRout [5] & (\SimpleProcessor|unit01|InstrReg|IRout [6] $ (\SimpleProcessor|unit01|InstrReg|IRout [4]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [7]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [6]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [5]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [4]),
	.cin(gnd),
	.combout(\HexIR1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR1|WideOr0~0 .lut_mask = 16'h2904;
defparam \HexIR1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N0
cycloneive_lcell_comb \HexIR0|WideOr6~0 (
// Equation(s):
// \HexIR0|WideOr6~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [0] & ((\SimpleProcessor|unit01|InstrReg|IRout [3]) # (\SimpleProcessor|unit01|InstrReg|IRout [2] $ (\SimpleProcessor|unit01|InstrReg|IRout [1])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [0] & ((\SimpleProcessor|unit01|InstrReg|IRout [1]) # (\SimpleProcessor|unit01|InstrReg|IRout [2] $ (\SimpleProcessor|unit01|InstrReg|IRout [3]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr6~0 .lut_mask = 16'hFD6E;
defparam \HexIR0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N26
cycloneive_lcell_comb \HexIR0|WideOr5~0 (
// Equation(s):
// \HexIR0|WideOr5~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] $ (\SimpleProcessor|unit01|InstrReg|IRout [3])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [2] & (!\SimpleProcessor|unit01|InstrReg|IRout [3] & ((\SimpleProcessor|unit01|InstrReg|IRout [1]) # (\SimpleProcessor|unit01|InstrReg|IRout [0]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr5~0 .lut_mask = 16'h20D4;
defparam \HexIR0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N12
cycloneive_lcell_comb \HexIR0|WideOr4~0 (
// Equation(s):
// \HexIR0|WideOr4~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [1] & (((\SimpleProcessor|unit01|InstrReg|IRout [0] & !\SimpleProcessor|unit01|InstrReg|IRout [3])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [1] & 
// ((\SimpleProcessor|unit01|InstrReg|IRout [2] & ((!\SimpleProcessor|unit01|InstrReg|IRout [3]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [0]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr4~0 .lut_mask = 16'h10F2;
defparam \HexIR0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N14
cycloneive_lcell_comb \HexIR0|WideOr3~0 (
// Equation(s):
// \HexIR0|WideOr3~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [1] & ((\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [0])) # (!\SimpleProcessor|unit01|InstrReg|IRout [2] & 
// (!\SimpleProcessor|unit01|InstrReg|IRout [0] & \SimpleProcessor|unit01|InstrReg|IRout [3])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (!\SimpleProcessor|unit01|InstrReg|IRout [3] & (\SimpleProcessor|unit01|InstrReg|IRout [2] $ 
// (\SimpleProcessor|unit01|InstrReg|IRout [0]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr3~0 .lut_mask = 16'h8492;
defparam \HexIR0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N8
cycloneive_lcell_comb \HexIR0|WideOr2~0 (
// Equation(s):
// \HexIR0|WideOr2~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [3] & ((\SimpleProcessor|unit01|InstrReg|IRout [1]) # (!\SimpleProcessor|unit01|InstrReg|IRout [0])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [1] & (!\SimpleProcessor|unit01|InstrReg|IRout [0] & !\SimpleProcessor|unit01|InstrReg|IRout [3])))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr2~0 .lut_mask = 16'h8A04;
defparam \HexIR0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N18
cycloneive_lcell_comb \HexIR0|WideOr1~0 (
// Equation(s):
// \HexIR0|WideOr1~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [1] & ((\SimpleProcessor|unit01|InstrReg|IRout [0] & ((\SimpleProcessor|unit01|InstrReg|IRout [3]))) # (!\SimpleProcessor|unit01|InstrReg|IRout [0] & 
// (\SimpleProcessor|unit01|InstrReg|IRout [2])))) # (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [0] $ (\SimpleProcessor|unit01|InstrReg|IRout [3]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr1~0 .lut_mask = 16'hCA28;
defparam \HexIR0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y57_N4
cycloneive_lcell_comb \HexIR0|WideOr0~0 (
// Equation(s):
// \HexIR0|WideOr0~0_combout  = (\SimpleProcessor|unit01|InstrReg|IRout [2] & (!\SimpleProcessor|unit01|InstrReg|IRout [1] & (\SimpleProcessor|unit01|InstrReg|IRout [0] $ (!\SimpleProcessor|unit01|InstrReg|IRout [3])))) # 
// (!\SimpleProcessor|unit01|InstrReg|IRout [2] & (\SimpleProcessor|unit01|InstrReg|IRout [0] & (\SimpleProcessor|unit01|InstrReg|IRout [1] $ (!\SimpleProcessor|unit01|InstrReg|IRout [3]))))

	.dataa(\SimpleProcessor|unit01|InstrReg|IRout [2]),
	.datab(\SimpleProcessor|unit01|InstrReg|IRout [1]),
	.datac(\SimpleProcessor|unit01|InstrReg|IRout [0]),
	.datad(\SimpleProcessor|unit01|InstrReg|IRout [3]),
	.cin(gnd),
	.combout(\HexIR0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexIR0|WideOr0~0 .lut_mask = 16'h6012;
defparam \HexIR0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
