
Cuenta_UART_Nico_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f64  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08002070  08002070  00012070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021cc  080021cc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080021cc  080021cc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021cc  080021cc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021cc  080021cc  000121cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080021d0  080021d0  000121d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080021d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  200001e0  080023b4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  080023b4  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000065d4  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015af  00000000  00000000  000267dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000690  00000000  00000000  00027d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005c8  00000000  00000000  00028420  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000134e5  00000000  00000000  000289e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006085  00000000  00000000  0003becd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006930b  00000000  00000000  00041f52  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ab25d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001acc  00000000  00000000  000ab2d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e0 	.word	0x200001e0
 8000128:	00000000 	.word	0x00000000
 800012c:	08002058 	.word	0x08002058

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e4 	.word	0x200001e4
 8000148:	08002058 	.word	0x08002058

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2e      	ldr	r3, [pc, #184]	; (800021c <MX_GPIO_Init+0xd0>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2d      	ldr	r2, [pc, #180]	; (800021c <MX_GPIO_Init+0xd0>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2b      	ldr	r3, [pc, #172]	; (800021c <MX_GPIO_Init+0xd0>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b28      	ldr	r3, [pc, #160]	; (800021c <MX_GPIO_Init+0xd0>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a27      	ldr	r2, [pc, #156]	; (800021c <MX_GPIO_Init+0xd0>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b25      	ldr	r3, [pc, #148]	; (800021c <MX_GPIO_Init+0xd0>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b22      	ldr	r3, [pc, #136]	; (800021c <MX_GPIO_Init+0xd0>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a21      	ldr	r2, [pc, #132]	; (800021c <MX_GPIO_Init+0xd0>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1f      	ldr	r3, [pc, #124]	; (800021c <MX_GPIO_Init+0xd0>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a8:	4b1c      	ldr	r3, [pc, #112]	; (800021c <MX_GPIO_Init+0xd0>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1b      	ldr	r2, [pc, #108]	; (800021c <MX_GPIO_Init+0xd0>)
 80001ae:	f043 0304 	orr.w	r3, r3, #4
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b19      	ldr	r3, [pc, #100]	; (800021c <MX_GPIO_Init+0xd0>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0304 	and.w	r3, r3, #4
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c6:	4816      	ldr	r0, [pc, #88]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001c8:	f000 fdc2 	bl	8000d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80001cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001d2:	2301      	movs	r3, #1
 80001d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d6:	2300      	movs	r3, #0
 80001d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001da:	2302      	movs	r3, #2
 80001dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001de:	f107 0310 	add.w	r3, r7, #16
 80001e2:	4619      	mov	r1, r3
 80001e4:	480e      	ldr	r0, [pc, #56]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001e6:	f000 fc59 	bl	8000a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80001ea:	2301      	movs	r3, #1
 80001ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80001ee:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001f2:	2301      	movs	r3, #1
 80001f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001f6:	f107 0310 	add.w	r3, r7, #16
 80001fa:	4619      	mov	r1, r3
 80001fc:	480a      	ldr	r0, [pc, #40]	; (8000228 <MX_GPIO_Init+0xdc>)
 80001fe:	f000 fc4d 	bl	8000a9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000202:	2200      	movs	r2, #0
 8000204:	2100      	movs	r1, #0
 8000206:	2006      	movs	r0, #6
 8000208:	f000 fb9b 	bl	8000942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800020c:	2006      	movs	r0, #6
 800020e:	f000 fbb4 	bl	800097a <HAL_NVIC_EnableIRQ>

}
 8000212:	bf00      	nop
 8000214:	3720      	adds	r7, #32
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40021000 	.word	0x40021000
 8000220:	40011000 	.word	0x40011000
 8000224:	10210000 	.word	0x10210000
 8000228:	40010c00 	.word	0x40010c00

0800022c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000232:	f000 fa2b 	bl	800068c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000236:	f000 f861 	bl	80002fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023a:	f7ff ff87 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800023e:	f000 f981 	bl	8000544 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000242:	2201      	movs	r2, #1
 8000244:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000248:	4827      	ldr	r0, [pc, #156]	; (80002e8 <main+0xbc>)
 800024a:	f000 fd81 	bl	8000d50 <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)texto, 1);	//* es de puntero se inicia siempre al principio
 800024e:	2201      	movs	r2, #1
 8000250:	4926      	ldr	r1, [pc, #152]	; (80002ec <main+0xc0>)
 8000252:	4827      	ldr	r0, [pc, #156]	; (80002f0 <main+0xc4>)
 8000254:	f001 fa71 	bl	800173a <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (start == 0)		//pregunto si se activo el pulsador para iniciar la primer secuencia
 8000258:	4b26      	ldr	r3, [pc, #152]	; (80002f4 <main+0xc8>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	b2db      	uxtb	r3, r3
 800025e:	2b00      	cmp	r3, #0
 8000260:	d105      	bne.n	800026e <main+0x42>
	  {
		  num = 0;
 8000262:	4b25      	ldr	r3, [pc, #148]	; (80002f8 <main+0xcc>)
 8000264:	2200      	movs	r2, #0
 8000266:	801a      	strh	r2, [r3, #0]
		  start = 1;
 8000268:	4b22      	ldr	r3, [pc, #136]	; (80002f4 <main+0xc8>)
 800026a:	2201      	movs	r2, #1
 800026c:	701a      	strb	r2, [r3, #0]
	  }
	  if (num >= 0)		//pregunta si se recibio algun dato condicion de num != 0 dice que existe
 800026e:	4b22      	ldr	r3, [pc, #136]	; (80002f8 <main+0xcc>)
 8000270:	881b      	ldrh	r3, [r3, #0]
 8000272:	b21b      	sxth	r3, r3
 8000274:	2b00      	cmp	r3, #0
 8000276:	dbef      	blt.n	8000258 <main+0x2c>
	  {
		  num ++;	//suma 1 al valor anterior
 8000278:	4b1f      	ldr	r3, [pc, #124]	; (80002f8 <main+0xcc>)
 800027a:	881b      	ldrh	r3, [r3, #0]
 800027c:	b21b      	sxth	r3, r3
 800027e:	b29b      	uxth	r3, r3
 8000280:	3301      	adds	r3, #1
 8000282:	b29b      	uxth	r3, r3
 8000284:	b21a      	sxth	r2, r3
 8000286:	4b1c      	ldr	r3, [pc, #112]	; (80002f8 <main+0xcc>)
 8000288:	801a      	strh	r2, [r3, #0]

		  for (int i = 1; i <= num; i++)
 800028a:	2301      	movs	r3, #1
 800028c:	607b      	str	r3, [r7, #4]
 800028e:	e012      	b.n	80002b6 <main+0x8a>
		  {
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000294:	4814      	ldr	r0, [pc, #80]	; (80002e8 <main+0xbc>)
 8000296:	f000 fd73 	bl	8000d80 <HAL_GPIO_TogglePin>
			  HAL_Delay(250);
 800029a:	20fa      	movs	r0, #250	; 0xfa
 800029c:	f000 fa58 	bl	8000750 <HAL_Delay>
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80002a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002a4:	4810      	ldr	r0, [pc, #64]	; (80002e8 <main+0xbc>)
 80002a6:	f000 fd6b 	bl	8000d80 <HAL_GPIO_TogglePin>
			  HAL_Delay(250);
 80002aa:	20fa      	movs	r0, #250	; 0xfa
 80002ac:	f000 fa50 	bl	8000750 <HAL_Delay>
		  for (int i = 1; i <= num; i++)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	3301      	adds	r3, #1
 80002b4:	607b      	str	r3, [r7, #4]
 80002b6:	4b10      	ldr	r3, [pc, #64]	; (80002f8 <main+0xcc>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	b21b      	sxth	r3, r3
 80002bc:	461a      	mov	r2, r3
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	4293      	cmp	r3, r2
 80002c2:	dde5      	ble.n	8000290 <main+0x64>
		  }

		  itoa (num, texto, 10);
 80002c4:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <main+0xcc>)
 80002c6:	881b      	ldrh	r3, [r3, #0]
 80002c8:	b21b      	sxth	r3, r3
 80002ca:	220a      	movs	r2, #10
 80002cc:	4907      	ldr	r1, [pc, #28]	; (80002ec <main+0xc0>)
 80002ce:	4618      	mov	r0, r3
 80002d0:	f001 fdc6 	bl	8001e60 <itoa>
		  HAL_UART_Transmit_IT(&huart1, (uint8_t*)texto, sizeof (texto));
 80002d4:	2201      	movs	r2, #1
 80002d6:	4905      	ldr	r1, [pc, #20]	; (80002ec <main+0xc0>)
 80002d8:	4805      	ldr	r0, [pc, #20]	; (80002f0 <main+0xc4>)
 80002da:	f001 f9ea 	bl	80016b2 <HAL_UART_Transmit_IT>
		  num = -1;
 80002de:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <main+0xcc>)
 80002e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80002e4:	801a      	strh	r2, [r3, #0]
	  if (start == 0)		//pregunto si se activo el pulsador para iniciar la primer secuencia
 80002e6:	e7b7      	b.n	8000258 <main+0x2c>
 80002e8:	40011000 	.word	0x40011000
 80002ec:	200001fc 	.word	0x200001fc
 80002f0:	20000200 	.word	0x20000200
 80002f4:	20000002 	.word	0x20000002
 80002f8:	20000000 	.word	0x20000000

080002fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b090      	sub	sp, #64	; 0x40
 8000300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000302:	f107 0318 	add.w	r3, r7, #24
 8000306:	2228      	movs	r2, #40	; 0x28
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fdaa 	bl	8001e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	605a      	str	r2, [r3, #4]
 8000318:	609a      	str	r2, [r3, #8]
 800031a:	60da      	str	r2, [r3, #12]
 800031c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800031e:	2301      	movs	r3, #1
 8000320:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000322:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000326:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032c:	2301      	movs	r3, #1
 800032e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000330:	2302      	movs	r3, #2
 8000332:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000334:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000338:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800033a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800033e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000340:	f107 0318 	add.w	r3, r7, #24
 8000344:	4618      	mov	r0, r3
 8000346:	f000 fd4b 	bl	8000de0 <HAL_RCC_OscConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000350:	f000 f850 	bl	80003f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000354:	230f      	movs	r3, #15
 8000356:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000358:	2302      	movs	r3, #2
 800035a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035c:	2300      	movs	r3, #0
 800035e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000360:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2102      	movs	r1, #2
 800036e:	4618      	mov	r0, r3
 8000370:	f000 ffb6 	bl	80012e0 <HAL_RCC_ClockConfig>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800037a:	f000 f83b 	bl	80003f4 <Error_Handler>
  }
}
 800037e:	bf00      	nop
 8000380:	3740      	adds	r7, #64	; 0x40
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
	num = atoi (texto); //convierte el codigo aski de texto a numero
 8000390:	4805      	ldr	r0, [pc, #20]	; (80003a8 <HAL_UART_RxCpltCallback+0x20>)
 8000392:	f001 fd25 	bl	8001de0 <atoi>
 8000396:	4603      	mov	r3, r0
 8000398:	b21a      	sxth	r2, r3
 800039a:	4b04      	ldr	r3, [pc, #16]	; (80003ac <HAL_UART_RxCpltCallback+0x24>)
 800039c:	801a      	strh	r2, [r3, #0]

}
 800039e:	bf00      	nop
 80003a0:	3708      	adds	r7, #8
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	200001fc 	.word	0x200001fc
 80003ac:	20000000 	.word	0x20000000

080003b0 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, (uint8_t*)texto, 1);
 80003b8:	2201      	movs	r2, #1
 80003ba:	4904      	ldr	r1, [pc, #16]	; (80003cc <HAL_UART_TxCpltCallback+0x1c>)
 80003bc:	4804      	ldr	r0, [pc, #16]	; (80003d0 <HAL_UART_TxCpltCallback+0x20>)
 80003be:	f001 f9bc 	bl	800173a <HAL_UART_Receive_IT>
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	200001fc 	.word	0x200001fc
 80003d0:	20000200 	.word	0x20000200

080003d4 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //funcion de respuesta a la interrupcion, determina el flag que dice que interrumpio
{
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	4603      	mov	r3, r0
 80003dc:	80fb      	strh	r3, [r7, #6]
	start = 0;
 80003de:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <HAL_GPIO_EXTI_Callback+0x1c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	701a      	strb	r2, [r3, #0]
}
 80003e4:	bf00      	nop
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	20000002 	.word	0x20000002

080003f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000406:	4b15      	ldr	r3, [pc, #84]	; (800045c <HAL_MspInit+0x5c>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	4a14      	ldr	r2, [pc, #80]	; (800045c <HAL_MspInit+0x5c>)
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b12      	ldr	r3, [pc, #72]	; (800045c <HAL_MspInit+0x5c>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0301 	and.w	r3, r3, #1
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041e:	4b0f      	ldr	r3, [pc, #60]	; (800045c <HAL_MspInit+0x5c>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	4a0e      	ldr	r2, [pc, #56]	; (800045c <HAL_MspInit+0x5c>)
 8000424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000428:	61d3      	str	r3, [r2, #28]
 800042a:	4b0c      	ldr	r3, [pc, #48]	; (800045c <HAL_MspInit+0x5c>)
 800042c:	69db      	ldr	r3, [r3, #28]
 800042e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000436:	4b0a      	ldr	r3, [pc, #40]	; (8000460 <HAL_MspInit+0x60>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	4a04      	ldr	r2, [pc, #16]	; (8000460 <HAL_MspInit+0x60>)
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000452:	bf00      	nop
 8000454:	3714      	adds	r7, #20
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr
 800045c:	40021000 	.word	0x40021000
 8000460:	40010000 	.word	0x40010000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000474:	e7fe      	b.n	8000474 <HardFault_Handler+0x4>

08000476 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000476:	b480      	push	{r7}
 8000478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800047a:	e7fe      	b.n	800047a <MemManage_Handler+0x4>

0800047c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000480:	e7fe      	b.n	8000480 <BusFault_Handler+0x4>

08000482 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000482:	b480      	push	{r7}
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000486:	e7fe      	b.n	8000486 <UsageFault_Handler+0x4>

08000488 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000498:	bf00      	nop
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr

080004a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a4:	bf00      	nop
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b0:	f000 f932 	bl	8000718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80004bc:	2001      	movs	r0, #1
 80004be:	f000 fc77 	bl	8000db0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80004c2:	bf00      	nop
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80004cc:	4802      	ldr	r0, [pc, #8]	; (80004d8 <USART1_IRQHandler+0x10>)
 80004ce:	f001 f989 	bl	80017e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	20000200 	.word	0x20000200

080004dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004e0:	4b15      	ldr	r3, [pc, #84]	; (8000538 <SystemInit+0x5c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a14      	ldr	r2, [pc, #80]	; (8000538 <SystemInit+0x5c>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004ec:	4b12      	ldr	r3, [pc, #72]	; (8000538 <SystemInit+0x5c>)
 80004ee:	685a      	ldr	r2, [r3, #4]
 80004f0:	4911      	ldr	r1, [pc, #68]	; (8000538 <SystemInit+0x5c>)
 80004f2:	4b12      	ldr	r3, [pc, #72]	; (800053c <SystemInit+0x60>)
 80004f4:	4013      	ands	r3, r2
 80004f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004f8:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <SystemInit+0x5c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <SystemInit+0x5c>)
 80004fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000506:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000508:	4b0b      	ldr	r3, [pc, #44]	; (8000538 <SystemInit+0x5c>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0a      	ldr	r2, [pc, #40]	; (8000538 <SystemInit+0x5c>)
 800050e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000512:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <SystemInit+0x5c>)
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	4a07      	ldr	r2, [pc, #28]	; (8000538 <SystemInit+0x5c>)
 800051a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800051e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000520:	4b05      	ldr	r3, [pc, #20]	; (8000538 <SystemInit+0x5c>)
 8000522:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000526:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <SystemInit+0x64>)
 800052a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800052e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	40021000 	.word	0x40021000
 800053c:	f8ff0000 	.word	0xf8ff0000
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800054a:	4a12      	ldr	r2, [pc, #72]	; (8000594 <MX_USART1_UART_Init+0x50>)
 800054c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800054e:	4b10      	ldr	r3, [pc, #64]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000556:	4b0e      	ldr	r3, [pc, #56]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000558:	2200      	movs	r2, #0
 800055a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000562:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000564:	2200      	movs	r2, #0
 8000566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000568:	4b09      	ldr	r3, [pc, #36]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800056a:	220c      	movs	r2, #12
 800056c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800056e:	4b08      	ldr	r3, [pc, #32]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000570:	2200      	movs	r2, #0
 8000572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 8000576:	2200      	movs	r2, #0
 8000578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800057a:	4805      	ldr	r0, [pc, #20]	; (8000590 <MX_USART1_UART_Init+0x4c>)
 800057c:	f001 f84c 	bl	8001618 <HAL_UART_Init>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000586:	f7ff ff35 	bl	80003f4 <Error_Handler>
  }

}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	20000200 	.word	0x20000200
 8000594:	40013800 	.word	0x40013800

08000598 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b088      	sub	sp, #32
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a20      	ldr	r2, [pc, #128]	; (8000634 <HAL_UART_MspInit+0x9c>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d139      	bne.n	800062c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005b8:	4b1f      	ldr	r3, [pc, #124]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	4a1e      	ldr	r2, [pc, #120]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005c2:	6193      	str	r3, [r2, #24]
 80005c4:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005cc:	60fb      	str	r3, [r7, #12]
 80005ce:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	4b19      	ldr	r3, [pc, #100]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a18      	ldr	r2, [pc, #96]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005d6:	f043 0304 	orr.w	r3, r3, #4
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b16      	ldr	r3, [pc, #88]	; (8000638 <HAL_UART_MspInit+0xa0>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f003 0304 	and.w	r3, r3, #4
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ee:	2302      	movs	r3, #2
 80005f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f2:	2303      	movs	r3, #3
 80005f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f6:	f107 0310 	add.w	r3, r7, #16
 80005fa:	4619      	mov	r1, r3
 80005fc:	480f      	ldr	r0, [pc, #60]	; (800063c <HAL_UART_MspInit+0xa4>)
 80005fe:	f000 fa4d 	bl	8000a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000602:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4809      	ldr	r0, [pc, #36]	; (800063c <HAL_UART_MspInit+0xa4>)
 8000618:	f000 fa40 	bl	8000a9c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800061c:	2200      	movs	r2, #0
 800061e:	2100      	movs	r1, #0
 8000620:	2025      	movs	r0, #37	; 0x25
 8000622:	f000 f98e 	bl	8000942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000626:	2025      	movs	r0, #37	; 0x25
 8000628:	f000 f9a7 	bl	800097a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800062c:	bf00      	nop
 800062e:	3720      	adds	r7, #32
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40013800 	.word	0x40013800
 8000638:	40021000 	.word	0x40021000
 800063c:	40010800 	.word	0x40010800

08000640 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000640:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000642:	e003      	b.n	800064c <LoopCopyDataInit>

08000644 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000644:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000646:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000648:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800064a:	3104      	adds	r1, #4

0800064c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800064c:	480a      	ldr	r0, [pc, #40]	; (8000678 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000650:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000652:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000654:	d3f6      	bcc.n	8000644 <CopyDataInit>
  ldr r2, =_sbss
 8000656:	4a0a      	ldr	r2, [pc, #40]	; (8000680 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000658:	e002      	b.n	8000660 <LoopFillZerobss>

0800065a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800065a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800065c:	f842 3b04 	str.w	r3, [r2], #4

08000660 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000662:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000664:	d3f9      	bcc.n	800065a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000666:	f7ff ff39 	bl	80004dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800066a:	f001 fbbd 	bl	8001de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800066e:	f7ff fddd 	bl	800022c <main>
  bx lr
 8000672:	4770      	bx	lr
  ldr r3, =_sidata
 8000674:	080021d4 	.word	0x080021d4
  ldr r0, =_sdata
 8000678:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800067c:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8000680:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8000684:	20000244 	.word	0x20000244

08000688 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000688:	e7fe      	b.n	8000688 <ADC1_2_IRQHandler>
	...

0800068c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000690:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <HAL_Init+0x28>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <HAL_Init+0x28>)
 8000696:	f043 0310 	orr.w	r3, r3, #16
 800069a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800069c:	2003      	movs	r0, #3
 800069e:	f000 f945 	bl	800092c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f000 f808 	bl	80006b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006a8:	f7ff feaa 	bl	8000400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ac:	2300      	movs	r3, #0
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40022000 	.word	0x40022000

080006b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <HAL_InitTick+0x54>)
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <HAL_InitTick+0x58>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	4619      	mov	r1, r3
 80006ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80006d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 f95d 	bl	8000996 <HAL_SYSTICK_Config>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
 80006e4:	e00e      	b.n	8000704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b0f      	cmp	r3, #15
 80006ea:	d80a      	bhi.n	8000702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ec:	2200      	movs	r2, #0
 80006ee:	6879      	ldr	r1, [r7, #4]
 80006f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006f4:	f000 f925 	bl	8000942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f8:	4a06      	ldr	r2, [pc, #24]	; (8000714 <HAL_InitTick+0x5c>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006fe:	2300      	movs	r3, #0
 8000700:	e000      	b.n	8000704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000702:	2301      	movs	r3, #1
}
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000004 	.word	0x20000004
 8000710:	2000000c 	.word	0x2000000c
 8000714:	20000008 	.word	0x20000008

08000718 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800071c:	4b05      	ldr	r3, [pc, #20]	; (8000734 <HAL_IncTick+0x1c>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	461a      	mov	r2, r3
 8000722:	4b05      	ldr	r3, [pc, #20]	; (8000738 <HAL_IncTick+0x20>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4413      	add	r3, r2
 8000728:	4a03      	ldr	r2, [pc, #12]	; (8000738 <HAL_IncTick+0x20>)
 800072a:	6013      	str	r3, [r2, #0]
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr
 8000734:	2000000c 	.word	0x2000000c
 8000738:	20000240 	.word	0x20000240

0800073c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  return uwTick;
 8000740:	4b02      	ldr	r3, [pc, #8]	; (800074c <HAL_GetTick+0x10>)
 8000742:	681b      	ldr	r3, [r3, #0]
}
 8000744:	4618      	mov	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	20000240 	.word	0x20000240

08000750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000758:	f7ff fff0 	bl	800073c <HAL_GetTick>
 800075c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000768:	d005      	beq.n	8000776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <HAL_Delay+0x40>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	4413      	add	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000776:	bf00      	nop
 8000778:	f7ff ffe0 	bl	800073c <HAL_GetTick>
 800077c:	4602      	mov	r2, r0
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	429a      	cmp	r2, r3
 8000786:	d8f7      	bhi.n	8000778 <HAL_Delay+0x28>
  {
  }
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000000c 	.word	0x2000000c

08000794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b0:	4013      	ands	r3, r2
 80007b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007c6:	4a04      	ldr	r2, [pc, #16]	; (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	60d3      	str	r3, [r2, #12]
}
 80007cc:	bf00      	nop
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <__NVIC_GetPriorityGrouping+0x18>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	0a1b      	lsrs	r3, r3, #8
 80007e6:	f003 0307 	and.w	r3, r3, #7
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	2b00      	cmp	r3, #0
 8000808:	db0b      	blt.n	8000822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	f003 021f 	and.w	r2, r3, #31
 8000810:	4906      	ldr	r1, [pc, #24]	; (800082c <__NVIC_EnableIRQ+0x34>)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	095b      	lsrs	r3, r3, #5
 8000818:	2001      	movs	r0, #1
 800081a:	fa00 f202 	lsl.w	r2, r0, r2
 800081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	e000e100 	.word	0xe000e100

08000830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	6039      	str	r1, [r7, #0]
 800083a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800083c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000840:	2b00      	cmp	r3, #0
 8000842:	db0a      	blt.n	800085a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	b2da      	uxtb	r2, r3
 8000848:	490c      	ldr	r1, [pc, #48]	; (800087c <__NVIC_SetPriority+0x4c>)
 800084a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084e:	0112      	lsls	r2, r2, #4
 8000850:	b2d2      	uxtb	r2, r2
 8000852:	440b      	add	r3, r1
 8000854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000858:	e00a      	b.n	8000870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4908      	ldr	r1, [pc, #32]	; (8000880 <__NVIC_SetPriority+0x50>)
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	f003 030f 	and.w	r3, r3, #15
 8000866:	3b04      	subs	r3, #4
 8000868:	0112      	lsls	r2, r2, #4
 800086a:	b2d2      	uxtb	r2, r2
 800086c:	440b      	add	r3, r1
 800086e:	761a      	strb	r2, [r3, #24]
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000e100 	.word	0xe000e100
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000884:	b480      	push	{r7}
 8000886:	b089      	sub	sp, #36	; 0x24
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	60b9      	str	r1, [r7, #8]
 800088e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	f1c3 0307 	rsb	r3, r3, #7
 800089e:	2b04      	cmp	r3, #4
 80008a0:	bf28      	it	cs
 80008a2:	2304      	movcs	r3, #4
 80008a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	3304      	adds	r3, #4
 80008aa:	2b06      	cmp	r3, #6
 80008ac:	d902      	bls.n	80008b4 <NVIC_EncodePriority+0x30>
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3b03      	subs	r3, #3
 80008b2:	e000      	b.n	80008b6 <NVIC_EncodePriority+0x32>
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	43da      	mvns	r2, r3
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	401a      	ands	r2, r3
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	fa01 f303 	lsl.w	r3, r1, r3
 80008d6:	43d9      	mvns	r1, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008dc:	4313      	orrs	r3, r2
         );
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3724      	adds	r7, #36	; 0x24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	3b01      	subs	r3, #1
 80008f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008f8:	d301      	bcc.n	80008fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008fa:	2301      	movs	r3, #1
 80008fc:	e00f      	b.n	800091e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008fe:	4a0a      	ldr	r2, [pc, #40]	; (8000928 <SysTick_Config+0x40>)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3b01      	subs	r3, #1
 8000904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000906:	210f      	movs	r1, #15
 8000908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800090c:	f7ff ff90 	bl	8000830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <SysTick_Config+0x40>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000916:	4b04      	ldr	r3, [pc, #16]	; (8000928 <SysTick_Config+0x40>)
 8000918:	2207      	movs	r2, #7
 800091a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	e000e010 	.word	0xe000e010

0800092c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000934:	6878      	ldr	r0, [r7, #4]
 8000936:	f7ff ff2d 	bl	8000794 <__NVIC_SetPriorityGrouping>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000942:	b580      	push	{r7, lr}
 8000944:	b086      	sub	sp, #24
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	60b9      	str	r1, [r7, #8]
 800094c:	607a      	str	r2, [r7, #4]
 800094e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000954:	f7ff ff42 	bl	80007dc <__NVIC_GetPriorityGrouping>
 8000958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	6978      	ldr	r0, [r7, #20]
 8000960:	f7ff ff90 	bl	8000884 <NVIC_EncodePriority>
 8000964:	4602      	mov	r2, r0
 8000966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800096a:	4611      	mov	r1, r2
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff ff5f 	bl	8000830 <__NVIC_SetPriority>
}
 8000972:	bf00      	nop
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b082      	sub	sp, #8
 800097e:	af00      	add	r7, sp, #0
 8000980:	4603      	mov	r3, r0
 8000982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ff35 	bl	80007f8 <__NVIC_EnableIRQ>
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff ffa2 	bl	80008e8 <SysTick_Config>
 80009a4:	4603      	mov	r3, r0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009b8:	2300      	movs	r3, #0
 80009ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	d005      	beq.n	80009d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2204      	movs	r2, #4
 80009ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009cc:	2301      	movs	r3, #1
 80009ce:	73fb      	strb	r3, [r7, #15]
 80009d0:	e051      	b.n	8000a76 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f022 020e 	bic.w	r2, r2, #14
 80009e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f022 0201 	bic.w	r2, r2, #1
 80009f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a22      	ldr	r2, [pc, #136]	; (8000a80 <HAL_DMA_Abort_IT+0xd0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d029      	beq.n	8000a50 <HAL_DMA_Abort_IT+0xa0>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a20      	ldr	r2, [pc, #128]	; (8000a84 <HAL_DMA_Abort_IT+0xd4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d022      	beq.n	8000a4c <HAL_DMA_Abort_IT+0x9c>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a1f      	ldr	r2, [pc, #124]	; (8000a88 <HAL_DMA_Abort_IT+0xd8>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d01a      	beq.n	8000a46 <HAL_DMA_Abort_IT+0x96>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a1d      	ldr	r2, [pc, #116]	; (8000a8c <HAL_DMA_Abort_IT+0xdc>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d012      	beq.n	8000a40 <HAL_DMA_Abort_IT+0x90>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a1c      	ldr	r2, [pc, #112]	; (8000a90 <HAL_DMA_Abort_IT+0xe0>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d00a      	beq.n	8000a3a <HAL_DMA_Abort_IT+0x8a>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a1a      	ldr	r2, [pc, #104]	; (8000a94 <HAL_DMA_Abort_IT+0xe4>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d102      	bne.n	8000a34 <HAL_DMA_Abort_IT+0x84>
 8000a2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000a32:	e00e      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a38:	e00b      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a3e:	e008      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a44:	e005      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a4a:	e002      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a4c:	2310      	movs	r3, #16
 8000a4e:	e000      	b.n	8000a52 <HAL_DMA_Abort_IT+0xa2>
 8000a50:	2301      	movs	r3, #1
 8000a52:	4a11      	ldr	r2, [pc, #68]	; (8000a98 <HAL_DMA_Abort_IT+0xe8>)
 8000a54:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d003      	beq.n	8000a76 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	4798      	blx	r3
    } 
  }
  return status;
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3710      	adds	r7, #16
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40020008 	.word	0x40020008
 8000a84:	4002001c 	.word	0x4002001c
 8000a88:	40020030 	.word	0x40020030
 8000a8c:	40020044 	.word	0x40020044
 8000a90:	40020058 	.word	0x40020058
 8000a94:	4002006c 	.word	0x4002006c
 8000a98:	40020000 	.word	0x40020000

08000a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b08b      	sub	sp, #44	; 0x2c
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aae:	e127      	b.n	8000d00 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	69fa      	ldr	r2, [r7, #28]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ac4:	69ba      	ldr	r2, [r7, #24]
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	f040 8116 	bne.w	8000cfa <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	2b12      	cmp	r3, #18
 8000ad4:	d034      	beq.n	8000b40 <HAL_GPIO_Init+0xa4>
 8000ad6:	2b12      	cmp	r3, #18
 8000ad8:	d80d      	bhi.n	8000af6 <HAL_GPIO_Init+0x5a>
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d02b      	beq.n	8000b36 <HAL_GPIO_Init+0x9a>
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d804      	bhi.n	8000aec <HAL_GPIO_Init+0x50>
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d031      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d01c      	beq.n	8000b24 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aea:	e048      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000aec:	2b03      	cmp	r3, #3
 8000aee:	d043      	beq.n	8000b78 <HAL_GPIO_Init+0xdc>
 8000af0:	2b11      	cmp	r3, #17
 8000af2:	d01b      	beq.n	8000b2c <HAL_GPIO_Init+0x90>
          break;
 8000af4:	e043      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000af6:	4a89      	ldr	r2, [pc, #548]	; (8000d1c <HAL_GPIO_Init+0x280>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d026      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
 8000afc:	4a87      	ldr	r2, [pc, #540]	; (8000d1c <HAL_GPIO_Init+0x280>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d806      	bhi.n	8000b10 <HAL_GPIO_Init+0x74>
 8000b02:	4a87      	ldr	r2, [pc, #540]	; (8000d20 <HAL_GPIO_Init+0x284>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d020      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
 8000b08:	4a86      	ldr	r2, [pc, #536]	; (8000d24 <HAL_GPIO_Init+0x288>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d01d      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
          break;
 8000b0e:	e036      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000b10:	4a85      	ldr	r2, [pc, #532]	; (8000d28 <HAL_GPIO_Init+0x28c>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d019      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
 8000b16:	4a85      	ldr	r2, [pc, #532]	; (8000d2c <HAL_GPIO_Init+0x290>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d016      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
 8000b1c:	4a84      	ldr	r2, [pc, #528]	; (8000d30 <HAL_GPIO_Init+0x294>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d013      	beq.n	8000b4a <HAL_GPIO_Init+0xae>
          break;
 8000b22:	e02c      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	623b      	str	r3, [r7, #32]
          break;
 8000b2a:	e028      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	3304      	adds	r3, #4
 8000b32:	623b      	str	r3, [r7, #32]
          break;
 8000b34:	e023      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	68db      	ldr	r3, [r3, #12]
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	623b      	str	r3, [r7, #32]
          break;
 8000b3e:	e01e      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	330c      	adds	r3, #12
 8000b46:	623b      	str	r3, [r7, #32]
          break;
 8000b48:	e019      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d102      	bne.n	8000b58 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b52:	2304      	movs	r3, #4
 8000b54:	623b      	str	r3, [r7, #32]
          break;
 8000b56:	e012      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d105      	bne.n	8000b6c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b60:	2308      	movs	r3, #8
 8000b62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	69fa      	ldr	r2, [r7, #28]
 8000b68:	611a      	str	r2, [r3, #16]
          break;
 8000b6a:	e008      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b6c:	2308      	movs	r3, #8
 8000b6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	69fa      	ldr	r2, [r7, #28]
 8000b74:	615a      	str	r2, [r3, #20]
          break;
 8000b76:	e002      	b.n	8000b7e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	623b      	str	r3, [r7, #32]
          break;
 8000b7c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	2bff      	cmp	r3, #255	; 0xff
 8000b82:	d801      	bhi.n	8000b88 <HAL_GPIO_Init+0xec>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	e001      	b.n	8000b8c <HAL_GPIO_Init+0xf0>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	3304      	adds	r3, #4
 8000b8c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b8e:	69bb      	ldr	r3, [r7, #24]
 8000b90:	2bff      	cmp	r3, #255	; 0xff
 8000b92:	d802      	bhi.n	8000b9a <HAL_GPIO_Init+0xfe>
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x104>
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9c:	3b08      	subs	r3, #8
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	210f      	movs	r1, #15
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bae:	43db      	mvns	r3, r3
 8000bb0:	401a      	ands	r2, r3
 8000bb2:	6a39      	ldr	r1, [r7, #32]
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bba:	431a      	orrs	r2, r3
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	f000 8096 	beq.w	8000cfa <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bce:	4b59      	ldr	r3, [pc, #356]	; (8000d34 <HAL_GPIO_Init+0x298>)
 8000bd0:	699b      	ldr	r3, [r3, #24]
 8000bd2:	4a58      	ldr	r2, [pc, #352]	; (8000d34 <HAL_GPIO_Init+0x298>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6193      	str	r3, [r2, #24]
 8000bda:	4b56      	ldr	r3, [pc, #344]	; (8000d34 <HAL_GPIO_Init+0x298>)
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000be6:	4a54      	ldr	r2, [pc, #336]	; (8000d38 <HAL_GPIO_Init+0x29c>)
 8000be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bea:	089b      	lsrs	r3, r3, #2
 8000bec:	3302      	adds	r3, #2
 8000bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	f003 0303 	and.w	r3, r3, #3
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	220f      	movs	r2, #15
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	43db      	mvns	r3, r3
 8000c04:	68fa      	ldr	r2, [r7, #12]
 8000c06:	4013      	ands	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a4b      	ldr	r2, [pc, #300]	; (8000d3c <HAL_GPIO_Init+0x2a0>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d013      	beq.n	8000c3a <HAL_GPIO_Init+0x19e>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a4a      	ldr	r2, [pc, #296]	; (8000d40 <HAL_GPIO_Init+0x2a4>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d00d      	beq.n	8000c36 <HAL_GPIO_Init+0x19a>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a49      	ldr	r2, [pc, #292]	; (8000d44 <HAL_GPIO_Init+0x2a8>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d007      	beq.n	8000c32 <HAL_GPIO_Init+0x196>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a48      	ldr	r2, [pc, #288]	; (8000d48 <HAL_GPIO_Init+0x2ac>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_GPIO_Init+0x192>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e006      	b.n	8000c3c <HAL_GPIO_Init+0x1a0>
 8000c2e:	2304      	movs	r3, #4
 8000c30:	e004      	b.n	8000c3c <HAL_GPIO_Init+0x1a0>
 8000c32:	2302      	movs	r3, #2
 8000c34:	e002      	b.n	8000c3c <HAL_GPIO_Init+0x1a0>
 8000c36:	2301      	movs	r3, #1
 8000c38:	e000      	b.n	8000c3c <HAL_GPIO_Init+0x1a0>
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c3e:	f002 0203 	and.w	r2, r2, #3
 8000c42:	0092      	lsls	r2, r2, #2
 8000c44:	4093      	lsls	r3, r2
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c4c:	493a      	ldr	r1, [pc, #232]	; (8000d38 <HAL_GPIO_Init+0x29c>)
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c50:	089b      	lsrs	r3, r3, #2
 8000c52:	3302      	adds	r3, #2
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d006      	beq.n	8000c74 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c66:	4b39      	ldr	r3, [pc, #228]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	4938      	ldr	r1, [pc, #224]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	600b      	str	r3, [r1, #0]
 8000c72:	e006      	b.n	8000c82 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c74:	4b35      	ldr	r3, [pc, #212]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	4933      	ldr	r1, [pc, #204]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c7e:	4013      	ands	r3, r2
 8000c80:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d006      	beq.n	8000c9c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c8e:	4b2f      	ldr	r3, [pc, #188]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c90:	685a      	ldr	r2, [r3, #4]
 8000c92:	492e      	ldr	r1, [pc, #184]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	604b      	str	r3, [r1, #4]
 8000c9a:	e006      	b.n	8000caa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c9c:	4b2b      	ldr	r3, [pc, #172]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000c9e:	685a      	ldr	r2, [r3, #4]
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	4929      	ldr	r1, [pc, #164]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d006      	beq.n	8000cc4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cb6:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cb8:	689a      	ldr	r2, [r3, #8]
 8000cba:	4924      	ldr	r1, [pc, #144]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	608b      	str	r3, [r1, #8]
 8000cc2:	e006      	b.n	8000cd2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cc4:	4b21      	ldr	r3, [pc, #132]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cc6:	689a      	ldr	r2, [r3, #8]
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	43db      	mvns	r3, r3
 8000ccc:	491f      	ldr	r1, [pc, #124]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cce:	4013      	ands	r3, r2
 8000cd0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d006      	beq.n	8000cec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cde:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000ce0:	68da      	ldr	r2, [r3, #12]
 8000ce2:	491a      	ldr	r1, [pc, #104]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	60cb      	str	r3, [r1, #12]
 8000cea:	e006      	b.n	8000cfa <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	4915      	ldr	r1, [pc, #84]	; (8000d4c <HAL_GPIO_Init+0x2b0>)
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	fa22 f303 	lsr.w	r3, r2, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f47f aed0 	bne.w	8000ab0 <HAL_GPIO_Init+0x14>
  }
}
 8000d10:	bf00      	nop
 8000d12:	372c      	adds	r7, #44	; 0x2c
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	10210000 	.word	0x10210000
 8000d20:	10110000 	.word	0x10110000
 8000d24:	10120000 	.word	0x10120000
 8000d28:	10310000 	.word	0x10310000
 8000d2c:	10320000 	.word	0x10320000
 8000d30:	10220000 	.word	0x10220000
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40010000 	.word	0x40010000
 8000d3c:	40010800 	.word	0x40010800
 8000d40:	40010c00 	.word	0x40010c00
 8000d44:	40011000 	.word	0x40011000
 8000d48:	40011400 	.word	0x40011400
 8000d4c:	40010400 	.word	0x40010400

08000d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d60:	787b      	ldrb	r3, [r7, #1]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d003      	beq.n	8000d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d66:	887a      	ldrh	r2, [r7, #2]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d6c:	e003      	b.n	8000d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	041a      	lsls	r2, r3, #16
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	611a      	str	r2, [r3, #16]
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr

08000d80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68da      	ldr	r2, [r3, #12]
 8000d90:	887b      	ldrh	r3, [r7, #2]
 8000d92:	4013      	ands	r3, r2
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d003      	beq.n	8000da0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d98:	887a      	ldrh	r2, [r7, #2]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000d9e:	e002      	b.n	8000da6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000da0:	887a      	ldrh	r2, [r7, #2]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	611a      	str	r2, [r3, #16]
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr

08000db0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000dba:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dbc:	695a      	ldr	r2, [r3, #20]
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d006      	beq.n	8000dd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000dc6:	4a05      	ldr	r2, [pc, #20]	; (8000ddc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dcc:	88fb      	ldrh	r3, [r7, #6]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fb00 	bl	80003d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40010400 	.word	0x40010400

08000de0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d101      	bne.n	8000df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e26c      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f000 8087 	beq.w	8000f0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e00:	4b92      	ldr	r3, [pc, #584]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 030c 	and.w	r3, r3, #12
 8000e08:	2b04      	cmp	r3, #4
 8000e0a:	d00c      	beq.n	8000e26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e0c:	4b8f      	ldr	r3, [pc, #572]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f003 030c 	and.w	r3, r3, #12
 8000e14:	2b08      	cmp	r3, #8
 8000e16:	d112      	bne.n	8000e3e <HAL_RCC_OscConfig+0x5e>
 8000e18:	4b8c      	ldr	r3, [pc, #560]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e24:	d10b      	bne.n	8000e3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e26:	4b89      	ldr	r3, [pc, #548]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d06c      	beq.n	8000f0c <HAL_RCC_OscConfig+0x12c>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d168      	bne.n	8000f0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e246      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e46:	d106      	bne.n	8000e56 <HAL_RCC_OscConfig+0x76>
 8000e48:	4b80      	ldr	r3, [pc, #512]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a7f      	ldr	r2, [pc, #508]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	e02e      	b.n	8000eb4 <HAL_RCC_OscConfig+0xd4>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d10c      	bne.n	8000e78 <HAL_RCC_OscConfig+0x98>
 8000e5e:	4b7b      	ldr	r3, [pc, #492]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a7a      	ldr	r2, [pc, #488]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	4b78      	ldr	r3, [pc, #480]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a77      	ldr	r2, [pc, #476]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e74:	6013      	str	r3, [r2, #0]
 8000e76:	e01d      	b.n	8000eb4 <HAL_RCC_OscConfig+0xd4>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e80:	d10c      	bne.n	8000e9c <HAL_RCC_OscConfig+0xbc>
 8000e82:	4b72      	ldr	r3, [pc, #456]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a71      	ldr	r2, [pc, #452]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	4b6f      	ldr	r3, [pc, #444]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a6e      	ldr	r2, [pc, #440]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e00b      	b.n	8000eb4 <HAL_RCC_OscConfig+0xd4>
 8000e9c:	4b6b      	ldr	r3, [pc, #428]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a6a      	ldr	r2, [pc, #424]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b68      	ldr	r3, [pc, #416]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a67      	ldr	r2, [pc, #412]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d013      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fc3e 	bl	800073c <HAL_GetTick>
 8000ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec2:	e008      	b.n	8000ed6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec4:	f7ff fc3a 	bl	800073c <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b64      	cmp	r3, #100	; 0x64
 8000ed0:	d901      	bls.n	8000ed6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e1fa      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed6:	4b5d      	ldr	r3, [pc, #372]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f0      	beq.n	8000ec4 <HAL_RCC_OscConfig+0xe4>
 8000ee2:	e014      	b.n	8000f0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee4:	f7ff fc2a 	bl	800073c <HAL_GetTick>
 8000ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eea:	e008      	b.n	8000efe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eec:	f7ff fc26 	bl	800073c <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b64      	cmp	r3, #100	; 0x64
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e1e6      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000efe:	4b53      	ldr	r3, [pc, #332]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d1f0      	bne.n	8000eec <HAL_RCC_OscConfig+0x10c>
 8000f0a:	e000      	b.n	8000f0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d063      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f1a:	4b4c      	ldr	r3, [pc, #304]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00b      	beq.n	8000f3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f26:	4b49      	ldr	r3, [pc, #292]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d11c      	bne.n	8000f6c <HAL_RCC_OscConfig+0x18c>
 8000f32:	4b46      	ldr	r3, [pc, #280]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d116      	bne.n	8000f6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3e:	4b43      	ldr	r3, [pc, #268]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d005      	beq.n	8000f56 <HAL_RCC_OscConfig+0x176>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d001      	beq.n	8000f56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e1ba      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f56:	4b3d      	ldr	r3, [pc, #244]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	4939      	ldr	r1, [pc, #228]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f66:	4313      	orrs	r3, r2
 8000f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6a:	e03a      	b.n	8000fe2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	691b      	ldr	r3, [r3, #16]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d020      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f74:	4b36      	ldr	r3, [pc, #216]	; (8001050 <HAL_RCC_OscConfig+0x270>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fbdf 	bl	800073c <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f80:	e008      	b.n	8000f94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f82:	f7ff fbdb 	bl	800073c <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e19b      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f94:	4b2d      	ldr	r3, [pc, #180]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d0f0      	beq.n	8000f82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa0:	4b2a      	ldr	r3, [pc, #168]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	695b      	ldr	r3, [r3, #20]
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	4927      	ldr	r1, [pc, #156]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	600b      	str	r3, [r1, #0]
 8000fb4:	e015      	b.n	8000fe2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fb6:	4b26      	ldr	r3, [pc, #152]	; (8001050 <HAL_RCC_OscConfig+0x270>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbc:	f7ff fbbe 	bl	800073c <HAL_GetTick>
 8000fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fc4:	f7ff fbba 	bl	800073c <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e17a      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd6:	4b1d      	ldr	r3, [pc, #116]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f0      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d03a      	beq.n	8001064 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d019      	beq.n	800102a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <HAL_RCC_OscConfig+0x274>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fb9e 	bl	800073c <HAL_GetTick>
 8001000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001002:	e008      	b.n	8001016 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001004:	f7ff fb9a 	bl	800073c <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e15a      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001016:	4b0d      	ldr	r3, [pc, #52]	; (800104c <HAL_RCC_OscConfig+0x26c>)
 8001018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	2b00      	cmp	r3, #0
 8001020:	d0f0      	beq.n	8001004 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f000 fada 	bl	80015dc <RCC_Delay>
 8001028:	e01c      	b.n	8001064 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_RCC_OscConfig+0x274>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001030:	f7ff fb84 	bl	800073c <HAL_GetTick>
 8001034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001036:	e00f      	b.n	8001058 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001038:	f7ff fb80 	bl	800073c <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d908      	bls.n	8001058 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e140      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000
 8001050:	42420000 	.word	0x42420000
 8001054:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001058:	4b9e      	ldr	r3, [pc, #632]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800105a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1e9      	bne.n	8001038 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 80a6 	beq.w	80011be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001072:	2300      	movs	r3, #0
 8001074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001076:	4b97      	ldr	r3, [pc, #604]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d10d      	bne.n	800109e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001082:	4b94      	ldr	r3, [pc, #592]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	4a93      	ldr	r2, [pc, #588]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800108c:	61d3      	str	r3, [r2, #28]
 800108e:	4b91      	ldr	r3, [pc, #580]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800109a:	2301      	movs	r3, #1
 800109c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109e:	4b8e      	ldr	r3, [pc, #568]	; (80012d8 <HAL_RCC_OscConfig+0x4f8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d118      	bne.n	80010dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010aa:	4b8b      	ldr	r3, [pc, #556]	; (80012d8 <HAL_RCC_OscConfig+0x4f8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a8a      	ldr	r2, [pc, #552]	; (80012d8 <HAL_RCC_OscConfig+0x4f8>)
 80010b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010b6:	f7ff fb41 	bl	800073c <HAL_GetTick>
 80010ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010bc:	e008      	b.n	80010d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010be:	f7ff fb3d 	bl	800073c <HAL_GetTick>
 80010c2:	4602      	mov	r2, r0
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b64      	cmp	r3, #100	; 0x64
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e0fd      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d0:	4b81      	ldr	r3, [pc, #516]	; (80012d8 <HAL_RCC_OscConfig+0x4f8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0f0      	beq.n	80010be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d106      	bne.n	80010f2 <HAL_RCC_OscConfig+0x312>
 80010e4:	4b7b      	ldr	r3, [pc, #492]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80010e6:	6a1b      	ldr	r3, [r3, #32]
 80010e8:	4a7a      	ldr	r2, [pc, #488]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6213      	str	r3, [r2, #32]
 80010f0:	e02d      	b.n	800114e <HAL_RCC_OscConfig+0x36e>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d10c      	bne.n	8001114 <HAL_RCC_OscConfig+0x334>
 80010fa:	4b76      	ldr	r3, [pc, #472]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	4a75      	ldr	r2, [pc, #468]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001100:	f023 0301 	bic.w	r3, r3, #1
 8001104:	6213      	str	r3, [r2, #32]
 8001106:	4b73      	ldr	r3, [pc, #460]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001108:	6a1b      	ldr	r3, [r3, #32]
 800110a:	4a72      	ldr	r2, [pc, #456]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800110c:	f023 0304 	bic.w	r3, r3, #4
 8001110:	6213      	str	r3, [r2, #32]
 8001112:	e01c      	b.n	800114e <HAL_RCC_OscConfig+0x36e>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	2b05      	cmp	r3, #5
 800111a:	d10c      	bne.n	8001136 <HAL_RCC_OscConfig+0x356>
 800111c:	4b6d      	ldr	r3, [pc, #436]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	4a6c      	ldr	r2, [pc, #432]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6213      	str	r3, [r2, #32]
 8001128:	4b6a      	ldr	r3, [pc, #424]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800112a:	6a1b      	ldr	r3, [r3, #32]
 800112c:	4a69      	ldr	r2, [pc, #420]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	6213      	str	r3, [r2, #32]
 8001134:	e00b      	b.n	800114e <HAL_RCC_OscConfig+0x36e>
 8001136:	4b67      	ldr	r3, [pc, #412]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	4a66      	ldr	r2, [pc, #408]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	6213      	str	r3, [r2, #32]
 8001142:	4b64      	ldr	r3, [pc, #400]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001144:	6a1b      	ldr	r3, [r3, #32]
 8001146:	4a63      	ldr	r2, [pc, #396]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001148:	f023 0304 	bic.w	r3, r3, #4
 800114c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d015      	beq.n	8001182 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001156:	f7ff faf1 	bl	800073c <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115c:	e00a      	b.n	8001174 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115e:	f7ff faed 	bl	800073c <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	f241 3288 	movw	r2, #5000	; 0x1388
 800116c:	4293      	cmp	r3, r2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e0ab      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001174:	4b57      	ldr	r3, [pc, #348]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0ee      	beq.n	800115e <HAL_RCC_OscConfig+0x37e>
 8001180:	e014      	b.n	80011ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001182:	f7ff fadb 	bl	800073c <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001188:	e00a      	b.n	80011a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118a:	f7ff fad7 	bl	800073c <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	f241 3288 	movw	r2, #5000	; 0x1388
 8001198:	4293      	cmp	r3, r2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e095      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a0:	4b4c      	ldr	r3, [pc, #304]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1ee      	bne.n	800118a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011ac:	7dfb      	ldrb	r3, [r7, #23]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d105      	bne.n	80011be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011b2:	4b48      	ldr	r3, [pc, #288]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a47      	ldr	r2, [pc, #284]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80011b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f000 8081 	beq.w	80012ca <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011c8:	4b42      	ldr	r3, [pc, #264]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 030c 	and.w	r3, r3, #12
 80011d0:	2b08      	cmp	r3, #8
 80011d2:	d061      	beq.n	8001298 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	69db      	ldr	r3, [r3, #28]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d146      	bne.n	800126a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011dc:	4b3f      	ldr	r3, [pc, #252]	; (80012dc <HAL_RCC_OscConfig+0x4fc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e2:	f7ff faab 	bl	800073c <HAL_GetTick>
 80011e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e8:	e008      	b.n	80011fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ea:	f7ff faa7 	bl	800073c <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e067      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011fc:	4b35      	ldr	r3, [pc, #212]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f0      	bne.n	80011ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001210:	d108      	bne.n	8001224 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001212:	4b30      	ldr	r3, [pc, #192]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	492d      	ldr	r1, [pc, #180]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001220:	4313      	orrs	r3, r2
 8001222:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001224:	4b2b      	ldr	r3, [pc, #172]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a19      	ldr	r1, [r3, #32]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	430b      	orrs	r3, r1
 8001236:	4927      	ldr	r1, [pc, #156]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 8001238:	4313      	orrs	r3, r2
 800123a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800123c:	4b27      	ldr	r3, [pc, #156]	; (80012dc <HAL_RCC_OscConfig+0x4fc>)
 800123e:	2201      	movs	r2, #1
 8001240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001242:	f7ff fa7b 	bl	800073c <HAL_GetTick>
 8001246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001248:	e008      	b.n	800125c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124a:	f7ff fa77 	bl	800073c <HAL_GetTick>
 800124e:	4602      	mov	r2, r0
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	2b02      	cmp	r3, #2
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e037      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800125c:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0f0      	beq.n	800124a <HAL_RCC_OscConfig+0x46a>
 8001268:	e02f      	b.n	80012ca <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800126a:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <HAL_RCC_OscConfig+0x4fc>)
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001270:	f7ff fa64 	bl	800073c <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001278:	f7ff fa60 	bl	800073c <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e020      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f0      	bne.n	8001278 <HAL_RCC_OscConfig+0x498>
 8001296:	e018      	b.n	80012ca <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	69db      	ldr	r3, [r3, #28]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d101      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e013      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_OscConfig+0x4f4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d106      	bne.n	80012c6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d001      	beq.n	80012ca <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40007000 	.word	0x40007000
 80012dc:	42420060 	.word	0x42420060

080012e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e0d0      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012f4:	4b6a      	ldr	r3, [pc, #424]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d910      	bls.n	8001324 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001302:	4b67      	ldr	r3, [pc, #412]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f023 0207 	bic.w	r2, r3, #7
 800130a:	4965      	ldr	r1, [pc, #404]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	4313      	orrs	r3, r2
 8001310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001312:	4b63      	ldr	r3, [pc, #396]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	429a      	cmp	r2, r3
 800131e:	d001      	beq.n	8001324 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0b8      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d020      	beq.n	8001372 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800133c:	4b59      	ldr	r3, [pc, #356]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4a58      	ldr	r2, [pc, #352]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001346:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0308 	and.w	r3, r3, #8
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001354:	4b53      	ldr	r3, [pc, #332]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4a52      	ldr	r2, [pc, #328]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800135e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001360:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	494d      	ldr	r1, [pc, #308]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800136e:	4313      	orrs	r3, r2
 8001370:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d040      	beq.n	8001400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d107      	bne.n	8001396 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d115      	bne.n	80013be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e07f      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b02      	cmp	r3, #2
 800139c:	d107      	bne.n	80013ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800139e:	4b41      	ldr	r3, [pc, #260]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d109      	bne.n	80013be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e073      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ae:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e06b      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013be:	4b39      	ldr	r3, [pc, #228]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f023 0203 	bic.w	r2, r3, #3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	4936      	ldr	r1, [pc, #216]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013d0:	f7ff f9b4 	bl	800073c <HAL_GetTick>
 80013d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d6:	e00a      	b.n	80013ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d8:	f7ff f9b0 	bl	800073c <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e053      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ee:	4b2d      	ldr	r3, [pc, #180]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 020c 	and.w	r2, r3, #12
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d1eb      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001400:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d210      	bcs.n	8001430 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800140e:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 0207 	bic.w	r2, r3, #7
 8001416:	4922      	ldr	r1, [pc, #136]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	4313      	orrs	r3, r2
 800141c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0307 	and.w	r3, r3, #7
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d001      	beq.n	8001430 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e032      	b.n	8001496 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d008      	beq.n	800144e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800143c:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	4916      	ldr	r1, [pc, #88]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	4313      	orrs	r3, r2
 800144c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d009      	beq.n	800146e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	490e      	ldr	r1, [pc, #56]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800146e:	f000 f821 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 8001472:	4601      	mov	r1, r0
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	091b      	lsrs	r3, r3, #4
 800147a:	f003 030f 	and.w	r3, r3, #15
 800147e:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001480:	5cd3      	ldrb	r3, [r2, r3]
 8001482:	fa21 f303 	lsr.w	r3, r1, r3
 8001486:	4a09      	ldr	r2, [pc, #36]	; (80014ac <HAL_RCC_ClockConfig+0x1cc>)
 8001488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_RCC_ClockConfig+0x1d0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f912 	bl	80006b8 <HAL_InitTick>

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40022000 	.word	0x40022000
 80014a4:	40021000 	.word	0x40021000
 80014a8:	08002084 	.word	0x08002084
 80014ac:	20000004 	.word	0x20000004
 80014b0:	20000008 	.word	0x20000008

080014b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014b4:	b490      	push	{r4, r7}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014bc:	1d3c      	adds	r4, r7, #4
 80014be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014c4:	4b28      	ldr	r3, [pc, #160]	; (8001568 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014de:	4b23      	ldr	r3, [pc, #140]	; (800156c <HAL_RCC_GetSysClockFreq+0xb8>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f003 030c 	and.w	r3, r3, #12
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d002      	beq.n	80014f4 <HAL_RCC_GetSysClockFreq+0x40>
 80014ee:	2b08      	cmp	r3, #8
 80014f0:	d003      	beq.n	80014fa <HAL_RCC_GetSysClockFreq+0x46>
 80014f2:	e02d      	b.n	8001550 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014f4:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014f6:	623b      	str	r3, [r7, #32]
      break;
 80014f8:	e02d      	b.n	8001556 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	0c9b      	lsrs	r3, r3, #18
 80014fe:	f003 030f 	and.w	r3, r3, #15
 8001502:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001506:	4413      	add	r3, r2
 8001508:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800150c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d013      	beq.n	8001540 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001518:	4b14      	ldr	r3, [pc, #80]	; (800156c <HAL_RCC_GetSysClockFreq+0xb8>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	0c5b      	lsrs	r3, r3, #17
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001526:	4413      	add	r3, r2
 8001528:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800152c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	4a0f      	ldr	r2, [pc, #60]	; (8001570 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001532:	fb02 f203 	mul.w	r2, r2, r3
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	fbb2 f3f3 	udiv	r3, r2, r3
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
 800153e:	e004      	b.n	800154a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	4a0c      	ldr	r2, [pc, #48]	; (8001574 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001544:	fb02 f303 	mul.w	r3, r2, r3
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	623b      	str	r3, [r7, #32]
      break;
 800154e:	e002      	b.n	8001556 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001552:	623b      	str	r3, [r7, #32]
      break;
 8001554:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001556:	6a3b      	ldr	r3, [r7, #32]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3728      	adds	r7, #40	; 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bc90      	pop	{r4, r7}
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	08002070 	.word	0x08002070
 8001568:	08002080 	.word	0x08002080
 800156c:	40021000 	.word	0x40021000
 8001570:	007a1200 	.word	0x007a1200
 8001574:	003d0900 	.word	0x003d0900

08001578 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800157c:	4b02      	ldr	r3, [pc, #8]	; (8001588 <HAL_RCC_GetHCLKFreq+0x10>)
 800157e:	681b      	ldr	r3, [r3, #0]
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	20000004 	.word	0x20000004

0800158c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001590:	f7ff fff2 	bl	8001578 <HAL_RCC_GetHCLKFreq>
 8001594:	4601      	mov	r1, r0
 8001596:	4b05      	ldr	r3, [pc, #20]	; (80015ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	0a1b      	lsrs	r3, r3, #8
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	4a03      	ldr	r2, [pc, #12]	; (80015b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015a2:	5cd3      	ldrb	r3, [r2, r3]
 80015a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40021000 	.word	0x40021000
 80015b0:	08002094 	.word	0x08002094

080015b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015b8:	f7ff ffde 	bl	8001578 <HAL_RCC_GetHCLKFreq>
 80015bc:	4601      	mov	r1, r0
 80015be:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	0adb      	lsrs	r3, r3, #11
 80015c4:	f003 0307 	and.w	r3, r3, #7
 80015c8:	4a03      	ldr	r2, [pc, #12]	; (80015d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015ca:	5cd3      	ldrb	r3, [r2, r3]
 80015cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000
 80015d8:	08002094 	.word	0x08002094

080015dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <RCC_Delay+0x34>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a0a      	ldr	r2, [pc, #40]	; (8001614 <RCC_Delay+0x38>)
 80015ea:	fba2 2303 	umull	r2, r3, r2, r3
 80015ee:	0a5b      	lsrs	r3, r3, #9
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	fb02 f303 	mul.w	r3, r2, r3
 80015f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015f8:	bf00      	nop
  }
  while (Delay --);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	1e5a      	subs	r2, r3, #1
 80015fe:	60fa      	str	r2, [r7, #12]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1f9      	bne.n	80015f8 <RCC_Delay+0x1c>
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000004 	.word	0x20000004
 8001614:	10624dd3 	.word	0x10624dd3

08001618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e03f      	b.n	80016aa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	d106      	bne.n	8001644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7fe ffaa 	bl	8000598 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2224      	movs	r2, #36	; 0x24
 8001648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800165a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 fae5 	bl	8001c2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	695a      	ldr	r2, [r3, #20]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2220      	movs	r2, #32
 800169c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2220      	movs	r2, #32
 80016a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b085      	sub	sp, #20
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	60f8      	str	r0, [r7, #12]
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	4613      	mov	r3, r2
 80016be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b20      	cmp	r3, #32
 80016ca:	d130      	bne.n	800172e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d002      	beq.n	80016d8 <HAL_UART_Transmit_IT+0x26>
 80016d2:	88fb      	ldrh	r3, [r7, #6]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d101      	bne.n	80016dc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e029      	b.n	8001730 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d101      	bne.n	80016ea <HAL_UART_Transmit_IT+0x38>
 80016e6:	2302      	movs	r3, #2
 80016e8:	e022      	b.n	8001730 <HAL_UART_Transmit_IT+0x7e>
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	68ba      	ldr	r2, [r7, #8]
 80016f6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	88fa      	ldrh	r2, [r7, #6]
 80016fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	88fa      	ldrh	r2, [r7, #6]
 8001702:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2200      	movs	r2, #0
 8001708:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2221      	movs	r2, #33	; 0x21
 800170e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68da      	ldr	r2, [r3, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001728:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e000      	b.n	8001730 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800172e:	2302      	movs	r3, #2
  }
}
 8001730:	4618      	mov	r0, r3
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800173a:	b480      	push	{r7}
 800173c:	b085      	sub	sp, #20
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	4613      	mov	r3, r2
 8001746:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b20      	cmp	r3, #32
 8001752:	d140      	bne.n	80017d6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d002      	beq.n	8001760 <HAL_UART_Receive_IT+0x26>
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e039      	b.n	80017d8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800176a:	2b01      	cmp	r3, #1
 800176c:	d101      	bne.n	8001772 <HAL_UART_Receive_IT+0x38>
 800176e:	2302      	movs	r3, #2
 8001770:	e032      	b.n	80017d8 <HAL_UART_Receive_IT+0x9e>
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2201      	movs	r2, #1
 8001776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	68ba      	ldr	r2, [r7, #8]
 800177e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	88fa      	ldrh	r2, [r7, #6]
 8001784:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	88fa      	ldrh	r2, [r7, #6]
 800178a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2222      	movs	r2, #34	; 0x22
 8001796:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68da      	ldr	r2, [r3, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017b0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	695a      	ldr	r2, [r3, #20]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f042 0201 	orr.w	r2, r2, #1
 80017c0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0220 	orr.w	r2, r2, #32
 80017d0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80017d2:	2300      	movs	r3, #0
 80017d4:	e000      	b.n	80017d8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80017d6:	2302      	movs	r3, #2
  }
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr
	...

080017e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b088      	sub	sp, #32
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001808:	2300      	movs	r3, #0
 800180a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10d      	bne.n	8001836 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	f003 0320 	and.w	r3, r3, #32
 8001820:	2b00      	cmp	r3, #0
 8001822:	d008      	beq.n	8001836 <HAL_UART_IRQHandler+0x52>
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	f003 0320 	and.w	r3, r3, #32
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 f97b 	bl	8001b2a <UART_Receive_IT>
      return;
 8001834:	e0cc      	b.n	80019d0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80ab 	beq.w	8001994 <HAL_UART_IRQHandler+0x1b0>
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b00      	cmp	r3, #0
 8001846:	d105      	bne.n	8001854 <HAL_UART_IRQHandler+0x70>
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800184e:	2b00      	cmp	r3, #0
 8001850:	f000 80a0 	beq.w	8001994 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00a      	beq.n	8001874 <HAL_UART_IRQHandler+0x90>
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001864:	2b00      	cmp	r3, #0
 8001866:	d005      	beq.n	8001874 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186c:	f043 0201 	orr.w	r2, r3, #1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00a      	beq.n	8001894 <HAL_UART_IRQHandler+0xb0>
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188c:	f043 0202 	orr.w	r2, r3, #2
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00a      	beq.n	80018b4 <HAL_UART_IRQHandler+0xd0>
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ac:	f043 0204 	orr.w	r2, r3, #4
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00a      	beq.n	80018d4 <HAL_UART_IRQHandler+0xf0>
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d005      	beq.n	80018d4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018cc:	f043 0208 	orr.w	r2, r3, #8
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d078      	beq.n	80019ce <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f003 0320 	and.w	r3, r3, #32
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d007      	beq.n	80018f6 <HAL_UART_IRQHandler+0x112>
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	f003 0320 	and.w	r3, r3, #32
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f000 f91a 	bl	8001b2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001900:	2b00      	cmp	r3, #0
 8001902:	bf14      	ite	ne
 8001904:	2301      	movne	r3, #1
 8001906:	2300      	moveq	r3, #0
 8001908:	b2db      	uxtb	r3, r3
 800190a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001910:	f003 0308 	and.w	r3, r3, #8
 8001914:	2b00      	cmp	r3, #0
 8001916:	d102      	bne.n	800191e <HAL_UART_IRQHandler+0x13a>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d031      	beq.n	8001982 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 f865 	bl	80019ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800192e:	2b00      	cmp	r3, #0
 8001930:	d023      	beq.n	800197a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	695a      	ldr	r2, [r3, #20]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001940:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001946:	2b00      	cmp	r3, #0
 8001948:	d013      	beq.n	8001972 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800194e:	4a22      	ldr	r2, [pc, #136]	; (80019d8 <HAL_UART_IRQHandler+0x1f4>)
 8001950:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff f82a 	bl	80009b0 <HAL_DMA_Abort_IT>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d016      	beq.n	8001990 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800196c:	4610      	mov	r0, r2
 800196e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001970:	e00e      	b.n	8001990 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f832 	bl	80019dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001978:	e00a      	b.n	8001990 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f82e 	bl	80019dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001980:	e006      	b.n	8001990 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f000 f82a 	bl	80019dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800198e:	e01e      	b.n	80019ce <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001990:	bf00      	nop
    return;
 8001992:	e01c      	b.n	80019ce <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800199a:	2b00      	cmp	r3, #0
 800199c:	d008      	beq.n	80019b0 <HAL_UART_IRQHandler+0x1cc>
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f851 	bl	8001a50 <UART_Transmit_IT>
    return;
 80019ae:	e00f      	b.n	80019d0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00a      	beq.n	80019d0 <HAL_UART_IRQHandler+0x1ec>
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f898 	bl	8001afa <UART_EndTransmit_IT>
    return;
 80019ca:	bf00      	nop
 80019cc:	e000      	b.n	80019d0 <HAL_UART_IRQHandler+0x1ec>
    return;
 80019ce:	bf00      	nop
  }
}
 80019d0:	3720      	adds	r7, #32
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	08001a29 	.word	0x08001a29

080019dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001a04:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0201 	bic.w	r2, r2, #1
 8001a14:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2220      	movs	r2, #32
 8001a1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f7ff ffca 	bl	80019dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b21      	cmp	r3, #33	; 0x21
 8001a62:	d144      	bne.n	8001aee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6c:	d11a      	bne.n	8001aa4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a82:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d105      	bne.n	8001a98 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	1c9a      	adds	r2, r3, #2
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	621a      	str	r2, [r3, #32]
 8001a96:	e00e      	b.n	8001ab6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	621a      	str	r2, [r3, #32]
 8001aa2:	e008      	b.n	8001ab6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	1c59      	adds	r1, r3, #1
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	6211      	str	r1, [r2, #32]
 8001aae:	781a      	ldrb	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10f      	bne.n	8001aea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68da      	ldr	r2, [r3, #12]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ad8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ae8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e000      	b.n	8001af0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001aee:	2302      	movs	r3, #2
  }
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68da      	ldr	r2, [r3, #12]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2220      	movs	r2, #32
 8001b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7fe fc48 	bl	80003b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b084      	sub	sp, #16
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b22      	cmp	r3, #34	; 0x22
 8001b3c:	d171      	bne.n	8001c22 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b46:	d123      	bne.n	8001b90 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10e      	bne.n	8001b74 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6c:	1c9a      	adds	r2, r3, #2
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	629a      	str	r2, [r3, #40]	; 0x28
 8001b72:	e029      	b.n	8001bc8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
 8001b8e:	e01b      	b.n	8001bc8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d10a      	bne.n	8001bae <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6858      	ldr	r0, [r3, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba2:	1c59      	adds	r1, r3, #1
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6291      	str	r1, [r2, #40]	; 0x28
 8001ba8:	b2c2      	uxtb	r2, r0
 8001baa:	701a      	strb	r2, [r3, #0]
 8001bac:	e00c      	b.n	8001bc8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	b2da      	uxtb	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bba:	1c58      	adds	r0, r3, #1
 8001bbc:	6879      	ldr	r1, [r7, #4]
 8001bbe:	6288      	str	r0, [r1, #40]	; 0x28
 8001bc0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d120      	bne.n	8001c1e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68da      	ldr	r2, [r3, #12]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f022 0220 	bic.w	r2, r2, #32
 8001bea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001bfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	695a      	ldr	r2, [r3, #20]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0201 	bic.w	r2, r2, #1
 8001c0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7fe fbb7 	bl	8000388 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e002      	b.n	8001c24 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e000      	b.n	8001c24 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001c22:	2302      	movs	r3, #2
  }
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68da      	ldr	r2, [r3, #12]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	431a      	orrs	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001c66:	f023 030c 	bic.w	r3, r3, #12
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	68f9      	ldr	r1, [r7, #12]
 8001c70:	430b      	orrs	r3, r1
 8001c72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	699a      	ldr	r2, [r3, #24]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a52      	ldr	r2, [pc, #328]	; (8001dd8 <UART_SetConfig+0x1ac>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d14e      	bne.n	8001d32 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c94:	f7ff fc8e 	bl	80015b4 <HAL_RCC_GetPCLK2Freq>
 8001c98:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009a      	lsls	r2, r3, #2
 8001ca4:	441a      	add	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb0:	4a4a      	ldr	r2, [pc, #296]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb6:	095b      	lsrs	r3, r3, #5
 8001cb8:	0119      	lsls	r1, r3, #4
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	009a      	lsls	r2, r3, #2
 8001cc4:	441a      	add	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cd0:	4b42      	ldr	r3, [pc, #264]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001cd2:	fba3 0302 	umull	r0, r3, r3, r2
 8001cd6:	095b      	lsrs	r3, r3, #5
 8001cd8:	2064      	movs	r0, #100	; 0x64
 8001cda:	fb00 f303 	mul.w	r3, r0, r3
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	3332      	adds	r3, #50	; 0x32
 8001ce4:	4a3d      	ldr	r2, [pc, #244]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cea:	095b      	lsrs	r3, r3, #5
 8001cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cf0:	4419      	add	r1, r3
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	009a      	lsls	r2, r3, #2
 8001cfc:	441a      	add	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d08:	4b34      	ldr	r3, [pc, #208]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001d0a:	fba3 0302 	umull	r0, r3, r3, r2
 8001d0e:	095b      	lsrs	r3, r3, #5
 8001d10:	2064      	movs	r0, #100	; 0x64
 8001d12:	fb00 f303 	mul.w	r3, r0, r3
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	3332      	adds	r3, #50	; 0x32
 8001d1c:	4a2f      	ldr	r2, [pc, #188]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	f003 020f 	and.w	r2, r3, #15
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	440a      	add	r2, r1
 8001d2e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001d30:	e04d      	b.n	8001dce <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d32:	f7ff fc2b 	bl	800158c <HAL_RCC_GetPCLK1Freq>
 8001d36:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	009a      	lsls	r2, r3, #2
 8001d42:	441a      	add	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	4a23      	ldr	r2, [pc, #140]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001d50:	fba2 2303 	umull	r2, r3, r2, r3
 8001d54:	095b      	lsrs	r3, r3, #5
 8001d56:	0119      	lsls	r1, r3, #4
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4413      	add	r3, r2
 8001d60:	009a      	lsls	r2, r3, #2
 8001d62:	441a      	add	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d6e:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001d70:	fba3 0302 	umull	r0, r3, r3, r2
 8001d74:	095b      	lsrs	r3, r3, #5
 8001d76:	2064      	movs	r0, #100	; 0x64
 8001d78:	fb00 f303 	mul.w	r3, r0, r3
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	3332      	adds	r3, #50	; 0x32
 8001d82:	4a16      	ldr	r2, [pc, #88]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001d84:	fba2 2303 	umull	r2, r3, r2, r3
 8001d88:	095b      	lsrs	r3, r3, #5
 8001d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d8e:	4419      	add	r1, r3
 8001d90:	68ba      	ldr	r2, [r7, #8]
 8001d92:	4613      	mov	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	009a      	lsls	r2, r3, #2
 8001d9a:	441a      	add	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da6:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001da8:	fba3 0302 	umull	r0, r3, r3, r2
 8001dac:	095b      	lsrs	r3, r3, #5
 8001dae:	2064      	movs	r0, #100	; 0x64
 8001db0:	fb00 f303 	mul.w	r3, r0, r3
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	011b      	lsls	r3, r3, #4
 8001db8:	3332      	adds	r3, #50	; 0x32
 8001dba:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <UART_SetConfig+0x1b0>)
 8001dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc0:	095b      	lsrs	r3, r3, #5
 8001dc2:	f003 020f 	and.w	r2, r3, #15
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	440a      	add	r2, r1
 8001dcc:	609a      	str	r2, [r3, #8]
}
 8001dce:	bf00      	nop
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	51eb851f 	.word	0x51eb851f

08001de0 <atoi>:
 8001de0:	220a      	movs	r2, #10
 8001de2:	2100      	movs	r1, #0
 8001de4:	f000 b8c2 	b.w	8001f6c <strtol>

08001de8 <__libc_init_array>:
 8001de8:	b570      	push	{r4, r5, r6, lr}
 8001dea:	2500      	movs	r5, #0
 8001dec:	4e0c      	ldr	r6, [pc, #48]	; (8001e20 <__libc_init_array+0x38>)
 8001dee:	4c0d      	ldr	r4, [pc, #52]	; (8001e24 <__libc_init_array+0x3c>)
 8001df0:	1ba4      	subs	r4, r4, r6
 8001df2:	10a4      	asrs	r4, r4, #2
 8001df4:	42a5      	cmp	r5, r4
 8001df6:	d109      	bne.n	8001e0c <__libc_init_array+0x24>
 8001df8:	f000 f92e 	bl	8002058 <_init>
 8001dfc:	2500      	movs	r5, #0
 8001dfe:	4e0a      	ldr	r6, [pc, #40]	; (8001e28 <__libc_init_array+0x40>)
 8001e00:	4c0a      	ldr	r4, [pc, #40]	; (8001e2c <__libc_init_array+0x44>)
 8001e02:	1ba4      	subs	r4, r4, r6
 8001e04:	10a4      	asrs	r4, r4, #2
 8001e06:	42a5      	cmp	r5, r4
 8001e08:	d105      	bne.n	8001e16 <__libc_init_array+0x2e>
 8001e0a:	bd70      	pop	{r4, r5, r6, pc}
 8001e0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e10:	4798      	blx	r3
 8001e12:	3501      	adds	r5, #1
 8001e14:	e7ee      	b.n	8001df4 <__libc_init_array+0xc>
 8001e16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e1a:	4798      	blx	r3
 8001e1c:	3501      	adds	r5, #1
 8001e1e:	e7f2      	b.n	8001e06 <__libc_init_array+0x1e>
 8001e20:	080021cc 	.word	0x080021cc
 8001e24:	080021cc 	.word	0x080021cc
 8001e28:	080021cc 	.word	0x080021cc
 8001e2c:	080021d0 	.word	0x080021d0

08001e30 <__itoa>:
 8001e30:	1e93      	subs	r3, r2, #2
 8001e32:	2b22      	cmp	r3, #34	; 0x22
 8001e34:	b510      	push	{r4, lr}
 8001e36:	460c      	mov	r4, r1
 8001e38:	d904      	bls.n	8001e44 <__itoa+0x14>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	461c      	mov	r4, r3
 8001e3e:	700b      	strb	r3, [r1, #0]
 8001e40:	4620      	mov	r0, r4
 8001e42:	bd10      	pop	{r4, pc}
 8001e44:	2a0a      	cmp	r2, #10
 8001e46:	d109      	bne.n	8001e5c <__itoa+0x2c>
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	da07      	bge.n	8001e5c <__itoa+0x2c>
 8001e4c:	232d      	movs	r3, #45	; 0x2d
 8001e4e:	700b      	strb	r3, [r1, #0]
 8001e50:	2101      	movs	r1, #1
 8001e52:	4240      	negs	r0, r0
 8001e54:	4421      	add	r1, r4
 8001e56:	f000 f89f 	bl	8001f98 <__utoa>
 8001e5a:	e7f1      	b.n	8001e40 <__itoa+0x10>
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	e7f9      	b.n	8001e54 <__itoa+0x24>

08001e60 <itoa>:
 8001e60:	f7ff bfe6 	b.w	8001e30 <__itoa>

08001e64 <memset>:
 8001e64:	4603      	mov	r3, r0
 8001e66:	4402      	add	r2, r0
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d100      	bne.n	8001e6e <memset+0xa>
 8001e6c:	4770      	bx	lr
 8001e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8001e72:	e7f9      	b.n	8001e68 <memset+0x4>

08001e74 <_strtol_l.isra.0>:
 8001e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e78:	4680      	mov	r8, r0
 8001e7a:	4689      	mov	r9, r1
 8001e7c:	4692      	mov	sl, r2
 8001e7e:	461e      	mov	r6, r3
 8001e80:	460f      	mov	r7, r1
 8001e82:	463d      	mov	r5, r7
 8001e84:	9808      	ldr	r0, [sp, #32]
 8001e86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001e8a:	f000 f8c3 	bl	8002014 <__locale_ctype_ptr_l>
 8001e8e:	4420      	add	r0, r4
 8001e90:	7843      	ldrb	r3, [r0, #1]
 8001e92:	f013 0308 	ands.w	r3, r3, #8
 8001e96:	d132      	bne.n	8001efe <_strtol_l.isra.0+0x8a>
 8001e98:	2c2d      	cmp	r4, #45	; 0x2d
 8001e9a:	d132      	bne.n	8001f02 <_strtol_l.isra.0+0x8e>
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	787c      	ldrb	r4, [r7, #1]
 8001ea0:	1cbd      	adds	r5, r7, #2
 8001ea2:	2e00      	cmp	r6, #0
 8001ea4:	d05d      	beq.n	8001f62 <_strtol_l.isra.0+0xee>
 8001ea6:	2e10      	cmp	r6, #16
 8001ea8:	d109      	bne.n	8001ebe <_strtol_l.isra.0+0x4a>
 8001eaa:	2c30      	cmp	r4, #48	; 0x30
 8001eac:	d107      	bne.n	8001ebe <_strtol_l.isra.0+0x4a>
 8001eae:	782b      	ldrb	r3, [r5, #0]
 8001eb0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001eb4:	2b58      	cmp	r3, #88	; 0x58
 8001eb6:	d14f      	bne.n	8001f58 <_strtol_l.isra.0+0xe4>
 8001eb8:	2610      	movs	r6, #16
 8001eba:	786c      	ldrb	r4, [r5, #1]
 8001ebc:	3502      	adds	r5, #2
 8001ebe:	2a00      	cmp	r2, #0
 8001ec0:	bf14      	ite	ne
 8001ec2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001ec6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001eca:	2700      	movs	r7, #0
 8001ecc:	fbb1 fcf6 	udiv	ip, r1, r6
 8001ed0:	4638      	mov	r0, r7
 8001ed2:	fb06 1e1c 	mls	lr, r6, ip, r1
 8001ed6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001eda:	2b09      	cmp	r3, #9
 8001edc:	d817      	bhi.n	8001f0e <_strtol_l.isra.0+0x9a>
 8001ede:	461c      	mov	r4, r3
 8001ee0:	42a6      	cmp	r6, r4
 8001ee2:	dd23      	ble.n	8001f2c <_strtol_l.isra.0+0xb8>
 8001ee4:	1c7b      	adds	r3, r7, #1
 8001ee6:	d007      	beq.n	8001ef8 <_strtol_l.isra.0+0x84>
 8001ee8:	4584      	cmp	ip, r0
 8001eea:	d31c      	bcc.n	8001f26 <_strtol_l.isra.0+0xb2>
 8001eec:	d101      	bne.n	8001ef2 <_strtol_l.isra.0+0x7e>
 8001eee:	45a6      	cmp	lr, r4
 8001ef0:	db19      	blt.n	8001f26 <_strtol_l.isra.0+0xb2>
 8001ef2:	2701      	movs	r7, #1
 8001ef4:	fb00 4006 	mla	r0, r0, r6, r4
 8001ef8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001efc:	e7eb      	b.n	8001ed6 <_strtol_l.isra.0+0x62>
 8001efe:	462f      	mov	r7, r5
 8001f00:	e7bf      	b.n	8001e82 <_strtol_l.isra.0+0xe>
 8001f02:	2c2b      	cmp	r4, #43	; 0x2b
 8001f04:	bf04      	itt	eq
 8001f06:	1cbd      	addeq	r5, r7, #2
 8001f08:	787c      	ldrbeq	r4, [r7, #1]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	e7c9      	b.n	8001ea2 <_strtol_l.isra.0+0x2e>
 8001f0e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001f12:	2b19      	cmp	r3, #25
 8001f14:	d801      	bhi.n	8001f1a <_strtol_l.isra.0+0xa6>
 8001f16:	3c37      	subs	r4, #55	; 0x37
 8001f18:	e7e2      	b.n	8001ee0 <_strtol_l.isra.0+0x6c>
 8001f1a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001f1e:	2b19      	cmp	r3, #25
 8001f20:	d804      	bhi.n	8001f2c <_strtol_l.isra.0+0xb8>
 8001f22:	3c57      	subs	r4, #87	; 0x57
 8001f24:	e7dc      	b.n	8001ee0 <_strtol_l.isra.0+0x6c>
 8001f26:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001f2a:	e7e5      	b.n	8001ef8 <_strtol_l.isra.0+0x84>
 8001f2c:	1c7b      	adds	r3, r7, #1
 8001f2e:	d108      	bne.n	8001f42 <_strtol_l.isra.0+0xce>
 8001f30:	2322      	movs	r3, #34	; 0x22
 8001f32:	4608      	mov	r0, r1
 8001f34:	f8c8 3000 	str.w	r3, [r8]
 8001f38:	f1ba 0f00 	cmp.w	sl, #0
 8001f3c:	d107      	bne.n	8001f4e <_strtol_l.isra.0+0xda>
 8001f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f42:	b102      	cbz	r2, 8001f46 <_strtol_l.isra.0+0xd2>
 8001f44:	4240      	negs	r0, r0
 8001f46:	f1ba 0f00 	cmp.w	sl, #0
 8001f4a:	d0f8      	beq.n	8001f3e <_strtol_l.isra.0+0xca>
 8001f4c:	b10f      	cbz	r7, 8001f52 <_strtol_l.isra.0+0xde>
 8001f4e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8001f52:	f8ca 9000 	str.w	r9, [sl]
 8001f56:	e7f2      	b.n	8001f3e <_strtol_l.isra.0+0xca>
 8001f58:	2430      	movs	r4, #48	; 0x30
 8001f5a:	2e00      	cmp	r6, #0
 8001f5c:	d1af      	bne.n	8001ebe <_strtol_l.isra.0+0x4a>
 8001f5e:	2608      	movs	r6, #8
 8001f60:	e7ad      	b.n	8001ebe <_strtol_l.isra.0+0x4a>
 8001f62:	2c30      	cmp	r4, #48	; 0x30
 8001f64:	d0a3      	beq.n	8001eae <_strtol_l.isra.0+0x3a>
 8001f66:	260a      	movs	r6, #10
 8001f68:	e7a9      	b.n	8001ebe <_strtol_l.isra.0+0x4a>
	...

08001f6c <strtol>:
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <strtol+0x24>)
 8001f6e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f70:	681c      	ldr	r4, [r3, #0]
 8001f72:	4d08      	ldr	r5, [pc, #32]	; (8001f94 <strtol+0x28>)
 8001f74:	6a23      	ldr	r3, [r4, #32]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	bf08      	it	eq
 8001f7a:	462b      	moveq	r3, r5
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	460a      	mov	r2, r1
 8001f82:	4601      	mov	r1, r0
 8001f84:	4620      	mov	r0, r4
 8001f86:	f7ff ff75 	bl	8001e74 <_strtol_l.isra.0>
 8001f8a:	b003      	add	sp, #12
 8001f8c:	bd30      	pop	{r4, r5, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000010 	.word	0x20000010
 8001f94:	20000074 	.word	0x20000074

08001f98 <__utoa>:
 8001f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9a:	b08b      	sub	sp, #44	; 0x2c
 8001f9c:	4605      	mov	r5, r0
 8001f9e:	460c      	mov	r4, r1
 8001fa0:	466e      	mov	r6, sp
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <__utoa+0x78>)
 8001fa4:	f103 0c20 	add.w	ip, r3, #32
 8001fa8:	4637      	mov	r7, r6
 8001faa:	6818      	ldr	r0, [r3, #0]
 8001fac:	6859      	ldr	r1, [r3, #4]
 8001fae:	3308      	adds	r3, #8
 8001fb0:	c703      	stmia	r7!, {r0, r1}
 8001fb2:	4563      	cmp	r3, ip
 8001fb4:	463e      	mov	r6, r7
 8001fb6:	d1f7      	bne.n	8001fa8 <__utoa+0x10>
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	791b      	ldrb	r3, [r3, #4]
 8001fbc:	6038      	str	r0, [r7, #0]
 8001fbe:	713b      	strb	r3, [r7, #4]
 8001fc0:	1e93      	subs	r3, r2, #2
 8001fc2:	2b22      	cmp	r3, #34	; 0x22
 8001fc4:	f04f 0300 	mov.w	r3, #0
 8001fc8:	d904      	bls.n	8001fd4 <__utoa+0x3c>
 8001fca:	7023      	strb	r3, [r4, #0]
 8001fcc:	461c      	mov	r4, r3
 8001fce:	4620      	mov	r0, r4
 8001fd0:	b00b      	add	sp, #44	; 0x2c
 8001fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd4:	1e66      	subs	r6, r4, #1
 8001fd6:	fbb5 f0f2 	udiv	r0, r5, r2
 8001fda:	fb02 5510 	mls	r5, r2, r0, r5
 8001fde:	af0a      	add	r7, sp, #40	; 0x28
 8001fe0:	443d      	add	r5, r7
 8001fe2:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8001fe6:	1c59      	adds	r1, r3, #1
 8001fe8:	f806 5f01 	strb.w	r5, [r6, #1]!
 8001fec:	4605      	mov	r5, r0
 8001fee:	b968      	cbnz	r0, 800200c <__utoa+0x74>
 8001ff0:	4622      	mov	r2, r4
 8001ff2:	5460      	strb	r0, [r4, r1]
 8001ff4:	4423      	add	r3, r4
 8001ff6:	1b19      	subs	r1, r3, r4
 8001ff8:	1b10      	subs	r0, r2, r4
 8001ffa:	4281      	cmp	r1, r0
 8001ffc:	dde7      	ble.n	8001fce <__utoa+0x36>
 8001ffe:	7811      	ldrb	r1, [r2, #0]
 8002000:	7818      	ldrb	r0, [r3, #0]
 8002002:	f802 0b01 	strb.w	r0, [r2], #1
 8002006:	f803 1901 	strb.w	r1, [r3], #-1
 800200a:	e7f4      	b.n	8001ff6 <__utoa+0x5e>
 800200c:	460b      	mov	r3, r1
 800200e:	e7e2      	b.n	8001fd6 <__utoa+0x3e>
 8002010:	0800209c 	.word	0x0800209c

08002014 <__locale_ctype_ptr_l>:
 8002014:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002018:	4770      	bx	lr

0800201a <__ascii_mbtowc>:
 800201a:	b082      	sub	sp, #8
 800201c:	b901      	cbnz	r1, 8002020 <__ascii_mbtowc+0x6>
 800201e:	a901      	add	r1, sp, #4
 8002020:	b142      	cbz	r2, 8002034 <__ascii_mbtowc+0x1a>
 8002022:	b14b      	cbz	r3, 8002038 <__ascii_mbtowc+0x1e>
 8002024:	7813      	ldrb	r3, [r2, #0]
 8002026:	600b      	str	r3, [r1, #0]
 8002028:	7812      	ldrb	r2, [r2, #0]
 800202a:	1c10      	adds	r0, r2, #0
 800202c:	bf18      	it	ne
 800202e:	2001      	movne	r0, #1
 8002030:	b002      	add	sp, #8
 8002032:	4770      	bx	lr
 8002034:	4610      	mov	r0, r2
 8002036:	e7fb      	b.n	8002030 <__ascii_mbtowc+0x16>
 8002038:	f06f 0001 	mvn.w	r0, #1
 800203c:	e7f8      	b.n	8002030 <__ascii_mbtowc+0x16>

0800203e <__ascii_wctomb>:
 800203e:	b149      	cbz	r1, 8002054 <__ascii_wctomb+0x16>
 8002040:	2aff      	cmp	r2, #255	; 0xff
 8002042:	bf8b      	itete	hi
 8002044:	238a      	movhi	r3, #138	; 0x8a
 8002046:	700a      	strbls	r2, [r1, #0]
 8002048:	6003      	strhi	r3, [r0, #0]
 800204a:	2001      	movls	r0, #1
 800204c:	bf88      	it	hi
 800204e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8002052:	4770      	bx	lr
 8002054:	4608      	mov	r0, r1
 8002056:	4770      	bx	lr

08002058 <_init>:
 8002058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800205a:	bf00      	nop
 800205c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800205e:	bc08      	pop	{r3}
 8002060:	469e      	mov	lr, r3
 8002062:	4770      	bx	lr

08002064 <_fini>:
 8002064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002066:	bf00      	nop
 8002068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800206a:	bc08      	pop	{r3}
 800206c:	469e      	mov	lr, r3
 800206e:	4770      	bx	lr
