INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/ones_compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ones_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/twos_compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab7/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
