INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx2/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_conv1_lif_top_top glbl -prj conv1_lif_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv1_lif_top 
Multi-threading is on. Using 254 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/conv1_lif_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv1_lif_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/conv1_lif_top_entry3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_lif_top_entry3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/ConvolutionInputGene.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionInputGene
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/Block_ZN8ap_fixedIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_ZN8ap_fixedIL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/Matrix_Vector_Activa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Vector_Activa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/conv1_lif_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_lif_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/ConvolutionInputGbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionInputGbkb_ram
INFO: [VRFC 10-311] analyzing module ConvolutionInputGbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/Matrix_Vector_ActdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Vector_ActdEe_ram
INFO: [VRFC 10-311] analyzing module Matrix_Vector_ActdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/fifo_w3_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w3_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w3_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/xc7a200t-fbg484-2/sim/verilog/start_for_Block_ZJfO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_ZJfO_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_ZJfO
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv1_lif_top_entry3
Compiling module xil_defaultlib.ConvolutionInputGbkb_ram
Compiling module xil_defaultlib.ConvolutionInputGbkb(DataWidth=3...
Compiling module xil_defaultlib.ConvolutionInputGene
Compiling module xil_defaultlib.Block_ZN8ap_fixedIL
Compiling module xil_defaultlib.Matrix_Vector_ActdEe_ram
Compiling module xil_defaultlib.Matrix_Vector_ActdEe(DataWidth=1...
Compiling module xil_defaultlib.Matrix_Vector_Activa
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.fifo_w3_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w3_d2_A
Compiling module xil_defaultlib.start_for_Block_ZJfO_shiftReg
Compiling module xil_defaultlib.start_for_Block_ZJfO
Compiling module xil_defaultlib.conv1_lif_top
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_conv1_lif_top_top
Compiling module work.glbl
Built simulation snapshot conv1_lif_top
