#ifndef __HI_MODEM_SC_H__
#define __HI_MODEM_SC_H__ 
#ifndef HI_SET_GET
#define HI_SET_GET(a0,a1,a2,a3,a4) 
#endif
#define HI_SC_CTRL0_OFFSET (0x400)
#define HI_SC_CTRL1_OFFSET (0x404)
#define HI_SC_CTRL2_OFFSET (0x408)
#define HI_SC_CTRL3_OFFSET (0x40C)
#define HI_SC_CTRL4_OFFSET (0x410)
#define HI_SC_CTRL5_OFFSET (0x414)
#define HI_SC_CTRL6_OFFSET (0x418)
#define HI_SC_CTRL7_OFFSET (0x41C)
#define HI_SC_CTRL9_OFFSET (0x424)
#define HI_SC_CTRL10_OFFSET (0x428)
#define HI_SC_CTRL11_OFFSET (0x42C)
#define HI_SC_CTRL16_OFFSET (0x440)
#define HI_SC_CTRL17_OFFSET (0x444)
#define HI_SC_CTRL18_OFFSET (0x448)
#define HI_SC_CTRL19_OFFSET (0x44C)
#define HI_SC_CTRL20_OFFSET (0x450)
#define HI_SC_CTRL21_OFFSET (0x454)
#define HI_SC_CTRL22_OFFSET (0x458)
#define HI_SC_CTRL23_OFFSET (0x45C)
#define HI_SC_CTRL24_OFFSET (0x460)
#define HI_SC_CTRL25_OFFSET (0x464)
#define HI_SC_CTRL31_OFFSET (0x47C)
#define HI_SC_CTRL32_OFFSET (0x480)
#define HI_SC_CTRL33_OFFSET (0x484)
#define HI_SC_CTRL34_OFFSET (0x488)
#define HI_SC_CTRL35_OFFSET (0x48C)
#define HI_SC_CTRL36_OFFSET (0x490)
#define HI_SC_CTRL45_OFFSET (0x4B4)
#define HI_SC_CTRL52_OFFSET (0x4D0)
#define HI_SC_CTRL55_OFFSET (0x4DC)
#define HI_SC_CTRL56_OFFSET (0x4E0)
#define HI_SC_CTRL57_OFFSET (0x4E4)
#define HI_SC_CTRL58_OFFSET (0x4E8)
#define HI_SC_CTRL59_OFFSET (0x4EC)
#define HI_SC_CTRL60_OFFSET (0x4F0)
#define HI_SC_CTRL68_OFFSET (0x514)
#define HI_SC_CTRL69_OFFSET (0x514)
#define HI_SC_CTRL70_OFFSET (0x518)
#define HI_SC_CTRL71_OFFSET (0x51C)
#define HI_SC_CTRL72_OFFSET (0x520)
#define HI_SC_CTRL73_OFFSET (0x524)
#define HI_SC_CTRL74_OFFSET (0x528)
#define HI_SC_CTRL75_OFFSET (0x52C)
#define HI_SC_CTRL76_OFFSET (0x530)
#define HI_SC_CTRL77_OFFSET (0x534)
#define HI_SC_CTRL78_OFFSET (0x538)
#define HI_SC_CTRL79_OFFSET (0x53C)
#define HI_SC_CTRL80_OFFSET (0x540)
#define HI_SC_CTRL100_OFFSET (0x590)
#define HI_SC_CTRL101_OFFSET (0x594)
#define HI_SC_CTRL103_OFFSET (0x59C)
#define HI_SC_CTRL104_OFFSET (0x5A0)
#define HI_SC_CTRL105_OFFSET (0x5A4)
#define HI_SC_STAT1_OFFSET (0x604)
#define HI_SC_STAT2_OFFSET (0x608)
#define HI_SC_STAT3_OFFSET (0x60C)
#define HI_SC_STAT5_OFFSET (0x614)
#define HI_SC_STAT6_OFFSET (0x618)
#define HI_SC_STAT8_OFFSET (0x620)
#define HI_SC_STAT9_OFFSET (0x624)
#define HI_SC_STAT10_OFFSET (0x628)
#define HI_SC_STAT11_OFFSET (0x62C)
#define HI_SC_STAT13_OFFSET (0x634)
#define HI_SC_STAT14_OFFSET (0x638)
#define HI_SC_STAT15_OFFSET (0x63C)
#define HI_SC_STAT30_OFFSET (0x678)
#define HI_SC_STAT31_OFFSET (0x67C)
#define HI_SC_STAT32_OFFSET (0x680)
#define HI_SC_STAT35_OFFSET (0x68C)
#define HI_SC_STAT36_OFFSET (0x690)
#define HI_SC_STAT37_OFFSET (0x694)
#define HI_SC_STAT38_OFFSET (0x698)
#define HI_SC_STAT40_OFFSET (0x6A0)
#define HI_SC_STAT41_OFFSET (0x6A4)
#define HI_SC_STAT42_OFFSET (0x6A8)
#define HI_SC_STAT43_OFFSET (0x6AC)
#define HI_SC_STAT44_OFFSET (0x6B0)
#define HI_SC_STAT46_OFFSET (0x6B8)
#define HI_SC_STAT47_OFFSET (0x6BC)
#define HI_SC_STAT48_OFFSET (0x6C0)
#define HI_SC_STAT49_OFFSET (0x6C4)
#define HI_SC_STAT50_OFFSET (0x6C8)
#define HI_SC_STAT51_OFFSET (0x6CC)
#define HI_SC_STAT52_OFFSET (0x6D0)
#define HI_SC_STAT53_OFFSET (0x6D4)
#define HI_SC_STAT54_OFFSET (0x6D8)
#define HI_SC_STAT55_OFFSET (0x6DC)
#define HI_SC_STAT56_OFFSET (0x6E0)
#define HI_SC_STAT57_OFFSET (0x6E4)
#define HI_SC_STAT62_OFFSET (0x6F8)
#define HI_SC_STAT63_OFFSET (0x6FC)
#define HI_SC_STAT64_OFFSET (0x700)
#define HI_SC_STAT65_OFFSET (0x704)
#define HI_SC_STAT66_OFFSET (0x708)
#define HI_SC_STAT67_OFFSET (0x70C)
#define HI_SC_STAT68_OFFSET (0x710)
#define HI_SC_STAT69_OFFSET (0x714)
#define HI_MODEM_ID_VERSION_OFFSET (0x800)
#define HI_TCXO_CTRL_OFFSET (0xC08)
#define HI_ISO_EN_OFFSET (0xC0C)
#define HI_ISO_DIS_OFFSET (0xC10)
#define HI_ISO_STATS_OFFSET (0xC14)
#define HI_MTCMOS_EN_OFFSET (0xC18)
#define HI_MTCMOS_DIS_OFFSET (0xC1C)
#define HI_MTCMOS_STATS_OFFSET (0xC20)
#define HI_MTCOM_RDY_STAT_OFFSET (0xE04)
#ifndef __ASSEMBLY__
typedef union
{
    struct
    {
        unsigned int mcpu_boot_remap_clear : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int test_clk_en : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int wdt_clk_en : 1;
        unsigned int reserved_1 : 2;
        unsigned int wdt_en_ov : 1;
        unsigned int reserved_0 : 12;
        unsigned int wdt_en_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 10;
        unsigned int amon_monitor_start : 1;
        unsigned int reserved_1 : 5;
        unsigned int dsp0_uart_en : 5;
        unsigned int reserved_0 : 11;
    } bits;
    unsigned int u32;
}HI_SC_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int cicom0_sel_mod : 1;
        unsigned int cicom1_sel_mod : 1;
        unsigned int reserved_1 : 14;
        unsigned int gps_ctrl_active_sel : 1;
        unsigned int flash_ctrl_active_sel : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_SC_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int abb_ate_sel : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int ccpu_remap_size : 2;
        unsigned int reserved : 11;
        unsigned int ccpu_boot_addr : 19;
    } bits;
    unsigned int u32;
}HI_SC_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int dsp0_remap_size : 2;
        unsigned int reserved : 11;
        unsigned int dsp0_boot_addr : 19;
    } bits;
    unsigned int u32;
}HI_SC_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int ccpu_cfgnmfi : 1;
        unsigned int ccpu_cfgsdisable : 1;
        unsigned int ccpu_cp15sdisable : 1;
        unsigned int ccpu_pwrctli0 : 2;
        unsigned int reserved_1 : 10;
        unsigned int ccpu_l2_waysize : 3;
        unsigned int reserved_0 : 1;
        unsigned int moda9_l2_regfilebase : 12;
    } bits;
    unsigned int u32;
}HI_SC_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int ocdhaltonreset : 1;
        unsigned int runstall : 1;
        unsigned int statvectorsel : 1;
        unsigned int breaksync_en : 3;
        unsigned int crosstrig_en : 3;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int hpm_clk_div : 6;
        unsigned int reserved_1 : 1;
        unsigned int hpm_en : 1;
        unsigned int hpmx_en : 1;
        unsigned int reserved_0 : 23;
    } bits;
    unsigned int u32;
}HI_SC_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int ddr_start_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int ddr_end_addr : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int axi_mem_gatedclock_en : 1;
        unsigned int cicom0_auto_clk_gate_en : 1;
        unsigned int cicom0_soft_gate_clk_en : 1;
        unsigned int cicom1_auto_clk_gate_en : 1;
        unsigned int cicom1_soft_gate_clk_en : 1;
        unsigned int reserved_1 : 14;
        unsigned int uicc_gatedclock_en : 1;
        unsigned int uicc_ss_scaledown_mode : 2;
        unsigned int upacc_auto_clk_gate_en : 1;
        unsigned int upacc_soft_gate_clk_en : 1;
        unsigned int bbe16_cg_en : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 10;
        unsigned int dw_axi_glb_cg_en : 1;
        unsigned int dw_axi_mst_cg_en : 1;
        unsigned int reserved_2 : 1;
        unsigned int dw_axi_bbphy_cg_en : 1;
        unsigned int dw_rs_cg_en : 1;
        unsigned int dw_x2x_async_cg_en : 1;
        unsigned int dw_x2x_qsync_cg_en : 1;
        unsigned int dw_x2h_qsync_cg_en : 1;
        unsigned int dw_hmx_cg_en : 1;
        unsigned int dw_x2p_cg_en : 1;
        unsigned int dw_gs_cg_en : 1;
        unsigned int ashb_gatedclock_en : 1;
        unsigned int dw_ahb_mst_gatedclock_en : 1;
        unsigned int reserved_1 : 1;
        unsigned int edmac_autogated_clk_en : 1;
        unsigned int reserved_0 : 7;
    } bits;
    unsigned int u32;
}HI_SC_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int pd_axi_mem_spram_mem_ctrl : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int dsp0_spram_mem_ctrl : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int ccpu_l2_spram_mem_ctrl : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL24_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 4;
        unsigned int hs_adjust_mem_ctrl : 15;
        unsigned int reserved_0 : 13;
    } bits;
    unsigned int u32;
}HI_SC_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int timer_clk_src_sel : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL31_T;
typedef union
{
    struct
    {
        unsigned int timer_en : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL32_T;
typedef union
{
    struct
    {
        unsigned int acpu_dbg_timer_en : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL33_T;
typedef union
{
    struct
    {
        unsigned int ccpu_dbg_timer_en : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL34_T;
typedef union
{
    struct
    {
        unsigned int hifi_dbg_timer_en : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL35_T;
typedef union
{
    struct
    {
        unsigned int bbe16_dbg_timer_en : 8;
        unsigned int reserved : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL36_T;
typedef union
{
    struct
    {
        unsigned int uicc_ic_usb_vbusvalid : 1;
        unsigned int reserved : 31;
    } bits;
    unsigned int u32;
}HI_SC_CTRL45_T;
typedef union
{
    struct
    {
        unsigned int dsp0_nmi : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL52_T;
typedef union
{
    struct
    {
        unsigned int atpram_mem_ctrl : 16;
        unsigned int spram_mem_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL55_T;
typedef union
{
    struct
    {
        unsigned int bbp_off_crg_srst_req : 1;
        unsigned int bbc_clk_en : 1;
        unsigned int bbc_srst_en : 1;
        unsigned int reserved_1 : 7;
        unsigned int bbp_clk_sel : 14;
        unsigned int reserved_0 : 8;
    } bits;
    unsigned int u32;
}HI_SC_CTRL56_T;
typedef union
{
    struct
    {
        unsigned int prior_level : 2;
        unsigned int gatedclock_en : 1;
        unsigned int dw_axi_rs_gatedclock_en : 1;
        unsigned int dw_axi_gs_gatedclock_en : 1;
        unsigned int overf_prot : 2;
        unsigned int reserved : 1;
        unsigned int spram_ctrl : 8;
        unsigned int atpram_ctrl : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL57_T;
typedef union
{
    struct
    {
        unsigned int sys2bbp_ctrl2 : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL58_T;
typedef union
{
    struct
    {
        unsigned int sys2bbp_ctrl3 : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL59_T;
typedef union
{
    struct
    {
        unsigned int soc2lte_tbd : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL60_T;
typedef union
{
    struct
    {
        unsigned int axi_bbphy_xdcdr_sel : 1;
        unsigned int reserved_2 : 2;
        unsigned int axi_glb_xdcdr_sel : 1;
        unsigned int reserved_1 : 1;
        unsigned int socapb_pslverr_sel : 1;
        unsigned int x2h_hslverr_sel : 1;
        unsigned int mst_err_srst_req : 1;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_CTRL68_T;
typedef union
{
    struct
    {
        unsigned int axi_mdm_priority_m1 : 4;
        unsigned int axi_mdm_priority_m2 : 4;
        unsigned int axi_mdm_priority_m3 : 4;
        unsigned int axi_mdm_priority_m4 : 4;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_CTRL69_T;
typedef union
{
    struct
    {
        unsigned int axi_bbphy_priority_m1 : 2;
        unsigned int reserved_3 : 2;
        unsigned int axi_bbphy_priority_m2 : 2;
        unsigned int reserved_2 : 2;
        unsigned int axi_bbphy_priority_m3 : 2;
        unsigned int reserved_1 : 2;
        unsigned int axi_bbphy_priority_m4 : 2;
        unsigned int reserved_0 : 18;
    } bits;
    unsigned int u32;
}HI_SC_CTRL70_T;
typedef union
{
    struct
    {
        unsigned int axi_mst_priority_m1 : 4;
        unsigned int axi_mst_priority_m2 : 4;
        unsigned int axi_mst_priority_m3 : 4;
        unsigned int axi_mst_priority_m4 : 4;
        unsigned int axi_mst_priority_m5 : 4;
        unsigned int axi_mst_priority_m6 : 4;
        unsigned int reserved : 8;
    } bits;
    unsigned int u32;
}HI_SC_CTRL71_T;
typedef union
{
    struct
    {
        unsigned int axi_mst_cache_cfg_en : 1;
        unsigned int axi_mst_sideband : 5;
        unsigned int axi_mst_cache : 4;
        unsigned int reserved : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL72_T;
typedef union
{
    struct
    {
        unsigned int peri_mst_region1_ctrl : 8;
        unsigned int peri_mst_secctrl_bypass : 1;
        unsigned int reserved : 1;
        unsigned int peri_mst_region1_staddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL73_T;
typedef union
{
    struct
    {
        unsigned int reserved : 10;
        unsigned int peri_mst_region1_endaddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL74_T;
typedef union
{
    struct
    {
        unsigned int peri_mst_region2_ctrl : 8;
        unsigned int reserved : 2;
        unsigned int peri_mst_region2_staddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL75_T;
typedef union
{
    struct
    {
        unsigned int reserved : 10;
        unsigned int peri_mst_region2_endaddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL76_T;
typedef union
{
    struct
    {
        unsigned int peri_mst_region3_ctrl : 8;
        unsigned int reserved : 2;
        unsigned int peri_mst_region3_staddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL77_T;
typedef union
{
    struct
    {
        unsigned int reserved : 10;
        unsigned int peri_mst_region3_endaddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL78_T;
typedef union
{
    struct
    {
        unsigned int peri_mst_region4_ctrl : 8;
        unsigned int reserved : 2;
        unsigned int peri_mst_region4_staddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL79_T;
typedef union
{
    struct
    {
        unsigned int reserved : 10;
        unsigned int peri_mst_region4_endaddr : 22;
    } bits;
    unsigned int u32;
}HI_SC_CTRL80_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL100_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL101_T;
typedef union
{
    struct
    {
        unsigned int reserved_9 : 1;
        unsigned int bbphy_dsp0_axislv_active_mask : 1;
        unsigned int bbphy_bbp_axislv_active_mask : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 4;
        unsigned int mdmacp_axislv_active_mask : 1;
        unsigned int reserved_6 : 2;
        unsigned int axi_mem_axislv_active_mask : 1;
        unsigned int reserved_5 : 1;
        unsigned int bbphy_axislv_active_mask : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int amon_axislv_active_mask : 1;
        unsigned int reserved_2 : 2;
        unsigned int wdog_apbslv_active_mask : 1;
        unsigned int timer0_7_apbslv_active_mask : 1;
        unsigned int reserved_1 : 4;
        unsigned int uart0_apbslv_active_mask : 1;
        unsigned int edmac_slv_active_mask : 1;
        unsigned int reserved_0 : 5;
    } bits;
    unsigned int u32;
}HI_SC_CTRL103_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_CTRL104_T;
typedef union
{
    struct
    {
        unsigned int uicc : 1;
        unsigned int reserved_6 : 5;
        unsigned int ipcm : 1;
        unsigned int reserved_5 : 1;
        unsigned int hs_uart : 1;
        unsigned int reserved_4 : 2;
        unsigned int cipher : 1;
        unsigned int ipf : 1;
        unsigned int reserved_3 : 6;
        unsigned int cicom0 : 1;
        unsigned int cicom1 : 1;
        unsigned int reserved_2 : 4;
        unsigned int vic1 : 1;
        unsigned int reserved_1 : 3;
        unsigned int upacc : 1;
        unsigned int reserved_0 : 2;
    } bits;
    unsigned int u32;
}HI_SC_CTRL105_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 14;
        unsigned int moda9_standbywfi : 1;
        unsigned int moda9_standbywfe : 1;
        unsigned int moda9_pmupriv : 1;
        unsigned int moda9_pmusecure : 1;
        unsigned int moda9_smpnamp : 1;
        unsigned int moda9_scuevabort : 1;
        unsigned int moda9_pwrctlo0 : 2;
        unsigned int moda9_l2_tagclkouten : 1;
        unsigned int moda9_l2_dataclkouten : 4;
        unsigned int moda9_l2_idle : 1;
        unsigned int moda9_l2_clkstopped : 1;
        unsigned int reserved_0 : 3;
    } bits;
    unsigned int u32;
}HI_SC_STAT1_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int dsp0_pwaitmode : 1;
        unsigned int dsp0_xocdmode : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_SC_STAT2_T;
typedef union
{
    struct
    {
        unsigned int hpmx_opc : 10;
        unsigned int hpmx_opc_vld : 1;
        unsigned int reserved_1 : 1;
        unsigned int hpm_opc : 10;
        unsigned int hpm_opc_vld : 1;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_STAT3_T;
typedef union
{
    struct
    {
        unsigned int dsp0_nmi : 1;
        unsigned int intr_ipc_ns6 : 1;
        unsigned int intr_ipc_ns_mbx22 : 1;
        unsigned int dsp_uart_int : 1;
        unsigned int edmac_int1 : 1;
        unsigned int lte_dsp_aagc_int : 1;
        unsigned int lte_dsp_cell_int : 1;
        unsigned int lte_dsp_vdl_int : 1;
        unsigned int lte_dsp_cmu_int : 1;
        unsigned int lte_dsp_pwrm_int : 1;
        unsigned int lte_dsp_cfi_int : 1;
        unsigned int lte_dsp_tdl_int : 1;
        unsigned int lte_dsp_bbp_dma_int : 1;
        unsigned int lte_dsp_pub_int : 1;
        unsigned int lte_dsp_synb_int : 1;
        unsigned int tds_stu_sfrm_int : 1;
        unsigned int tcbbp_intr01 : 1;
        unsigned int tcbbp_intr02 : 1;
        unsigned int tds_turbo_int : 1;
        unsigned int tds_viterbi_int : 1;
        unsigned int tds_rfc_int : 1;
        unsigned int tds_fpu_int : 1;
        unsigned int tds_stu_dsp_int : 1;
        unsigned int ctu_int_lte : 1;
        unsigned int ctu_int_tds : 1;
        unsigned int dsp_vic_int : 1;
        unsigned int reserved : 6;
    } bits;
    unsigned int u32;
}HI_SC_STAT5_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 12;
        unsigned int moda9_parityfail0 : 8;
        unsigned int moda9_parityfailscu : 1;
        unsigned int reserved_0 : 11;
    } bits;
    unsigned int u32;
}HI_SC_STAT6_T;
typedef union
{
    struct
    {
        unsigned int cicom0_clk_state : 1;
        unsigned int cicom1_clk_state : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_STAT8_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_mdm_dlock_mst : 4;
        unsigned int dw_axi_mdm_dlock_slv : 4;
        unsigned int dw_axi_mdm_dlock_id : 8;
        unsigned int dw_axi_mdm_dlock_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_STAT9_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_bbphy_dlock_mst : 4;
        unsigned int dw_axi_bbphy_dlock_slv : 4;
        unsigned int dw_axi_bbphy_dlock_id : 8;
        unsigned int dw_axi_bbphy_dlock_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_STAT10_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_mst_dlock_mst : 4;
        unsigned int dw_axi_mst_dlock_slv : 4;
        unsigned int dw_axi_mst_dlock_id : 8;
        unsigned int dw_axi_mst_dlock_wr : 1;
        unsigned int reserved : 15;
    } bits;
    unsigned int u32;
}HI_SC_STAT11_T;
typedef union
{
    struct
    {
        unsigned int axi_bbphy_slv_active : 16;
        unsigned int axi_mdm_slv_active : 16;
    } bits;
    unsigned int u32;
}HI_SC_STAT13_T;
typedef union
{
    struct
    {
        unsigned int ahb_peri_slv_active : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT14_T;
typedef union
{
    struct
    {
        unsigned int apb_pslv_active0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT15_T;
typedef union
{
    struct
    {
        unsigned int bbp2sys_status0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT30_T;
typedef union
{
    struct
    {
        unsigned int bbp2sys_status1 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT31_T;
typedef union
{
    struct
    {
        unsigned int lte2soc_tbd : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_STAT32_T;
typedef union
{
    struct
    {
        unsigned int ap2mdm_key0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT35_T;
typedef union
{
    struct
    {
        unsigned int ap2mdm_key0 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT36_T;
typedef union
{
    struct
    {
        unsigned int ap2mdm_key2 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT37_T;
typedef union
{
    struct
    {
        unsigned int ap2mdm_key3 : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT38_T;
typedef union
{
    struct
    {
        unsigned int axi_mdm_mst_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT40_T;
typedef union
{
    struct
    {
        unsigned int bbphy_mst_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT41_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int apb_psel_err : 1;
        unsigned int ahb_peri_mst_err : 1;
        unsigned int reserved_1 : 5;
        unsigned int peri_mst_err : 8;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_STAT42_T;
typedef union
{
    struct
    {
        unsigned int ahb_peri_addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT43_T;
typedef union
{
    struct
    {
        unsigned int reserved : 12;
        unsigned int apb_pslverr_addr : 20;
    } bits;
    unsigned int u32;
}HI_SC_STAT44_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT46_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT47_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT48_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT49_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT50_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT51_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT52_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT53_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT54_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT55_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT56_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT57_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT62_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT63_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT64_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT65_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT66_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT67_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT68_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_STAT69_T;
typedef union
{
    struct
    {
        unsigned int modem_id_version : 32;
    } bits;
    unsigned int u32;
}HI_MODEM_ID_VERSION_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 20;
        unsigned int sc_tcxo0_en_ctrl : 1;
        unsigned int sc_tcxo1_en_ctrl : 1;
        unsigned int reserved_0 : 9;
        unsigned int sc_tcxo_en_ctrl : 1;
    } bits;
    unsigned int u32;
}HI_TCXO_CTRL_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_iso_ctrl_en : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_iso_ctrl_en : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_iso_ctrl_en : 1;
        unsigned int utx_pd_iso_ctrl_en : 1;
        unsigned int wps_pd_iso_ctrl_en : 1;
        unsigned int com_pd_iso_ctrl_en : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_iso_ctrl_en : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_ISO_EN_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_iso_ctrl_dis : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_iso_ctrl_dis : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_iso_ctrl_dis : 1;
        unsigned int utx_pd_iso_ctrl_dis : 1;
        unsigned int wps_pd_iso_ctrl_dis : 1;
        unsigned int com_pd_iso_ctrl_dis : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_iso_ctrl_dis : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_ISO_DIS_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_iso_ctrl_stat : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_iso_ctrl_stat : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_iso_ctrl_stat : 1;
        unsigned int utx_pd_iso_ctrl_stat : 1;
        unsigned int wps_pd_iso_ctrl_stat : 1;
        unsigned int com_pd_iso_ctrl_stat : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_iso_ctrl_stat : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_ISO_STATS_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_mtcmos_ctrl_en : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_mtcmos_ctrl_en : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_mtcmos_ctrl_en : 1;
        unsigned int utx_pd_mtcmos_ctrl_en : 1;
        unsigned int wps_pd_mtcmos_ctrl_en : 1;
        unsigned int com_pd_mtcmos_ctrl_en : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_mtcmos_ctrl_en : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_MTCMOS_EN_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_mtcmos_ctrl_dis : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_mtcmos_ctrl_dis : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_mtcmos_ctrl_dis : 1;
        unsigned int utx_pd_mtcmos_ctrl_dis : 1;
        unsigned int wps_pd_mtcmos_ctrl_dis : 1;
        unsigned int com_pd_mtcmos_ctrl_dis : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_mtcmos_ctrl_dis : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_MTCMOS_DIS_T;
typedef union
{
    struct
    {
        unsigned int reserved_4 : 1;
        unsigned int ccpu_mtcmos_ctrl_stat : 1;
        unsigned int reserved_3 : 2;
        unsigned int bbe16_mtcmos_ctrl_stat : 1;
        unsigned int reserved_2 : 1;
        unsigned int lte_pd_mtcmos_ctrl_stat : 1;
        unsigned int utx_pd_mtcmos_ctrl_stat : 1;
        unsigned int wps_pd_mtcmos_ctrl_stat : 1;
        unsigned int com_pd_mtcmos_ctrl_stat : 1;
        unsigned int reserved_1 : 1;
        unsigned int irm_pd_mtcmos_ctrl_stat : 1;
        unsigned int reserved_0 : 20;
    } bits;
    unsigned int u32;
}HI_MTCMOS_STATS_T;
typedef union
{
    struct
    {
        unsigned int reserved_5 : 1;
        unsigned int ccpu_mtcmos_rdy_stat : 1;
        unsigned int reserved_4 : 2;
        unsigned int bbe16_mtcmos_rdy_stat : 1;
        unsigned int reserved_3 : 1;
        unsigned int lte_pd_mtcmos_rdy_stat : 1;
        unsigned int utx_pd_mtcmos_rdy_stat : 1;
        unsigned int wps_pd_mtcmos_rdy_stat : 1;
        unsigned int com_pd_mtcmos_rdy_stat : 1;
        unsigned int reserved_2 : 1;
        unsigned int irm_pd_mtcmos_rdy_stat : 1;
        unsigned int reserved_1 : 2;
        unsigned int ltebbp0_mtcmos_rdy_stat : 1;
        unsigned int reserved_0 : 17;
    } bits;
    unsigned int u32;
}HI_MTCOM_RDY_STAT_T;
HI_SET_GET(hi_sc_ctrl0_mcpu_boot_remap_clear,mcpu_boot_remap_clear,HI_SC_CTRL0_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ctrl0_reserved,reserved,HI_SC_CTRL0_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL0_OFFSET)
HI_SET_GET(hi_sc_ctrl1_test_clk_en,test_clk_en,HI_SC_CTRL1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ctrl1_reserved,reserved,HI_SC_CTRL1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL1_OFFSET)
HI_SET_GET(hi_sc_ctrl2_wdt_clk_en,wdt_clk_en,HI_SC_CTRL2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ctrl2_reserved_1,reserved_1,HI_SC_CTRL2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ctrl2_wdt_en_ov,wdt_en_ov,HI_SC_CTRL2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ctrl2_reserved_0,reserved_0,HI_SC_CTRL2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ctrl2_wdt_en_ctrl,wdt_en_ctrl,HI_SC_CTRL2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL2_OFFSET)
HI_SET_GET(hi_sc_ctrl3_reserved_2,reserved_2,HI_SC_CTRL3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ctrl3_amon_monitor_start,amon_monitor_start,HI_SC_CTRL3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ctrl3_reserved_1,reserved_1,HI_SC_CTRL3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ctrl3_dsp0_uart_en,dsp0_uart_en,HI_SC_CTRL3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ctrl3_reserved_0,reserved_0,HI_SC_CTRL3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL3_OFFSET)
HI_SET_GET(hi_sc_ctrl4_cicom0_sel_mod,cicom0_sel_mod,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl4_cicom1_sel_mod,cicom1_sel_mod,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl4_reserved_1,reserved_1,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl4_gps_ctrl_active_sel,gps_ctrl_active_sel,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl4_flash_ctrl_active_sel,flash_ctrl_active_sel,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl4_reserved_0,reserved_0,HI_SC_CTRL4_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL4_OFFSET)
HI_SET_GET(hi_sc_ctrl5_abb_ate_sel,abb_ate_sel,HI_SC_CTRL5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL5_OFFSET)
HI_SET_GET(hi_sc_ctrl5_reserved,reserved,HI_SC_CTRL5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL5_OFFSET)
HI_SET_GET(hi_sc_ctrl6_ccpu_remap_size,ccpu_remap_size,HI_SC_CTRL6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL6_OFFSET)
HI_SET_GET(hi_sc_ctrl6_reserved,reserved,HI_SC_CTRL6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL6_OFFSET)
HI_SET_GET(hi_sc_ctrl6_ccpu_boot_addr,ccpu_boot_addr,HI_SC_CTRL6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL6_OFFSET)
HI_SET_GET(hi_sc_ctrl7_reserved,reserved,HI_SC_CTRL7_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL7_OFFSET)
HI_SET_GET(hi_sc_ctrl9_dsp0_remap_size,dsp0_remap_size,HI_SC_CTRL9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ctrl9_reserved,reserved,HI_SC_CTRL9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ctrl9_dsp0_boot_addr,dsp0_boot_addr,HI_SC_CTRL9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL9_OFFSET)
HI_SET_GET(hi_sc_ctrl10_reserved,reserved,HI_SC_CTRL10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL10_OFFSET)
HI_SET_GET(hi_sc_ctrl11_reserved_2,reserved_2,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_ccpu_cfgnmfi,ccpu_cfgnmfi,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_ccpu_cfgsdisable,ccpu_cfgsdisable,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_ccpu_cp15sdisable,ccpu_cp15sdisable,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_ccpu_pwrctli0,ccpu_pwrctli0,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_reserved_1,reserved_1,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_ccpu_l2_waysize,ccpu_l2_waysize,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_reserved_0,reserved_0,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl11_moda9_l2_regfilebase,moda9_l2_regfilebase,HI_SC_CTRL11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL11_OFFSET)
HI_SET_GET(hi_sc_ctrl16_reserved_1,reserved_1,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_ocdhaltonreset,ocdhaltonreset,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_runstall,runstall,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_statvectorsel,statvectorsel,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_breaksync_en,breaksync_en,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_crosstrig_en,crosstrig_en,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl16_reserved_0,reserved_0,HI_SC_CTRL16_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL16_OFFSET)
HI_SET_GET(hi_sc_ctrl17_hpm_clk_div,hpm_clk_div,HI_SC_CTRL17_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ctrl17_reserved_1,reserved_1,HI_SC_CTRL17_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ctrl17_hpm_en,hpm_en,HI_SC_CTRL17_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ctrl17_hpmx_en,hpmx_en,HI_SC_CTRL17_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ctrl17_reserved_0,reserved_0,HI_SC_CTRL17_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL17_OFFSET)
HI_SET_GET(hi_sc_ctrl18_ddr_start_addr,ddr_start_addr,HI_SC_CTRL18_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL18_OFFSET)
HI_SET_GET(hi_sc_ctrl19_ddr_end_addr,ddr_end_addr,HI_SC_CTRL19_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL19_OFFSET)
HI_SET_GET(hi_sc_ctrl20_axi_mem_gatedclock_en,axi_mem_gatedclock_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_cicom0_auto_clk_gate_en,cicom0_auto_clk_gate_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_cicom0_soft_gate_clk_en,cicom0_soft_gate_clk_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_cicom1_auto_clk_gate_en,cicom1_auto_clk_gate_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_cicom1_soft_gate_clk_en,cicom1_soft_gate_clk_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_reserved_1,reserved_1,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_uicc_gatedclock_en,uicc_gatedclock_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_uicc_ss_scaledown_mode,uicc_ss_scaledown_mode,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_upacc_auto_clk_gate_en,upacc_auto_clk_gate_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_upacc_soft_gate_clk_en,upacc_soft_gate_clk_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_bbe16_cg_en,bbe16_cg_en,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl20_reserved_0,reserved_0,HI_SC_CTRL20_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL20_OFFSET)
HI_SET_GET(hi_sc_ctrl21_reserved_3,reserved_3,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_axi_glb_cg_en,dw_axi_glb_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_axi_mst_cg_en,dw_axi_mst_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_reserved_2,reserved_2,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_axi_bbphy_cg_en,dw_axi_bbphy_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_rs_cg_en,dw_rs_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_x2x_async_cg_en,dw_x2x_async_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_x2x_qsync_cg_en,dw_x2x_qsync_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_x2h_qsync_cg_en,dw_x2h_qsync_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_hmx_cg_en,dw_hmx_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_x2p_cg_en,dw_x2p_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_gs_cg_en,dw_gs_cg_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_ashb_gatedclock_en,ashb_gatedclock_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_dw_ahb_mst_gatedclock_en,dw_ahb_mst_gatedclock_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_reserved_1,reserved_1,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_edmac_autogated_clk_en,edmac_autogated_clk_en,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl21_reserved_0,reserved_0,HI_SC_CTRL21_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL21_OFFSET)
HI_SET_GET(hi_sc_ctrl22_pd_axi_mem_spram_mem_ctrl,pd_axi_mem_spram_mem_ctrl,HI_SC_CTRL22_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ctrl22_reserved,reserved,HI_SC_CTRL22_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL22_OFFSET)
HI_SET_GET(hi_sc_ctrl23_dsp0_spram_mem_ctrl,dsp0_spram_mem_ctrl,HI_SC_CTRL23_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL23_OFFSET)
HI_SET_GET(hi_sc_ctrl23_reserved,reserved,HI_SC_CTRL23_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL23_OFFSET)
HI_SET_GET(hi_sc_ctrl24_ccpu_l2_spram_mem_ctrl,ccpu_l2_spram_mem_ctrl,HI_SC_CTRL24_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ctrl24_reserved,reserved,HI_SC_CTRL24_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL24_OFFSET)
HI_SET_GET(hi_sc_ctrl25_reserved_1,reserved_1,HI_SC_CTRL25_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL25_OFFSET)
HI_SET_GET(hi_sc_ctrl25_hs_adjust_mem_ctrl,hs_adjust_mem_ctrl,HI_SC_CTRL25_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL25_OFFSET)
HI_SET_GET(hi_sc_ctrl25_reserved_0,reserved_0,HI_SC_CTRL25_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL25_OFFSET)
HI_SET_GET(hi_sc_ctrl31_timer_clk_src_sel,timer_clk_src_sel,HI_SC_CTRL31_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL31_OFFSET)
HI_SET_GET(hi_sc_ctrl31_reserved,reserved,HI_SC_CTRL31_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL31_OFFSET)
HI_SET_GET(hi_sc_ctrl32_timer_en,timer_en,HI_SC_CTRL32_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL32_OFFSET)
HI_SET_GET(hi_sc_ctrl32_reserved,reserved,HI_SC_CTRL32_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL32_OFFSET)
HI_SET_GET(hi_sc_ctrl33_acpu_dbg_timer_en,acpu_dbg_timer_en,HI_SC_CTRL33_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL33_OFFSET)
HI_SET_GET(hi_sc_ctrl33_reserved,reserved,HI_SC_CTRL33_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL33_OFFSET)
HI_SET_GET(hi_sc_ctrl34_ccpu_dbg_timer_en,ccpu_dbg_timer_en,HI_SC_CTRL34_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL34_OFFSET)
HI_SET_GET(hi_sc_ctrl34_reserved,reserved,HI_SC_CTRL34_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL34_OFFSET)
HI_SET_GET(hi_sc_ctrl35_hifi_dbg_timer_en,hifi_dbg_timer_en,HI_SC_CTRL35_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL35_OFFSET)
HI_SET_GET(hi_sc_ctrl35_reserved,reserved,HI_SC_CTRL35_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL35_OFFSET)
HI_SET_GET(hi_sc_ctrl36_bbe16_dbg_timer_en,bbe16_dbg_timer_en,HI_SC_CTRL36_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ctrl36_reserved,reserved,HI_SC_CTRL36_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL36_OFFSET)
HI_SET_GET(hi_sc_ctrl45_uicc_ic_usb_vbusvalid,uicc_ic_usb_vbusvalid,HI_SC_CTRL45_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ctrl45_reserved,reserved,HI_SC_CTRL45_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL45_OFFSET)
HI_SET_GET(hi_sc_ctrl52_dsp0_nmi,dsp0_nmi,HI_SC_CTRL52_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL52_OFFSET)
HI_SET_GET(hi_sc_ctrl52_reserved,reserved,HI_SC_CTRL52_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL52_OFFSET)
HI_SET_GET(hi_sc_ctrl55_atpram_mem_ctrl,atpram_mem_ctrl,HI_SC_CTRL55_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL55_OFFSET)
HI_SET_GET(hi_sc_ctrl55_spram_mem_ctrl,spram_mem_ctrl,HI_SC_CTRL55_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL55_OFFSET)
HI_SET_GET(hi_sc_ctrl56_bbp_off_crg_srst_req,bbp_off_crg_srst_req,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl56_bbc_clk_en,bbc_clk_en,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl56_bbc_srst_en,bbc_srst_en,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl56_reserved_1,reserved_1,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl56_bbp_clk_sel,bbp_clk_sel,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl56_reserved_0,reserved_0,HI_SC_CTRL56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL56_OFFSET)
HI_SET_GET(hi_sc_ctrl57_prior_level,prior_level,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_gatedclock_en,gatedclock_en,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_dw_axi_rs_gatedclock_en,dw_axi_rs_gatedclock_en,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_dw_axi_gs_gatedclock_en,dw_axi_gs_gatedclock_en,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_overf_prot,overf_prot,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_reserved,reserved,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_spram_ctrl,spram_ctrl,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl57_atpram_ctrl,atpram_ctrl,HI_SC_CTRL57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL57_OFFSET)
HI_SET_GET(hi_sc_ctrl58_sys2bbp_ctrl2,sys2bbp_ctrl2,HI_SC_CTRL58_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL58_OFFSET)
HI_SET_GET(hi_sc_ctrl59_sys2bbp_ctrl3,sys2bbp_ctrl3,HI_SC_CTRL59_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL59_OFFSET)
HI_SET_GET(hi_sc_ctrl60_soc2lte_tbd,soc2lte_tbd,HI_SC_CTRL60_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL60_OFFSET)
HI_SET_GET(hi_sc_ctrl60_reserved,reserved,HI_SC_CTRL60_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL60_OFFSET)
HI_SET_GET(hi_sc_ctrl68_axi_bbphy_xdcdr_sel,axi_bbphy_xdcdr_sel,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_reserved_2,reserved_2,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_axi_glb_xdcdr_sel,axi_glb_xdcdr_sel,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_reserved_1,reserved_1,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_socapb_pslverr_sel,socapb_pslverr_sel,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_x2h_hslverr_sel,x2h_hslverr_sel,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_mst_err_srst_req,mst_err_srst_req,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl68_reserved_0,reserved_0,HI_SC_CTRL68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL68_OFFSET)
HI_SET_GET(hi_sc_ctrl69_axi_mdm_priority_m1,axi_mdm_priority_m1,HI_SC_CTRL69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ctrl69_axi_mdm_priority_m2,axi_mdm_priority_m2,HI_SC_CTRL69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ctrl69_axi_mdm_priority_m3,axi_mdm_priority_m3,HI_SC_CTRL69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ctrl69_axi_mdm_priority_m4,axi_mdm_priority_m4,HI_SC_CTRL69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ctrl69_reserved,reserved,HI_SC_CTRL69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL69_OFFSET)
HI_SET_GET(hi_sc_ctrl70_axi_bbphy_priority_m1,axi_bbphy_priority_m1,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_reserved_3,reserved_3,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_axi_bbphy_priority_m2,axi_bbphy_priority_m2,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_reserved_2,reserved_2,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_axi_bbphy_priority_m3,axi_bbphy_priority_m3,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_reserved_1,reserved_1,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_axi_bbphy_priority_m4,axi_bbphy_priority_m4,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl70_reserved_0,reserved_0,HI_SC_CTRL70_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL70_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m1,axi_mst_priority_m1,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m2,axi_mst_priority_m2,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m3,axi_mst_priority_m3,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m4,axi_mst_priority_m4,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m5,axi_mst_priority_m5,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_axi_mst_priority_m6,axi_mst_priority_m6,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl71_reserved,reserved,HI_SC_CTRL71_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL71_OFFSET)
HI_SET_GET(hi_sc_ctrl72_axi_mst_cache_cfg_en,axi_mst_cache_cfg_en,HI_SC_CTRL72_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL72_OFFSET)
HI_SET_GET(hi_sc_ctrl72_axi_mst_sideband,axi_mst_sideband,HI_SC_CTRL72_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL72_OFFSET)
HI_SET_GET(hi_sc_ctrl72_axi_mst_cache,axi_mst_cache,HI_SC_CTRL72_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL72_OFFSET)
HI_SET_GET(hi_sc_ctrl72_reserved,reserved,HI_SC_CTRL72_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL72_OFFSET)
HI_SET_GET(hi_sc_ctrl73_peri_mst_region1_ctrl,peri_mst_region1_ctrl,HI_SC_CTRL73_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL73_OFFSET)
HI_SET_GET(hi_sc_ctrl73_peri_mst_secctrl_bypass,peri_mst_secctrl_bypass,HI_SC_CTRL73_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL73_OFFSET)
HI_SET_GET(hi_sc_ctrl73_reserved,reserved,HI_SC_CTRL73_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL73_OFFSET)
HI_SET_GET(hi_sc_ctrl73_peri_mst_region1_staddr,peri_mst_region1_staddr,HI_SC_CTRL73_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL73_OFFSET)
HI_SET_GET(hi_sc_ctrl74_reserved,reserved,HI_SC_CTRL74_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL74_OFFSET)
HI_SET_GET(hi_sc_ctrl74_peri_mst_region1_endaddr,peri_mst_region1_endaddr,HI_SC_CTRL74_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL74_OFFSET)
HI_SET_GET(hi_sc_ctrl75_peri_mst_region2_ctrl,peri_mst_region2_ctrl,HI_SC_CTRL75_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL75_OFFSET)
HI_SET_GET(hi_sc_ctrl75_reserved,reserved,HI_SC_CTRL75_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL75_OFFSET)
HI_SET_GET(hi_sc_ctrl75_peri_mst_region2_staddr,peri_mst_region2_staddr,HI_SC_CTRL75_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL75_OFFSET)
HI_SET_GET(hi_sc_ctrl76_reserved,reserved,HI_SC_CTRL76_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL76_OFFSET)
HI_SET_GET(hi_sc_ctrl76_peri_mst_region2_endaddr,peri_mst_region2_endaddr,HI_SC_CTRL76_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL76_OFFSET)
HI_SET_GET(hi_sc_ctrl77_peri_mst_region3_ctrl,peri_mst_region3_ctrl,HI_SC_CTRL77_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL77_OFFSET)
HI_SET_GET(hi_sc_ctrl77_reserved,reserved,HI_SC_CTRL77_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL77_OFFSET)
HI_SET_GET(hi_sc_ctrl77_peri_mst_region3_staddr,peri_mst_region3_staddr,HI_SC_CTRL77_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL77_OFFSET)
HI_SET_GET(hi_sc_ctrl78_reserved,reserved,HI_SC_CTRL78_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL78_OFFSET)
HI_SET_GET(hi_sc_ctrl78_peri_mst_region3_endaddr,peri_mst_region3_endaddr,HI_SC_CTRL78_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL78_OFFSET)
HI_SET_GET(hi_sc_ctrl79_peri_mst_region4_ctrl,peri_mst_region4_ctrl,HI_SC_CTRL79_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL79_OFFSET)
HI_SET_GET(hi_sc_ctrl79_reserved,reserved,HI_SC_CTRL79_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL79_OFFSET)
HI_SET_GET(hi_sc_ctrl79_peri_mst_region4_staddr,peri_mst_region4_staddr,HI_SC_CTRL79_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL79_OFFSET)
HI_SET_GET(hi_sc_ctrl80_reserved,reserved,HI_SC_CTRL80_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL80_OFFSET)
HI_SET_GET(hi_sc_ctrl80_peri_mst_region4_endaddr,peri_mst_region4_endaddr,HI_SC_CTRL80_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL80_OFFSET)
HI_SET_GET(hi_sc_ctrl100_reserved,reserved,HI_SC_CTRL100_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL100_OFFSET)
HI_SET_GET(hi_sc_ctrl101_reserved,reserved,HI_SC_CTRL101_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL101_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_9,reserved_9,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_bbphy_dsp0_axislv_active_mask,bbphy_dsp0_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_bbphy_bbp_axislv_active_mask,bbphy_bbp_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_8,reserved_8,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_7,reserved_7,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_mdmacp_axislv_active_mask,mdmacp_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_6,reserved_6,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_axi_mem_axislv_active_mask,axi_mem_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_5,reserved_5,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_bbphy_axislv_active_mask,bbphy_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_4,reserved_4,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_3,reserved_3,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_amon_axislv_active_mask,amon_axislv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_2,reserved_2,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_wdog_apbslv_active_mask,wdog_apbslv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_timer0_7_apbslv_active_mask,timer0_7_apbslv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_1,reserved_1,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_uart0_apbslv_active_mask,uart0_apbslv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_edmac_slv_active_mask,edmac_slv_active_mask,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl103_reserved_0,reserved_0,HI_SC_CTRL103_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL103_OFFSET)
HI_SET_GET(hi_sc_ctrl104_reserved,reserved,HI_SC_CTRL104_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL104_OFFSET)
HI_SET_GET(hi_sc_ctrl105_uicc,uicc,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_6,reserved_6,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_ipcm,ipcm,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_5,reserved_5,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_hs_uart,hs_uart,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_4,reserved_4,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_cipher,cipher,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_ipf,ipf,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_3,reserved_3,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_cicom0,cicom0,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_cicom1,cicom1,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_2,reserved_2,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_vic1,vic1,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_1,reserved_1,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_upacc,upacc,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_ctrl105_reserved_0,reserved_0,HI_SC_CTRL105_T,HI_MODEM_SC_BASE_ADDR, HI_SC_CTRL105_OFFSET)
HI_SET_GET(hi_sc_stat1_reserved_1,reserved_1,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_standbywfi,moda9_standbywfi,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_standbywfe,moda9_standbywfe,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_pmupriv,moda9_pmupriv,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_pmusecure,moda9_pmusecure,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_smpnamp,moda9_smpnamp,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_scuevabort,moda9_scuevabort,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_pwrctlo0,moda9_pwrctlo0,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_l2_tagclkouten,moda9_l2_tagclkouten,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_l2_dataclkouten,moda9_l2_dataclkouten,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_l2_idle,moda9_l2_idle,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_moda9_l2_clkstopped,moda9_l2_clkstopped,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat1_reserved_0,reserved_0,HI_SC_STAT1_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT1_OFFSET)
HI_SET_GET(hi_sc_stat2_reserved_1,reserved_1,HI_SC_STAT2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT2_OFFSET)
HI_SET_GET(hi_sc_stat2_dsp0_pwaitmode,dsp0_pwaitmode,HI_SC_STAT2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT2_OFFSET)
HI_SET_GET(hi_sc_stat2_dsp0_xocdmode,dsp0_xocdmode,HI_SC_STAT2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT2_OFFSET)
HI_SET_GET(hi_sc_stat2_reserved_0,reserved_0,HI_SC_STAT2_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT2_OFFSET)
HI_SET_GET(hi_sc_stat3_hpmx_opc,hpmx_opc,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat3_hpmx_opc_vld,hpmx_opc_vld,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat3_reserved_1,reserved_1,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat3_hpm_opc,hpm_opc,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat3_hpm_opc_vld,hpm_opc_vld,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat3_reserved_0,reserved_0,HI_SC_STAT3_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT3_OFFSET)
HI_SET_GET(hi_sc_stat5_dsp0_nmi,dsp0_nmi,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_intr_ipc_ns6,intr_ipc_ns6,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_intr_ipc_ns_mbx22,intr_ipc_ns_mbx22,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_dsp_uart_int,dsp_uart_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_edmac_int1,edmac_int1,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_aagc_int,lte_dsp_aagc_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_cell_int,lte_dsp_cell_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_vdl_int,lte_dsp_vdl_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_cmu_int,lte_dsp_cmu_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_pwrm_int,lte_dsp_pwrm_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_cfi_int,lte_dsp_cfi_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_tdl_int,lte_dsp_tdl_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_bbp_dma_int,lte_dsp_bbp_dma_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_pub_int,lte_dsp_pub_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_lte_dsp_synb_int,lte_dsp_synb_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_stu_sfrm_int,tds_stu_sfrm_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tcbbp_intr01,tcbbp_intr01,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tcbbp_intr02,tcbbp_intr02,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_turbo_int,tds_turbo_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_viterbi_int,tds_viterbi_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_rfc_int,tds_rfc_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_fpu_int,tds_fpu_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_tds_stu_dsp_int,tds_stu_dsp_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_ctu_int_lte,ctu_int_lte,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_ctu_int_tds,ctu_int_tds,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_dsp_vic_int,dsp_vic_int,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat5_reserved,reserved,HI_SC_STAT5_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT5_OFFSET)
HI_SET_GET(hi_sc_stat6_reserved_1,reserved_1,HI_SC_STAT6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT6_OFFSET)
HI_SET_GET(hi_sc_stat6_moda9_parityfail0,moda9_parityfail0,HI_SC_STAT6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT6_OFFSET)
HI_SET_GET(hi_sc_stat6_moda9_parityfailscu,moda9_parityfailscu,HI_SC_STAT6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT6_OFFSET)
HI_SET_GET(hi_sc_stat6_reserved_0,reserved_0,HI_SC_STAT6_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT6_OFFSET)
HI_SET_GET(hi_sc_stat8_cicom0_clk_state,cicom0_clk_state,HI_SC_STAT8_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT8_OFFSET)
HI_SET_GET(hi_sc_stat8_cicom1_clk_state,cicom1_clk_state,HI_SC_STAT8_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT8_OFFSET)
HI_SET_GET(hi_sc_stat8_reserved,reserved,HI_SC_STAT8_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT8_OFFSET)
HI_SET_GET(hi_sc_stat9_dw_axi_mdm_dlock_mst,dw_axi_mdm_dlock_mst,HI_SC_STAT9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT9_OFFSET)
HI_SET_GET(hi_sc_stat9_dw_axi_mdm_dlock_slv,dw_axi_mdm_dlock_slv,HI_SC_STAT9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT9_OFFSET)
HI_SET_GET(hi_sc_stat9_dw_axi_mdm_dlock_id,dw_axi_mdm_dlock_id,HI_SC_STAT9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT9_OFFSET)
HI_SET_GET(hi_sc_stat9_dw_axi_mdm_dlock_wr,dw_axi_mdm_dlock_wr,HI_SC_STAT9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT9_OFFSET)
HI_SET_GET(hi_sc_stat9_reserved,reserved,HI_SC_STAT9_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT9_OFFSET)
HI_SET_GET(hi_sc_stat10_dw_axi_bbphy_dlock_mst,dw_axi_bbphy_dlock_mst,HI_SC_STAT10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT10_OFFSET)
HI_SET_GET(hi_sc_stat10_dw_axi_bbphy_dlock_slv,dw_axi_bbphy_dlock_slv,HI_SC_STAT10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT10_OFFSET)
HI_SET_GET(hi_sc_stat10_dw_axi_bbphy_dlock_id,dw_axi_bbphy_dlock_id,HI_SC_STAT10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT10_OFFSET)
HI_SET_GET(hi_sc_stat10_dw_axi_bbphy_dlock_wr,dw_axi_bbphy_dlock_wr,HI_SC_STAT10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT10_OFFSET)
HI_SET_GET(hi_sc_stat10_reserved,reserved,HI_SC_STAT10_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT10_OFFSET)
HI_SET_GET(hi_sc_stat11_dw_axi_mst_dlock_mst,dw_axi_mst_dlock_mst,HI_SC_STAT11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT11_OFFSET)
HI_SET_GET(hi_sc_stat11_dw_axi_mst_dlock_slv,dw_axi_mst_dlock_slv,HI_SC_STAT11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT11_OFFSET)
HI_SET_GET(hi_sc_stat11_dw_axi_mst_dlock_id,dw_axi_mst_dlock_id,HI_SC_STAT11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT11_OFFSET)
HI_SET_GET(hi_sc_stat11_dw_axi_mst_dlock_wr,dw_axi_mst_dlock_wr,HI_SC_STAT11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT11_OFFSET)
HI_SET_GET(hi_sc_stat11_reserved,reserved,HI_SC_STAT11_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT11_OFFSET)
HI_SET_GET(hi_sc_stat13_axi_bbphy_slv_active,axi_bbphy_slv_active,HI_SC_STAT13_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT13_OFFSET)
HI_SET_GET(hi_sc_stat13_axi_mdm_slv_active,axi_mdm_slv_active,HI_SC_STAT13_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT13_OFFSET)
HI_SET_GET(hi_sc_stat14_ahb_peri_slv_active,ahb_peri_slv_active,HI_SC_STAT14_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT14_OFFSET)
HI_SET_GET(hi_sc_stat15_apb_pslv_active0,apb_pslv_active0,HI_SC_STAT15_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT15_OFFSET)
HI_SET_GET(hi_sc_stat30_bbp2sys_status0,bbp2sys_status0,HI_SC_STAT30_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT30_OFFSET)
HI_SET_GET(hi_sc_stat31_bbp2sys_status1,bbp2sys_status1,HI_SC_STAT31_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT31_OFFSET)
HI_SET_GET(hi_sc_stat32_lte2soc_tbd,lte2soc_tbd,HI_SC_STAT32_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT32_OFFSET)
HI_SET_GET(hi_sc_stat32_reserved,reserved,HI_SC_STAT32_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT32_OFFSET)
HI_SET_GET(hi_sc_stat35_ap2mdm_key0,ap2mdm_key0,HI_SC_STAT35_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT35_OFFSET)
HI_SET_GET(hi_sc_stat36_ap2mdm_key0,ap2mdm_key0,HI_SC_STAT36_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT36_OFFSET)
HI_SET_GET(hi_sc_stat37_ap2mdm_key2,ap2mdm_key2,HI_SC_STAT37_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT37_OFFSET)
HI_SET_GET(hi_sc_stat38_ap2mdm_key3,ap2mdm_key3,HI_SC_STAT38_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT38_OFFSET)
HI_SET_GET(hi_sc_stat40_axi_mdm_mst_err,axi_mdm_mst_err,HI_SC_STAT40_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT40_OFFSET)
HI_SET_GET(hi_sc_stat41_bbphy_mst_err,bbphy_mst_err,HI_SC_STAT41_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT41_OFFSET)
HI_SET_GET(hi_sc_stat42_reserved_2,reserved_2,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat42_apb_psel_err,apb_psel_err,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat42_ahb_peri_mst_err,ahb_peri_mst_err,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat42_reserved_1,reserved_1,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat42_peri_mst_err,peri_mst_err,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat42_reserved_0,reserved_0,HI_SC_STAT42_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT42_OFFSET)
HI_SET_GET(hi_sc_stat43_ahb_peri_addr_err,ahb_peri_addr_err,HI_SC_STAT43_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT43_OFFSET)
HI_SET_GET(hi_sc_stat44_reserved,reserved,HI_SC_STAT44_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT44_OFFSET)
HI_SET_GET(hi_sc_stat44_apb_pslverr_addr,apb_pslverr_addr,HI_SC_STAT44_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT44_OFFSET)
HI_SET_GET(hi_sc_stat46_addr_err,addr_err,HI_SC_STAT46_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT46_OFFSET)
HI_SET_GET(hi_sc_stat47_addr_err,addr_err,HI_SC_STAT47_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT47_OFFSET)
HI_SET_GET(hi_sc_stat48_addr_err,addr_err,HI_SC_STAT48_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT48_OFFSET)
HI_SET_GET(hi_sc_stat49_addr_err,addr_err,HI_SC_STAT49_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT49_OFFSET)
HI_SET_GET(hi_sc_stat50_addr_err,addr_err,HI_SC_STAT50_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT50_OFFSET)
HI_SET_GET(hi_sc_stat51_addr_err,addr_err,HI_SC_STAT51_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT51_OFFSET)
HI_SET_GET(hi_sc_stat52_addr_err,addr_err,HI_SC_STAT52_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT52_OFFSET)
HI_SET_GET(hi_sc_stat53_addr_err,addr_err,HI_SC_STAT53_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT53_OFFSET)
HI_SET_GET(hi_sc_stat54_addr_err,addr_err,HI_SC_STAT54_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT54_OFFSET)
HI_SET_GET(hi_sc_stat55_addr_err,addr_err,HI_SC_STAT55_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT55_OFFSET)
HI_SET_GET(hi_sc_stat56_addr_err,addr_err,HI_SC_STAT56_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT56_OFFSET)
HI_SET_GET(hi_sc_stat57_addr_err,addr_err,HI_SC_STAT57_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT57_OFFSET)
HI_SET_GET(hi_sc_stat62_addr_err,addr_err,HI_SC_STAT62_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT62_OFFSET)
HI_SET_GET(hi_sc_stat63_addr_err,addr_err,HI_SC_STAT63_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT63_OFFSET)
HI_SET_GET(hi_sc_stat64_addr_err,addr_err,HI_SC_STAT64_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT64_OFFSET)
HI_SET_GET(hi_sc_stat65_addr_err,addr_err,HI_SC_STAT65_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT65_OFFSET)
HI_SET_GET(hi_sc_stat66_addr_err,addr_err,HI_SC_STAT66_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT66_OFFSET)
HI_SET_GET(hi_sc_stat67_addr_err,addr_err,HI_SC_STAT67_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT67_OFFSET)
HI_SET_GET(hi_sc_stat68_addr_err,addr_err,HI_SC_STAT68_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT68_OFFSET)
HI_SET_GET(hi_sc_stat69_addr_err,addr_err,HI_SC_STAT69_T,HI_MODEM_SC_BASE_ADDR, HI_SC_STAT69_OFFSET)
HI_SET_GET(hi_modem_id_version_modem_id_version,modem_id_version,HI_MODEM_ID_VERSION_T,HI_MODEM_SC_BASE_ADDR, HI_MODEM_ID_VERSION_OFFSET)
HI_SET_GET(hi_tcxo_ctrl_reserved_1,reserved_1,HI_TCXO_CTRL_T,HI_MODEM_SC_BASE_ADDR, HI_TCXO_CTRL_OFFSET)
HI_SET_GET(hi_tcxo_ctrl_sc_tcxo0_en_ctrl,sc_tcxo0_en_ctrl,HI_TCXO_CTRL_T,HI_MODEM_SC_BASE_ADDR, HI_TCXO_CTRL_OFFSET)
HI_SET_GET(hi_tcxo_ctrl_sc_tcxo1_en_ctrl,sc_tcxo1_en_ctrl,HI_TCXO_CTRL_T,HI_MODEM_SC_BASE_ADDR, HI_TCXO_CTRL_OFFSET)
HI_SET_GET(hi_tcxo_ctrl_reserved_0,reserved_0,HI_TCXO_CTRL_T,HI_MODEM_SC_BASE_ADDR, HI_TCXO_CTRL_OFFSET)
HI_SET_GET(hi_tcxo_ctrl_sc_tcxo_en_ctrl,sc_tcxo_en_ctrl,HI_TCXO_CTRL_T,HI_MODEM_SC_BASE_ADDR, HI_TCXO_CTRL_OFFSET)
HI_SET_GET(hi_iso_en_reserved_4,reserved_4,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_ccpu_iso_ctrl_en,ccpu_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_reserved_3,reserved_3,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_bbe16_iso_ctrl_en,bbe16_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_reserved_2,reserved_2,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_lte_pd_iso_ctrl_en,lte_pd_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_utx_pd_iso_ctrl_en,utx_pd_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_wps_pd_iso_ctrl_en,wps_pd_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_com_pd_iso_ctrl_en,com_pd_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_reserved_1,reserved_1,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_irm_pd_iso_ctrl_en,irm_pd_iso_ctrl_en,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_en_reserved_0,reserved_0,HI_ISO_EN_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_EN_OFFSET)
HI_SET_GET(hi_iso_dis_reserved_4,reserved_4,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_ccpu_iso_ctrl_dis,ccpu_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_reserved_3,reserved_3,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_bbe16_iso_ctrl_dis,bbe16_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_reserved_2,reserved_2,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_lte_pd_iso_ctrl_dis,lte_pd_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_utx_pd_iso_ctrl_dis,utx_pd_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_wps_pd_iso_ctrl_dis,wps_pd_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_com_pd_iso_ctrl_dis,com_pd_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_reserved_1,reserved_1,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_irm_pd_iso_ctrl_dis,irm_pd_iso_ctrl_dis,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_dis_reserved_0,reserved_0,HI_ISO_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_DIS_OFFSET)
HI_SET_GET(hi_iso_stats_reserved_4,reserved_4,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_ccpu_iso_ctrl_stat,ccpu_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_reserved_3,reserved_3,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_bbe16_iso_ctrl_stat,bbe16_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_reserved_2,reserved_2,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_lte_pd_iso_ctrl_stat,lte_pd_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_utx_pd_iso_ctrl_stat,utx_pd_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_wps_pd_iso_ctrl_stat,wps_pd_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_com_pd_iso_ctrl_stat,com_pd_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_reserved_1,reserved_1,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_irm_pd_iso_ctrl_stat,irm_pd_iso_ctrl_stat,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_iso_stats_reserved_0,reserved_0,HI_ISO_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_ISO_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_en_reserved_4,reserved_4,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_ccpu_mtcmos_ctrl_en,ccpu_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_reserved_3,reserved_3,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_bbe16_mtcmos_ctrl_en,bbe16_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_reserved_2,reserved_2,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_lte_pd_mtcmos_ctrl_en,lte_pd_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_utx_pd_mtcmos_ctrl_en,utx_pd_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_wps_pd_mtcmos_ctrl_en,wps_pd_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_com_pd_mtcmos_ctrl_en,com_pd_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_reserved_1,reserved_1,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_irm_pd_mtcmos_ctrl_en,irm_pd_mtcmos_ctrl_en,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_en_reserved_0,reserved_0,HI_MTCMOS_EN_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_EN_OFFSET)
HI_SET_GET(hi_mtcmos_dis_reserved_4,reserved_4,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_ccpu_mtcmos_ctrl_dis,ccpu_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_reserved_3,reserved_3,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_bbe16_mtcmos_ctrl_dis,bbe16_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_reserved_2,reserved_2,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_lte_pd_mtcmos_ctrl_dis,lte_pd_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_utx_pd_mtcmos_ctrl_dis,utx_pd_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_wps_pd_mtcmos_ctrl_dis,wps_pd_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_com_pd_mtcmos_ctrl_dis,com_pd_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_reserved_1,reserved_1,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_irm_pd_mtcmos_ctrl_dis,irm_pd_mtcmos_ctrl_dis,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_dis_reserved_0,reserved_0,HI_MTCMOS_DIS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_DIS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_reserved_4,reserved_4,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_ccpu_mtcmos_ctrl_stat,ccpu_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_reserved_3,reserved_3,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_bbe16_mtcmos_ctrl_stat,bbe16_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_reserved_2,reserved_2,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_lte_pd_mtcmos_ctrl_stat,lte_pd_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_utx_pd_mtcmos_ctrl_stat,utx_pd_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_wps_pd_mtcmos_ctrl_stat,wps_pd_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_com_pd_mtcmos_ctrl_stat,com_pd_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_reserved_1,reserved_1,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_irm_pd_mtcmos_ctrl_stat,irm_pd_mtcmos_ctrl_stat,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcmos_stats_reserved_0,reserved_0,HI_MTCMOS_STATS_T,HI_MODEM_SC_BASE_ADDR, HI_MTCMOS_STATS_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_5,reserved_5,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_ccpu_mtcmos_rdy_stat,ccpu_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_4,reserved_4,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_bbe16_mtcmos_rdy_stat,bbe16_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_3,reserved_3,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_lte_pd_mtcmos_rdy_stat,lte_pd_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_utx_pd_mtcmos_rdy_stat,utx_pd_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_wps_pd_mtcmos_rdy_stat,wps_pd_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_com_pd_mtcmos_rdy_stat,com_pd_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_2,reserved_2,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_irm_pd_mtcmos_rdy_stat,irm_pd_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_1,reserved_1,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_ltebbp0_mtcmos_rdy_stat,ltebbp0_mtcmos_rdy_stat,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
HI_SET_GET(hi_mtcom_rdy_stat_reserved_0,reserved_0,HI_MTCOM_RDY_STAT_T,HI_MODEM_SC_BASE_ADDR, HI_MTCOM_RDY_STAT_OFFSET)
#endif
#endif
