// Seed: 2651212914
module module_0 #(
    parameter id_11 = 32'd62,
    parameter id_6  = 32'd62,
    parameter id_8  = 32'd83
) (
    input supply0 id_0,
    output wand id_1,
    output uwire id_2,
    output tri0 id_3
    , _id_6,
    output tri id_4
);
  wire id_7 = id_0;
  wire _id_8;
  logic id_9;
  tri1 id_10 = 1 == 1'd0;
  logic [id_8 : -1  +  id_6] _id_11;
  assign id_3 = 1;
  assign module_1.id_6 = 0;
  wire [1 : id_11] id_12;
  logic id_13, id_14;
endmodule
module module_1 #(
    parameter id_3 = 32'd70
) (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor _id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output wire id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0,
      id_7
  );
  wire [id_3 : 1] id_10;
  assign id_6 = -id_5;
endmodule
