#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13b604f00 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x600001d782d0_0 .var "a", 0 31;
v0x600001d78360_0 .var "b", 0 31;
v0x600001d783f0_0 .var "clk", 0 0;
v0x600001d78480_0 .var "inputULA", 0 3;
v0x600001d78510_0 .net "outputULA", 0 31, v0x600001d78240_0;  1 drivers
S_0x13b6048e0 .scope module, "ULA_tb" "ULA" 2 53, 3 1 0, S_0x13b604f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "inputULA";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /OUTPUT 32 "outputULA";
v0x600001d78000_0 .net "a", 0 31, v0x600001d782d0_0;  1 drivers
v0x600001d78090_0 .net "b", 0 31, v0x600001d78360_0;  1 drivers
v0x600001d78120_0 .net "clk", 0 0, v0x600001d783f0_0;  1 drivers
v0x600001d781b0_0 .net "inputULA", 0 3, v0x600001d78480_0;  1 drivers
v0x600001d78240_0 .var "outputULA", 0 31;
E_0x600002178de0 .event posedge, v0x600001d78120_0;
    .scope S_0x13b6048e0;
T_0 ;
    %wait E_0x600002178de0;
    %load/vec4 v0x600001d781b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x600001d78000_0;
    %load/vec4 v0x600001d78090_0;
    %add;
    %assign/vec4 v0x600001d78240_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x600001d78000_0;
    %load/vec4 v0x600001d78090_0;
    %sub;
    %assign/vec4 v0x600001d78240_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x600001d78000_0;
    %load/vec4 v0x600001d78090_0;
    %and;
    %assign/vec4 v0x600001d78240_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x600001d78000_0;
    %load/vec4 v0x600001d78090_0;
    %or;
    %assign/vec4 v0x600001d78240_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x600001d78000_0;
    %load/vec4 v0x600001d78090_0;
    %cmp/u;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600001d78240_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d78240_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13b604f00;
T_1 ;
    %vpi_call 2 11 "$monitor", "clk=%b, inputULA=%b, a=%b, b=%b, outputULA=%b", v0x600001d783f0_0, v0x600001d78480_0, v0x600001d782d0_0, v0x600001d78360_0, v0x600001d78510_0 {0 0 0};
    %vpi_call 2 12 "$dumpfile", "ULA.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13b604f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001d783f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001d78480_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d782d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d78360_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001d78480_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d782d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d78360_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001d78480_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d782d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d78360_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001d78480_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d782d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d78360_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600001d78480_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d782d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600001d78360_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13b604f00;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x600001d783f0_0;
    %nor/r;
    %store/vec4 v0x600001d783f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ULA_tb.v";
    "ULA.v";
