Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 14:58:41 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/int_div3_timing_routed.rpt
| Design       : int_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                  560        0.076        0.000                      0                  560        0.470        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.174        0.000                      0                  560        0.076        0.000                      0                  560        0.470        0.000                       0                   240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 tmp_4_reg_104_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            neg_ti_reg_130_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.909ns (38.823%)  route 1.432ns (61.177%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=239, unset)          0.672     0.672    ap_clk
    SLICE_X62Y121        FDRE                                         r  tmp_4_reg_104_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  tmp_4_reg_104_reg[0]/Q
                         net (fo=67, routed)          1.432     2.412    tmp_4_reg_104
    SLICE_X64Y121        LUT3 (Prop_lut3_I1_O)        0.053     2.465 r  neg_ti_reg_130[19]_i_2/O
                         net (fo=1, routed)           0.000     2.465    neg_ti_reg_130[19]_i_2_n_0
    SLICE_X64Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.681 r  neg_ti_reg_130_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.681    neg_ti_reg_130_reg[19]_i_1_n_0
    SLICE_X64Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  neg_ti_reg_130_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.741    neg_ti_reg_130_reg[23]_i_1_n_0
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  neg_ti_reg_130_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.801    neg_ti_reg_130_reg[27]_i_1_n_0
    SLICE_X64Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.013 r  neg_ti_reg_130_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.013    neg_ti_reg_130_reg[31]_i_2_n_6
    SLICE_X64Y124        FDRE                                         r  neg_ti_reg_130_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=239, unset)          0.638     3.138    ap_clk
    SLICE_X64Y124        FDRE                                         r  neg_ti_reg_130_reg[29]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.084     3.187    neg_ti_reg_130_reg[29]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.837%)  route 0.145ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=239, unset)          0.283     0.283    int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/ap_clk
    SLICE_X65Y113        FDRE                                         r  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff2_reg[15]/Q
                         net (fo=1, routed)           0.145     0.528    int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff2_reg_n_0_[15]
    SLICE_X64Y111        SRL16E                                       r  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=239, unset)          0.298     0.298    int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/ap_clk
    SLICE_X64Y111        SRL16E                                       r  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[15]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X64Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X3Y46    int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff3_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X64Y110  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X64Y110  int_div3_mul_32s_bkb_U1/int_div3_mul_32s_bkb_MulnS_0_U/buff4_reg[0]_srl2/CLK



