Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 20:53:35 2023
| Host         : DESKTOP-9VRBO84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: ori_clk (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/inst/upg_inst/upg_done_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.903        0.000                      0                 3180        0.089        0.000                      0                 3180        3.000        0.000                       0                  1386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
cpuclk/inst/clk_in1            {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk              {0.000 5.000}        10.000          100.000         
  single_cycle_cpu_clk_cpuclk  {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                                7.845        0.000                       0                     3  
  single_cycle_cpu_clk_cpuclk       21.903        0.000                      0                 2733        0.220        0.000                      0                 2733       49.500        0.000                       0                  1192  
  uart_clk_cpuclk                   94.520        0.000                      0                  319        0.089        0.000                      0                  319       49.020        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk              single_cycle_cpu_clk_cpuclk       39.538        0.000                      0                  656        1.102        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  single_cycle_cpu_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       21.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.903ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.727ns  (logic 5.154ns (20.843%)  route 19.573ns (79.157%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.168    29.279    led_light/E[0]
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X32Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[6]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.279    
  -------------------------------------------------------------------
                         slack                                 21.903    

Slack (MET) :             21.903ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.727ns  (logic 5.154ns (20.843%)  route 19.573ns (79.157%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.168    29.279    led_light/E[0]
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X32Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[7]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.279    
  -------------------------------------------------------------------
                         slack                                 21.903    

Slack (MET) :             21.903ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.727ns  (logic 5.154ns (20.843%)  route 19.573ns (79.157%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.168    29.279    led_light/E[0]
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X32Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[8]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.279    
  -------------------------------------------------------------------
                         slack                                 21.903    

Slack (MET) :             21.903ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.727ns  (logic 5.154ns (20.843%)  route 19.573ns (79.157%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.168    29.279    led_light/E[0]
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X32Y75         FDCE                                         r  led_light/led_light_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X32Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[9]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.279    
  -------------------------------------------------------------------
                         slack                                 21.903    

Slack (MET) :             21.916ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.717ns  (logic 5.154ns (20.852%)  route 19.563ns (79.148%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 51.503 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.158    29.269    led_light/E[0]
    SLICE_X32Y77         FDCE                                         r  led_light/led_light_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.503    51.503    led_light/single_cycle_cpu_clk
    SLICE_X32Y77         FDCE                                         r  led_light/led_light_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.498    
                         clock uncertainty           -0.111    51.388    
    SLICE_X32Y77         FDCE (Setup_fdce_C_CE)      -0.202    51.186    led_light/led_light_reg[12]
  -------------------------------------------------------------------
                         required time                         51.186    
                         arrival time                         -29.269    
  -------------------------------------------------------------------
                         slack                                 21.916    

Slack (MET) :             22.102ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 5.154ns (21.012%)  route 19.375ns (78.988%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.970    29.081    led_light/E[0]
    SLICE_X33Y75         FDCE                                         r  led_light/led_light_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X33Y75         FDCE                                         r  led_light/led_light_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X33Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[4]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                 22.102    

Slack (MET) :             22.102ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.529ns  (logic 5.154ns (21.012%)  route 19.375ns (78.988%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.970    29.081    led_light/E[0]
    SLICE_X33Y75         FDCE                                         r  led_light/led_light_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.500    51.500    led_light/single_cycle_cpu_clk
    SLICE_X33Y75         FDCE                                         r  led_light/led_light_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.495    
                         clock uncertainty           -0.111    51.385    
    SLICE_X33Y75         FDCE (Setup_fdce_C_CE)      -0.202    51.183    led_light/led_light_reg[5]
  -------------------------------------------------------------------
                         required time                         51.183    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                 22.102    

Slack (MET) :             22.244ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.389ns  (logic 5.154ns (21.132%)  route 19.235ns (78.868%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.830    28.941    led_light/E[0]
    SLICE_X32Y76         FDCE                                         r  led_light/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.502    51.502    led_light/single_cycle_cpu_clk
    SLICE_X32Y76         FDCE                                         r  led_light/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.497    
                         clock uncertainty           -0.111    51.387    
    SLICE_X32Y76         FDCE (Setup_fdce_C_CE)      -0.202    51.185    led_light/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         51.185    
                         arrival time                         -28.941    
  -------------------------------------------------------------------
                         slack                                 22.244    

Slack (MET) :             22.244ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.389ns  (logic 5.154ns (21.132%)  route 19.235ns (78.868%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.830    28.941    led_light/E[0]
    SLICE_X32Y76         FDCE                                         r  led_light/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.502    51.502    led_light/single_cycle_cpu_clk
    SLICE_X32Y76         FDCE                                         r  led_light/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.497    
                         clock uncertainty           -0.111    51.387    
    SLICE_X32Y76         FDCE (Setup_fdce_C_CE)      -0.202    51.185    led_light/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         51.185    
                         arrival time                         -28.941    
  -------------------------------------------------------------------
                         slack                                 22.244    

Slack (MET) :             22.244ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.388ns  (logic 5.154ns (21.133%)  route 19.234ns (78.867%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.141     2.141    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.148     2.289 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.263     4.552    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     7.210 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.286     8.496    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X8Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.620 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         4.644    13.264    decoder/douta[5]
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  decoder/ram_i_354/O
                         net (fo=1, routed)           0.000    13.388    decoder/ram_i_354_n_0
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    13.605 f  decoder/ram_i_168/O
                         net (fo=1, routed)           0.867    14.472    decoder/ram_i_168_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.299    14.771 f  decoder/ram_i_73/O
                         net (fo=5, routed)           1.341    16.112    prgrom/read_data_2[21]
    SLICE_X49Y58         LUT3 (Prop_lut3_I2_O)        0.150    16.262 f  prgrom/register[0][21]_i_8/O
                         net (fo=21, routed)          2.756    19.018    prgrom/Binput[20]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.326    19.344 r  prgrom/register[0][1]_i_20/O
                         net (fo=3, routed)           0.817    20.161    prgrom/register[0][1]_i_20_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124    20.285 r  prgrom/ram_i_524/O
                         net (fo=3, routed)           0.722    21.007    prgrom/ram_i_524_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124    21.131 r  prgrom/ram_i_481/O
                         net (fo=2, routed)           0.657    21.788    prgrom/ram_i_481_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.912 r  prgrom/ram_i_269/O
                         net (fo=1, routed)           0.682    22.594    prgrom/ram_i_269_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  prgrom/ram_i_126/O
                         net (fo=1, routed)           0.930    23.648    prgrom/ram_i_126_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    23.772 f  prgrom/ram_i_62/O
                         net (fo=6, routed)           1.457    25.230    prgrom/alu_result[2]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.157    25.387 f  prgrom/led_light[15]_i_12/O
                         net (fo=1, routed)           0.455    25.842    prgrom/led_light[15]_i_12_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.355    26.197 f  prgrom/led_light[15]_i_5/O
                         net (fo=1, routed)           0.790    26.988    prgrom/led_light[15]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    27.112 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.829    28.940    led_light/E[0]
    SLICE_X35Y77         FDCE                                         r  led_light/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.502    51.502    led_light/single_cycle_cpu_clk
    SLICE_X35Y77         FDCE                                         r  led_light/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.497    
                         clock uncertainty           -0.111    51.387    
    SLICE_X35Y77         FDCE (Setup_fdce_C_CE)      -0.202    51.185    led_light/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         51.185    
                         arrival time                         -28.940    
  -------------------------------------------------------------------
                         slack                                 22.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.364ns  (logic 0.257ns (70.541%)  route 0.107ns (29.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 50.565 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.565    50.565    ifetch/single_cycle_cpu_clk
    SLICE_X45Y57         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.146    50.711 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.107    50.818    ifetch/PC_reg_n_0_[19]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.929 r  ifetch/branch_base_addr_carry__3/O[2]
                         net (fo=4, routed)           0.000    50.929    ifetch/links_reg[31]_0[18]
    SLICE_X47Y58         FDRE                                         r  ifetch/links_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y58         FDRE                                         r  ifetch/links_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[19]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.929    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.366ns  (logic 0.254ns (69.416%)  route 0.112ns (30.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 50.565 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.565    50.565    ifetch/single_cycle_cpu_clk
    SLICE_X44Y57         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.146    50.711 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.112    50.823    ifetch/PC_reg_n_0_[16]
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.931 r  ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=4, routed)           0.000    50.931    ifetch/links_reg[31]_0[15]
    SLICE_X47Y57         FDRE                                         r  ifetch/links_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y57         FDRE                                         r  ifetch/links_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[16]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.931    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.589%)  route 0.174ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 50.831 - 50.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 50.562 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.562    50.562    ifetch/single_cycle_cpu_clk
    SLICE_X49Y60         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.146    50.708 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.174    50.882    ifetch/Q[0]
    SLICE_X50Y60         FDRE                                         r  ifetch/links_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.831    50.831    ifetch/single_cycle_cpu_clk
    SLICE_X50Y60         FDRE                                         r  ifetch/links_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.597    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.063    50.660    ifetch/links_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.660    
                         arrival time                          50.882    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.367ns  (logic 0.257ns (70.048%)  route 0.110ns (29.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 50.565 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.565    50.565    ifetch/single_cycle_cpu_clk
    SLICE_X45Y59         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.146    50.711 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.110    50.820    ifetch/PC_reg_n_0_[23]
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.931 r  ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=4, routed)           0.000    50.931    ifetch/links_reg[31]_0[22]
    SLICE_X47Y59         FDRE                                         r  ifetch/links_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y59         FDRE                                         r  ifetch/links_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[23]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.931    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.369ns  (logic 0.256ns (69.430%)  route 0.113ns (30.570%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 50.565 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.565    50.565    ifetch/single_cycle_cpu_clk
    SLICE_X44Y59         FDRE                                         r  ifetch/PC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.146    50.711 r  ifetch/PC_reg[22]/Q
                         net (fo=1, routed)           0.113    50.823    ifetch/PC_reg_n_0_[22]
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    50.933 r  ifetch/branch_base_addr_carry__4/O[1]
                         net (fo=4, routed)           0.000    50.933    ifetch/links_reg[31]_0[21]
    SLICE_X47Y59         FDRE                                         r  ifetch/links_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y59         FDRE                                         r  ifetch/links_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[22]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.933    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.362ns  (logic 0.257ns (71.070%)  route 0.105ns (28.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 50.835 - 50.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 50.564 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.564    50.564    ifetch/single_cycle_cpu_clk
    SLICE_X49Y54         FDRE                                         r  ifetch/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.146    50.710 r  ifetch/PC_reg[7]/Q
                         net (fo=2, routed)           0.105    50.814    ifetch/cur_pc[7]
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.925 r  ifetch/branch_base_addr_carry__0/O[2]
                         net (fo=4, routed)           0.000    50.925    ifetch/links_reg[31]_0[6]
    SLICE_X47Y55         FDRE                                         r  ifetch/links_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.835    50.835    ifetch/single_cycle_cpu_clk
    SLICE_X47Y55         FDRE                                         r  ifetch/links_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.255    50.580    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.109    50.689    ifetch/links_reg[7]
  -------------------------------------------------------------------
                         required time                        -50.689    
                         arrival time                          50.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.366ns  (logic 0.254ns (69.487%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 50.835 - 50.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 50.564 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.564    50.564    ifetch/single_cycle_cpu_clk
    SLICE_X49Y54         FDRE                                         r  ifetch/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.146    50.710 r  ifetch/PC_reg[4]/Q
                         net (fo=2, routed)           0.112    50.821    ifetch/cur_pc[4]
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.929 r  ifetch/branch_base_addr_carry/O[3]
                         net (fo=4, routed)           0.000    50.929    ifetch/links_reg[31]_0[3]
    SLICE_X47Y54         FDRE                                         r  ifetch/links_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.835    50.835    ifetch/single_cycle_cpu_clk
    SLICE_X47Y54         FDRE                                         r  ifetch/links_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.255    50.580    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.109    50.689    ifetch/links_reg[4]
  -------------------------------------------------------------------
                         required time                        -50.689    
                         arrival time                          50.929    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.366ns  (logic 0.254ns (69.466%)  route 0.112ns (30.534%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 50.835 - 50.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 50.564 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.564    50.564    ifetch/single_cycle_cpu_clk
    SLICE_X48Y56         FDRE                                         r  ifetch/PC_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.146    50.710 r  ifetch/PC_reg[12]/Q
                         net (fo=2, routed)           0.112    50.821    ifetch/cur_pc[12]
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.929 r  ifetch/branch_base_addr_carry__1/O[3]
                         net (fo=4, routed)           0.000    50.929    ifetch/links_reg[31]_0[11]
    SLICE_X47Y56         FDRE                                         r  ifetch/links_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.835    50.835    ifetch/single_cycle_cpu_clk
    SLICE_X47Y56         FDRE                                         r  ifetch/links_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.255    50.580    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.109    50.689    ifetch/links_reg[12]
  -------------------------------------------------------------------
                         required time                        -50.689    
                         arrival time                          50.929    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.385ns  (logic 0.261ns (67.816%)  route 0.124ns (32.184%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 50.566 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.566    50.566    ifetch/single_cycle_cpu_clk
    SLICE_X45Y56         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.146    50.712 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.124    50.835    ifetch/cur_pc[13]
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.950 r  ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           0.000    50.950    ifetch/links_reg[31]_0[12]
    SLICE_X47Y57         FDRE                                         r  ifetch/links_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y57         FDRE                                         r  ifetch/links_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[13]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.950    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.397ns  (logic 0.290ns (72.988%)  route 0.107ns (27.012%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 50.834 - 50.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 50.565 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.565    50.565    ifetch/single_cycle_cpu_clk
    SLICE_X45Y57         FDRE                                         r  ifetch/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.146    50.711 r  ifetch/PC_reg[19]/Q
                         net (fo=1, routed)           0.107    50.818    ifetch/PC_reg_n_0_[19]
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    50.962 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=4, routed)           0.000    50.962    ifetch/links_reg[31]_0[19]
    SLICE_X47Y58         FDRE                                         r  ifetch/links_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.834    50.834    ifetch/single_cycle_cpu_clk
    SLICE_X47Y58         FDRE                                         r  ifetch/links_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.600    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.109    50.709    ifetch/links_reg[20]
  -------------------------------------------------------------------
                         required time                        -50.709    
                         arrival time                          50.962    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         single_cycle_cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y59     decoder/register_reg[10][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y59     decoder/register_reg[10][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     decoder/register_reg[11][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     decoder/register_reg[11][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     decoder/register_reg[11][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y58     decoder/register_reg[11][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y58     decoder/register_reg[11][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y67     decoder/register_reg[11][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     decoder/register_reg[11][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y59     decoder/register_reg[11][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X68Y64     switch/switch_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y62     switch/switch_data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X75Y62     switch/switch_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y62     switch/switch_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y62     switch/switch_data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X75Y62     switch/switch_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X75Y62     switch/switch_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X75Y62     switch/switch_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y62     switch/switch_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y62     switch/switch_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.520ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.375ns (26.740%)  route 3.767ns (73.260%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.496     6.766    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.100   101.601    
                         clock uncertainty           -0.111   101.491    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205   101.286    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.286    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 94.520    

Slack (MET) :             94.578ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.375ns (26.740%)  route 3.767ns (73.260%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.496     6.766    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.122   101.623    
                         clock uncertainty           -0.111   101.513    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169   101.344    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.344    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 94.578    

Slack (MET) :             94.578ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.375ns (26.740%)  route 3.767ns (73.260%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.496     6.766    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.122   101.623    
                         clock uncertainty           -0.111   101.513    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169   101.344    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.344    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 94.578    

Slack (MET) :             94.578ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.375ns (26.740%)  route 3.767ns (73.260%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.496     6.766    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.122   101.623    
                         clock uncertainty           -0.111   101.513    
    SLICE_X60Y64         FDCE (Setup_fdce_C_CE)      -0.169   101.344    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.344    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 94.578    

Slack (MET) :             94.702ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.375ns (27.543%)  route 3.617ns (72.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.346     6.616    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X60Y65         FDCE (Setup_fdce_C_CE)      -0.169   101.318    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 94.702    

Slack (MET) :             94.702ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.375ns (27.543%)  route 3.617ns (72.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.346     6.616    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X60Y65         FDCE (Setup_fdce_C_CE)      -0.169   101.318    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 94.702    

Slack (MET) :             94.702ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.375ns (27.543%)  route 3.617ns (72.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.346     6.616    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X60Y65         FDCE (Setup_fdce_C_CE)      -0.169   101.318    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 94.702    

Slack (MET) :             94.702ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.375ns (27.543%)  route 3.617ns (72.457%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 101.500 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.845     6.146    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.270 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.346     6.616    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.500   101.500    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.097   101.597    
                         clock uncertainty           -0.111   101.487    
    SLICE_X60Y65         FDCE (Setup_fdce_C_CE)      -0.169   101.318    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.318    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 94.702    

Slack (MET) :             94.801ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.014ns (19.729%)  route 4.126ns (80.271%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.621     1.621    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  uart/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.419     3.559    uart/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.683 r  uart/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           1.020     4.703    uart/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.827 f  uart/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           0.881     5.708    uart/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     5.832 f  uart/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.805     6.637    uart/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     6.761 r  uart/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.761    uart/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X60Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.097   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)        0.077   101.562    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.562    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 94.801    

Slack (MET) :             94.836ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.375ns (28.526%)  route 3.445ns (71.474%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.623     1.623    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y64         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.478     2.101 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.855     2.957    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X59Y65         LUT2 (Prop_lut2_I1_O)        0.323     3.280 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.662     3.942    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.326     4.268 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.909     5.177    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.124     5.301 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.438     5.739    uart/inst/upg_inst/uart_wen5_out
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.863 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.581     6.444    uart/inst/upg_inst/s_axi_wdata
    SLICE_X61Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.097   101.595    
                         clock uncertainty           -0.111   101.485    
    SLICE_X61Y67         FDRE (Setup_fdre_C_CE)      -0.205   101.280    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.280    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 94.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.558     0.558    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X71Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078     0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X70Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.688    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 keypad1/clk_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keypad1/clk_10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    keypad1/uart_clk
    SLICE_X71Y87         FDRE                                         r  keypad1/clk_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  keypad1/clk_10_reg[4]/Q
                         net (fo=3, routed)           0.064     0.768    keypad1/clk_10_reg_n_0_[4]
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.813 r  keypad1/clk_10[5]_i_1/O
                         net (fo=1, routed)           0.000     0.813    keypad1/p_0_in__1[5]
    SLICE_X70Y87         FDRE                                         r  keypad1/clk_10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.834     0.834    keypad1/uart_clk
    SLICE_X70Y87         FDRE                                         r  keypad1/clk_10_reg[5]/C
                         clock pessimism             -0.258     0.576    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.121     0.697    keypad1/clk_10_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.762    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.826     0.826    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.556    
    SLICE_X68Y71         FDRE (Hold_fdre_C_D)         0.075     0.631    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.558     0.558    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X71Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.139     0.838    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X70Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.686    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X71Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.124     0.822    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X70Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.666    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.660%)  route 0.077ns (29.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.558     0.558    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X68Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.077     0.776    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X69Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.821 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.821    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X69Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X69Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.257     0.571    
    SLICE_X69Y69         FDSE (Hold_fdse_C_D)         0.092     0.663    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.559     0.559    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.119     0.818    uart/inst/upg_inst/s_axi_rdata[4]
    SLICE_X62Y68         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/upg_clk_i
    SLICE_X62Y68         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.059     0.653    uart/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.519%)  route 0.094ns (33.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.558     0.558    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X69Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=12, routed)          0.094     0.792    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X68Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.837 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000     0.837    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X68Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X68Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.257     0.571    
    SLICE_X68Y69         FDRE (Hold_fdre_C_D)         0.092     0.663    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.561    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X64Y66         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDSE (Prop_fdse_C_Q)         0.141     0.702 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.097     0.799    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X65Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000     0.844    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X65Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.831     0.831    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X65Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.257     0.574    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     0.666    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.910%)  route 0.166ns (54.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X71Y70         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y70         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.166     0.864    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X70Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.681    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    cpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y96     clk_1k1/clk_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y96     clk_1k1/clk_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y69     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       39.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.538ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.842ns  (logic 0.766ns (6.469%)  route 11.076ns (93.531%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 53.771 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.533     8.668    prgrom/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.792 r  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.644    10.436    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.899    13.459    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.643    53.771    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.671    
                         clock uncertainty           -0.231    53.441    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.998    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.998    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                 39.538    

Slack (MET) :             39.913ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 0.766ns (6.736%)  route 10.606ns (93.264%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 53.676 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.533     8.668    prgrom/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.792 f  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.647    10.439    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.563 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.427    12.990    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.548    53.676    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.576    
                         clock uncertainty           -0.231    53.345    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.902    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.902    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 39.913    

Slack (MET) :             40.337ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 0.766ns (6.962%)  route 10.237ns (93.038%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 53.731 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.573     8.708    prgrom/upg_done_o
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.832 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           1.086     9.918    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.042 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.578    12.621    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.603    53.731    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.631    
                         clock uncertainty           -0.231    53.400    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.957    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.957    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                 40.337    

Slack (MET) :             40.892ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 0.766ns (7.136%)  route 9.968ns (92.864%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 54.017 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.573     8.708    prgrom/upg_done_o
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.832 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           1.105     9.937    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.061 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.290    12.352    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.889    54.017    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.917    
                         clock uncertainty           -0.231    53.686    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.243    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.243    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 40.892    

Slack (MET) :             41.029ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 0.642ns (6.129%)  route 9.832ns (93.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 54.017 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.692     8.827    prgrom/upg_done_o
    SLICE_X61Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.951 r  prgrom/ram_i_9/O
                         net (fo=15, routed)          3.140    12.092    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.889    54.017    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.917    
                         clock uncertainty           -0.231    53.686    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.120    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.120    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 41.029    

Slack (MET) :             41.081ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 0.642ns (6.334%)  route 9.494ns (93.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 53.731 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.692     8.827    prgrom/upg_done_o
    SLICE_X61Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.951 r  prgrom/ram_i_9/O
                         net (fo=15, routed)          2.802    11.754    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.603    53.731    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.631    
                         clock uncertainty           -0.231    53.400    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    52.834    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.834    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 41.081    

Slack (MET) :             41.086ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 0.766ns (7.783%)  route 9.076ns (92.217%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 53.320 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.533     8.668    prgrom/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.792 r  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.644    10.436    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.560 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           0.899    11.460    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.192    53.320    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.220    
                         clock uncertainty           -0.231    52.989    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.546    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.546    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 41.086    

Slack (MET) :             41.112ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.766ns (7.617%)  route 9.290ns (92.383%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 53.560 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.533     8.668    prgrom/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.792 f  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.647    10.439    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.563 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.111    11.674    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.432    53.560    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.459    
                         clock uncertainty           -0.231    53.229    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.786    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.786    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 41.112    

Slack (MET) :             41.238ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 0.642ns (6.495%)  route 9.243ns (93.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 53.637 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.692     8.827    prgrom/upg_done_o
    SLICE_X61Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.951 r  prgrom/ram_i_9/O
                         net (fo=15, routed)          2.551    11.503    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.509    53.637    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.537    
                         clock uncertainty           -0.231    53.306    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    52.740    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.740    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 41.238    

Slack (MET) :             41.264ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.766ns (8.028%)  route 8.776ns (91.972%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 53.197 - 50.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617     1.617    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.573     8.708    prgrom/upg_done_o
    SLICE_X61Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.832 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           1.105     9.937    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.061 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.098    11.159    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.028    52.028    mem/single_cycle_cpu_clk
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.100    52.128 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.068    53.197    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.096    
                         clock uncertainty           -0.231    52.866    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.423    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.423    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 41.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.209ns (6.698%)  route 2.911ns (93.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.266     0.986    prgrom/upg_done_o
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.031 r  prgrom/instmem_i_48/O
                         net (fo=1, routed)           2.645     3.677    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X3Y24         RAMB18E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.826     1.910    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y24         RAMB18E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.056     1.966    
                         clock uncertainty            0.231     2.196    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.378     2.574    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.207ns (6.569%)  route 2.944ns (93.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.680     2.401    prgrom/upg_done_o
    SLICE_X60Y63         LUT3 (Prop_lut3_I2_O)        0.043     2.444 r  prgrom/instmem_i_47/O
                         net (fo=1, routed)           1.264     3.708    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.742     1.826    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.882    
                         clock uncertainty            0.231     2.112    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.305     2.417    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.209ns (6.222%)  route 3.150ns (93.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.803     2.524    ifetch/upg_done_o
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.569 r  ifetch/instmem_i_8/O
                         net (fo=15, routed)          1.347     3.916    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.923     2.008    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.063    
                         clock uncertainty            0.231     2.294    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     2.559    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.209ns (6.212%)  route 3.155ns (93.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.343     3.064    prgrom/upg_done_o
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.045     3.109 r  prgrom/instmem_i_20/O
                         net (fo=4, routed)           0.812     3.921    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.827     1.911    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.967    
                         clock uncertainty            0.231     2.197    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.311     2.508    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.207ns (6.239%)  route 3.111ns (93.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.741     2.462    prgrom/upg_done_o
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.043     2.505 r  prgrom/instmem_i_46/O
                         net (fo=1, routed)           1.370     3.875    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.742     1.826    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.882    
                         clock uncertainty            0.231     2.112    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.312     2.424    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.209ns (5.585%)  route 3.533ns (94.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.621     3.342    prgrom/upg_done_o
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.045     3.387 r  prgrom/instmem_i_32/O
                         net (fo=4, routed)           0.912     4.299    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.021     2.105    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.161    
                         clock uncertainty            0.231     2.391    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.378     2.769    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.209ns (5.496%)  route 3.594ns (94.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.618     3.338    prgrom/upg_done_o
    SLICE_X54Y54         LUT3 (Prop_lut3_I2_O)        0.045     3.383 r  prgrom/instmem_i_30/O
                         net (fo=4, routed)           0.976     4.360    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.021     2.105    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.161    
                         clock uncertainty            0.231     2.391    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.378     2.769    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.213ns (6.345%)  route 3.144ns (93.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.880     2.601    prgrom/upg_done_o
    SLICE_X55Y62         LUT4 (Prop_lut4_I1_O)        0.049     2.650 r  prgrom/instmem_i_2/O
                         net (fo=15, routed)          1.264     3.913    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.827     1.911    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.967    
                         clock uncertainty            0.231     2.197    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.104     2.301    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.213ns (6.470%)  route 3.079ns (93.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.880     2.601    prgrom/upg_done_o
    SLICE_X55Y62         LUT4 (Prop_lut4_I1_O)        0.049     2.650 r  prgrom/instmem_i_2/O
                         net (fo=15, routed)          1.199     3.849    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.742     1.826    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.882    
                         clock uncertainty            0.231     2.112    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.104     2.216    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.209ns (5.365%)  route 3.686ns (94.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557     0.557    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y68         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.618     3.338    prgrom/upg_done_o
    SLICE_X54Y54         LUT3 (Prop_lut3_I2_O)        0.045     3.383 r  prgrom/instmem_i_30/O
                         net (fo=4, routed)           1.069     4.452    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.031     1.031    prgrom/single_cycle_cpu_clk
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.053     1.084 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.057     2.141    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.197    
                         clock uncertainty            0.231     2.427    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.378     2.805    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           4.452    
  -------------------------------------------------------------------
                         slack                                  1.647    





