// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ProxGS_HH_
#define _ProxGS_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fft_top.h"
#include "cross_channel_debncg.h"
#include "ProxGS_MAD.h"
#include "ProxGS_tmp9.h"

namespace ap_rtl {

struct ProxGS : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > x_io_V_address0;
    sc_out< sc_logic > x_io_V_ce0;
    sc_out< sc_logic > x_io_V_we0;
    sc_out< sc_lv<8> > x_io_V_d0;
    sc_in< sc_lv<8> > x_io_V_q0;
    sc_out< sc_lv<14> > coe_a_M_real_V_address0;
    sc_out< sc_logic > coe_a_M_real_V_ce0;
    sc_in< sc_lv<16> > coe_a_M_real_V_q0;
    sc_out< sc_lv<14> > coe_a_M_imag_V_address0;
    sc_out< sc_logic > coe_a_M_imag_V_ce0;
    sc_in< sc_lv<16> > coe_a_M_imag_V_q0;
    sc_out< sc_lv<14> > coe_b_V_address0;
    sc_out< sc_logic > coe_b_V_ce0;
    sc_in< sc_lv<8> > coe_b_V_q0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    ProxGS(sc_module_name name);
    SC_HAS_PROCESS(ProxGS);

    ~ProxGS();

    sc_trace_file* mVcdFile;

    ProxGS_MAD* MAD_U;
    ProxGS_MAD* fft_result_U;
    ProxGS_tmp9* tmp9_U;
    fft_top* grp_fft_top_fu_303;
    cross_channel_debncg<1,21,17,8,16>* cross_channel_debncg_U62;
    cross_channel_debncg<1,21,17,8,16>* cross_channel_debncg_U63;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_204;
    sc_signal< sc_lv<8> > y_0_i_reg_215;
    sc_signal< sc_lv<8> > x_0_i_reg_226;
    sc_signal< sc_lv<15> > indvar_flatten11_reg_237;
    sc_signal< sc_lv<8> > y_0_reg_248;
    sc_signal< sc_lv<8> > x_0_reg_259;
    sc_signal< sc_lv<15> > indvar_flatten23_reg_270;
    sc_signal< sc_lv<8> > y_0_i1_reg_281;
    sc_signal< sc_lv<8> > x_0_i2_reg_292;
    sc_signal< sc_lv<1> > icmp_ln43_fu_313_p2;
    sc_signal< sc_lv<1> > icmp_ln43_reg_756;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > add_ln43_fu_319_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln43_fu_337_p3;
    sc_signal< sc_lv<8> > select_ln43_reg_765;
    sc_signal< sc_lv<8> > select_ln43_1_fu_345_p3;
    sc_signal< sc_lv<8> > select_ln43_1_reg_770;
    sc_signal< sc_lv<7> > trunc_ln43_fu_353_p1;
    sc_signal< sc_lv<7> > trunc_ln43_reg_775;
    sc_signal< sc_lv<8> > x_5_fu_384_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_428_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter22;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln24_reg_790_pp1_iter21_reg;
    sc_signal< sc_lv<15> > add_ln24_fu_434_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<8> > select_ln24_1_fu_460_p3;
    sc_signal< sc_lv<8> > select_ln24_1_reg_799;
    sc_signal< sc_lv<64> > zext_ln31_fu_502_p1;
    sc_signal< sc_lv<64> > zext_ln31_reg_804;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln31_reg_804_pp1_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln1265_1_fu_517_p1;
    sc_signal< sc_lv<64> > zext_ln1265_1_reg_809;
    sc_signal< sc_lv<8> > x_fu_523_p2;
    sc_signal< sc_lv<17> > ret_V_13_fu_541_p2;
    sc_signal< sc_lv<17> > ret_V_13_reg_839;
    sc_signal< sc_lv<17> > ret_V_14_fu_565_p2;
    sc_signal< sc_lv<17> > ret_V_14_reg_844;
    sc_signal< sc_lv<17> > sext_ln1148_fu_571_p1;
    sc_signal< sc_lv<1> > icmp_ln57_fu_602_p2;
    sc_signal< sc_lv<1> > icmp_ln57_reg_855;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln57_reg_855_pp2_iter1_reg;
    sc_signal< sc_lv<15> > add_ln57_fu_608_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln57_fu_626_p3;
    sc_signal< sc_lv<8> > select_ln57_reg_864;
    sc_signal< sc_lv<8> > select_ln57_reg_864_pp2_iter1_reg;
    sc_signal< sc_lv<8> > select_ln57_1_fu_634_p3;
    sc_signal< sc_lv<8> > select_ln57_1_reg_869;
    sc_signal< sc_lv<8> > select_ln57_1_reg_869_pp2_iter1_reg;
    sc_signal< sc_lv<8> > x_6_fu_669_p2;
    sc_signal< sc_lv<8> > select_ln359_fu_713_p3;
    sc_signal< sc_lv<8> > select_ln359_reg_885;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_ready;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_done;
    sc_signal< sc_logic > ap_sync_grp_fft_top_fu_303_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_fft_top_fu_303_ap_done;
    sc_signal< bool > ap_block_state5_on_subcall_done;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< bool > ap_block_state30_on_subcall_done;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state31;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<14> > MAD_address0;
    sc_signal< sc_logic > MAD_ce0;
    sc_signal< sc_logic > MAD_we0;
    sc_signal< sc_lv<32> > MAD_d0;
    sc_signal< sc_lv<32> > MAD_q0;
    sc_signal< sc_lv<14> > fft_result_address0;
    sc_signal< sc_logic > fft_result_ce0;
    sc_signal< sc_logic > fft_result_we0;
    sc_signal< sc_lv<32> > fft_result_q0;
    sc_signal< sc_lv<14> > tmp9_address0;
    sc_signal< sc_logic > tmp9_ce0;
    sc_signal< sc_lv<4> > tmp9_we0;
    sc_signal< sc_lv<32> > tmp9_d0;
    sc_signal< sc_lv<32> > tmp9_q0;
    sc_signal< sc_logic > grp_fft_top_fu_303_direction;
    sc_signal< sc_lv<14> > grp_fft_top_fu_303_in_r_address0;
    sc_signal< sc_logic > grp_fft_top_fu_303_in_r_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_fu_303_in_r_d0;
    sc_signal< sc_lv<32> > grp_fft_top_fu_303_in_r_q0;
    sc_signal< sc_logic > grp_fft_top_fu_303_in_r_we0;
    sc_signal< sc_lv<14> > grp_fft_top_fu_303_in_r_address1;
    sc_signal< sc_logic > grp_fft_top_fu_303_in_r_ce1;
    sc_signal< sc_lv<32> > grp_fft_top_fu_303_in_r_d1;
    sc_signal< sc_logic > grp_fft_top_fu_303_in_r_we1;
    sc_signal< sc_lv<14> > grp_fft_top_fu_303_out_r_address0;
    sc_signal< sc_logic > grp_fft_top_fu_303_out_r_ce0;
    sc_signal< sc_lv<32> > grp_fft_top_fu_303_out_r_d0;
    sc_signal< sc_logic > grp_fft_top_fu_303_out_r_we0;
    sc_signal< sc_lv<14> > grp_fft_top_fu_303_out_r_address1;
    sc_signal< sc_logic > grp_fft_top_fu_303_out_r_ce1;
    sc_signal< sc_lv<32> > grp_fft_top_fu_303_out_r_d1;
    sc_signal< sc_logic > grp_fft_top_fu_303_out_r_we1;
    sc_signal< sc_logic > grp_fft_top_fu_303_ovflo;
    sc_signal< sc_logic > grp_fft_top_fu_303_direction_ap_ack;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_start;
    sc_signal< sc_logic > grp_fft_top_fu_303_ovflo_ap_vld;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_idle;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_continue;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i_phi_fu_219_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_phi_fu_252_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i1_phi_fu_285_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > grp_fft_top_fu_303_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_sync_reg_grp_fft_top_fu_303_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_fft_top_fu_303_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<64> > zext_ln446_1_fu_379_p1;
    sc_signal< sc_lv<64> > zext_ln49_fu_406_p1;
    sc_signal< sc_lv<64> > zext_ln64_fu_664_p1;
    sc_signal< sc_lv<64> > zext_ln180_5_fu_741_p1;
    sc_signal< sc_lv<1> > icmp_ln45_fu_331_p2;
    sc_signal< sc_lv<8> > y_5_fu_325_p2;
    sc_signal< sc_lv<15> > tmp_37_fu_357_p3;
    sc_signal< sc_lv<16> > zext_ln45_1_fu_365_p1;
    sc_signal< sc_lv<16> > zext_ln446_fu_369_p1;
    sc_signal< sc_lv<16> > add_ln446_fu_373_p2;
    sc_signal< sc_lv<14> > zext_ln45_fu_397_p1;
    sc_signal< sc_lv<14> > shl_ln47_mid2_fu_390_p3;
    sc_signal< sc_lv<14> > tmp_84_fu_400_p2;
    sc_signal< sc_lv<1> > trunc_ln728_fu_411_p1;
    sc_signal< sc_lv<16> > shl_ln_fu_415_p3;
    sc_signal< sc_lv<1> > icmp_ln26_fu_446_p2;
    sc_signal< sc_lv<8> > y_fu_440_p2;
    sc_signal< sc_lv<7> > trunc_ln24_fu_468_p1;
    sc_signal< sc_lv<15> > tmp_38_fu_480_p3;
    sc_signal< sc_lv<8> > select_ln24_fu_452_p3;
    sc_signal< sc_lv<14> > zext_ln26_fu_492_p1;
    sc_signal< sc_lv<14> > shl_ln29_mid2_fu_472_p3;
    sc_signal< sc_lv<14> > tmp_fu_496_p2;
    sc_signal< sc_lv<16> > zext_ln26_1_fu_488_p1;
    sc_signal< sc_lv<16> > zext_ln1265_fu_507_p1;
    sc_signal< sc_lv<16> > add_ln1265_fu_511_p2;
    sc_signal< sc_lv<16> > p_Val2_12_fu_529_p1;
    sc_signal< sc_lv<17> > lhs_V_fu_533_p1;
    sc_signal< sc_lv<17> > rhs_V_fu_537_p1;
    sc_signal< sc_lv<16> > p_Val2_15_fu_547_p4;
    sc_signal< sc_lv<17> > lhs_V_7_fu_557_p1;
    sc_signal< sc_lv<17> > rhs_V_6_fu_561_p1;
    sc_signal< sc_lv<8> > grp_fu_575_p1;
    sc_signal< sc_lv<8> > grp_fu_580_p1;
    sc_signal< sc_lv<16> > grp_fu_575_p2;
    sc_signal< sc_lv<16> > grp_fu_580_p2;
    sc_signal< sc_lv<16> > trunc_ln703_1_fu_589_p1;
    sc_signal< sc_lv<16> > trunc_ln703_fu_585_p1;
    sc_signal< sc_lv<1> > icmp_ln59_fu_620_p2;
    sc_signal< sc_lv<8> > y_6_fu_614_p2;
    sc_signal< sc_lv<7> > trunc_ln57_fu_642_p1;
    sc_signal< sc_lv<14> > zext_ln59_fu_654_p1;
    sc_signal< sc_lv<14> > shl_ln62_mid2_fu_646_p3;
    sc_signal< sc_lv<14> > tmp_85_fu_658_p2;
    sc_signal< sc_lv<15> > trunc_ln851_fu_691_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_683_p3;
    sc_signal< sc_lv<1> > icmp_ln851_fu_695_p2;
    sc_signal< sc_lv<1> > ret_V_fu_675_p3;
    sc_signal< sc_lv<1> > and_ln850_fu_701_p2;
    sc_signal< sc_lv<1> > xor_ln850_fu_707_p2;
    sc_signal< sc_lv<15> > tmp_39_fu_721_p3;
    sc_signal< sc_lv<16> > zext_ln180_fu_732_p1;
    sc_signal< sc_lv<16> > zext_ln59_1_fu_728_p1;
    sc_signal< sc_lv<16> > add_ln180_fu_735_p2;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state29;
    static const sc_lv<9> ap_ST_fsm_state30;
    static const sc_lv<9> ap_ST_fsm_pp2_stage0;
    static const sc_lv<9> ap_ST_fsm_state34;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_MAD_address0();
    void thread_MAD_ce0();
    void thread_MAD_d0();
    void thread_MAD_we0();
    void thread_add_ln1265_fu_511_p2();
    void thread_add_ln180_fu_735_p2();
    void thread_add_ln24_fu_434_p2();
    void thread_add_ln43_fu_319_p2();
    void thread_add_ln446_fu_373_p2();
    void thread_add_ln57_fu_608_p2();
    void thread_and_ln850_fu_701_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter4();
    void thread_ap_block_state11_pp1_stage0_iter5();
    void thread_ap_block_state12_pp1_stage0_iter6();
    void thread_ap_block_state13_pp1_stage0_iter7();
    void thread_ap_block_state14_pp1_stage0_iter8();
    void thread_ap_block_state15_pp1_stage0_iter9();
    void thread_ap_block_state16_pp1_stage0_iter10();
    void thread_ap_block_state17_pp1_stage0_iter11();
    void thread_ap_block_state18_pp1_stage0_iter12();
    void thread_ap_block_state19_pp1_stage0_iter13();
    void thread_ap_block_state20_pp1_stage0_iter14();
    void thread_ap_block_state21_pp1_stage0_iter15();
    void thread_ap_block_state22_pp1_stage0_iter16();
    void thread_ap_block_state23_pp1_stage0_iter17();
    void thread_ap_block_state24_pp1_stage0_iter18();
    void thread_ap_block_state25_pp1_stage0_iter19();
    void thread_ap_block_state26_pp1_stage0_iter20();
    void thread_ap_block_state27_pp1_stage0_iter21();
    void thread_ap_block_state28_pp1_stage0_iter22();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_on_subcall_done();
    void thread_ap_block_state31_pp2_stage0_iter0();
    void thread_ap_block_state32_pp2_stage0_iter1();
    void thread_ap_block_state33_pp2_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_on_subcall_done();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state8_pp1_stage0_iter2();
    void thread_ap_block_state9_pp1_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_condition_pp2_exit_iter0_state31();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_y_0_i1_phi_fu_285_p4();
    void thread_ap_phi_mux_y_0_i_phi_fu_219_p4();
    void thread_ap_phi_mux_y_0_phi_fu_252_p4();
    void thread_ap_ready();
    void thread_ap_sync_grp_fft_top_fu_303_ap_done();
    void thread_ap_sync_grp_fft_top_fu_303_ap_ready();
    void thread_coe_a_M_imag_V_address0();
    void thread_coe_a_M_imag_V_ce0();
    void thread_coe_a_M_real_V_address0();
    void thread_coe_a_M_real_V_ce0();
    void thread_coe_b_V_address0();
    void thread_coe_b_V_ce0();
    void thread_fft_result_address0();
    void thread_fft_result_ce0();
    void thread_fft_result_we0();
    void thread_grp_fft_top_fu_303_ap_continue();
    void thread_grp_fft_top_fu_303_ap_start();
    void thread_grp_fft_top_fu_303_direction();
    void thread_grp_fft_top_fu_303_in_r_q0();
    void thread_grp_fu_575_p1();
    void thread_grp_fu_580_p1();
    void thread_icmp_ln24_fu_428_p2();
    void thread_icmp_ln26_fu_446_p2();
    void thread_icmp_ln43_fu_313_p2();
    void thread_icmp_ln45_fu_331_p2();
    void thread_icmp_ln57_fu_602_p2();
    void thread_icmp_ln59_fu_620_p2();
    void thread_icmp_ln851_fu_695_p2();
    void thread_lhs_V_7_fu_557_p1();
    void thread_lhs_V_fu_533_p1();
    void thread_p_Result_s_fu_683_p3();
    void thread_p_Val2_12_fu_529_p1();
    void thread_p_Val2_15_fu_547_p4();
    void thread_ret_V_13_fu_541_p2();
    void thread_ret_V_14_fu_565_p2();
    void thread_ret_V_fu_675_p3();
    void thread_rhs_V_6_fu_561_p1();
    void thread_rhs_V_fu_537_p1();
    void thread_select_ln24_1_fu_460_p3();
    void thread_select_ln24_fu_452_p3();
    void thread_select_ln359_fu_713_p3();
    void thread_select_ln43_1_fu_345_p3();
    void thread_select_ln43_fu_337_p3();
    void thread_select_ln57_1_fu_634_p3();
    void thread_select_ln57_fu_626_p3();
    void thread_sext_ln1148_fu_571_p1();
    void thread_shl_ln29_mid2_fu_472_p3();
    void thread_shl_ln47_mid2_fu_390_p3();
    void thread_shl_ln62_mid2_fu_646_p3();
    void thread_shl_ln_fu_415_p3();
    void thread_tmp9_address0();
    void thread_tmp9_ce0();
    void thread_tmp9_d0();
    void thread_tmp9_we0();
    void thread_tmp_37_fu_357_p3();
    void thread_tmp_38_fu_480_p3();
    void thread_tmp_39_fu_721_p3();
    void thread_tmp_84_fu_400_p2();
    void thread_tmp_85_fu_658_p2();
    void thread_tmp_fu_496_p2();
    void thread_trunc_ln24_fu_468_p1();
    void thread_trunc_ln43_fu_353_p1();
    void thread_trunc_ln57_fu_642_p1();
    void thread_trunc_ln703_1_fu_589_p1();
    void thread_trunc_ln703_fu_585_p1();
    void thread_trunc_ln728_fu_411_p1();
    void thread_trunc_ln851_fu_691_p1();
    void thread_x_5_fu_384_p2();
    void thread_x_6_fu_669_p2();
    void thread_x_fu_523_p2();
    void thread_x_io_V_address0();
    void thread_x_io_V_ce0();
    void thread_x_io_V_d0();
    void thread_x_io_V_we0();
    void thread_xor_ln850_fu_707_p2();
    void thread_y_5_fu_325_p2();
    void thread_y_6_fu_614_p2();
    void thread_y_fu_440_p2();
    void thread_zext_ln1265_1_fu_517_p1();
    void thread_zext_ln1265_fu_507_p1();
    void thread_zext_ln180_5_fu_741_p1();
    void thread_zext_ln180_fu_732_p1();
    void thread_zext_ln26_1_fu_488_p1();
    void thread_zext_ln26_fu_492_p1();
    void thread_zext_ln31_fu_502_p1();
    void thread_zext_ln446_1_fu_379_p1();
    void thread_zext_ln446_fu_369_p1();
    void thread_zext_ln45_1_fu_365_p1();
    void thread_zext_ln45_fu_397_p1();
    void thread_zext_ln49_fu_406_p1();
    void thread_zext_ln59_1_fu_728_p1();
    void thread_zext_ln59_fu_654_p1();
    void thread_zext_ln64_fu_664_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
