{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719467936867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719467936867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 13:58:56 2024 " "Processing started: Thu Jun 27 13:58:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719467936867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719467936867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder3_8 -c decoder3_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder3_8 -c decoder3_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719467936868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719467937508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/codes/fpgalearning/decoder3_8/sim/tb_decoder3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/codes/fpgalearning/decoder3_8/sim/tb_decoder3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_decoder3_8 " "Found entity 1: tb_decoder3_8" {  } { { "../sim/tb_decoder3_8.v" "" { Text "C:/Work/Codes/FPGALearning/decoder3_8/sim/tb_decoder3_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719467937534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719467937534 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\" decoder3_8.v(10) " "Verilog HDL syntax error at decoder3_8.v(10) near text \"always\";  expecting \";\"" {  } { { "../rtl/decoder3_8.v" "" { Text "C:/Work/Codes/FPGALearning/decoder3_8/rtl/decoder3_8.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1719467937536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/codes/fpgalearning/decoder3_8/rtl/decoder3_8.v 0 0 " "Found 0 design units, including 0 entities, in source file /work/codes/fpgalearning/decoder3_8/rtl/decoder3_8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719467937537 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719467937586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 27 13:58:57 2024 " "Processing ended: Thu Jun 27 13:58:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719467937586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719467937586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719467937586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719467937586 ""}
