jesd204_phy_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/jesd204_phy_0_sim_netlist.vhdl,
jesd204_phy_0_gt_tx_startup_fsm.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt/example_design/jesd204_phy_0_gt_tx_startup_fsm.vhd,
jesd204_phy_0_gt_rx_startup_fsm.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt/example_design/jesd204_phy_0_gt_rx_startup_fsm.vhd,
jesd204_phy_0_gt_init.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt_init.vhd,
jesd204_phy_0_gt_cpll_railing.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt_cpll_railing.vhd,
jesd204_phy_0_gt_gt.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt_gt.vhd,
jesd204_phy_0_gt_multi_gt.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt_multi_gt.vhd,
jesd204_phy_0_gt_sync_block.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt/example_design/jesd204_phy_0_gt_sync_block.vhd,
jesd204_phy_0_gt.vhd,vhdl,xil_defaultlib,../../../../Digitizer.srcs/sources_1/ip/jesd204_phy_0_2/ip_0/jesd204_phy_0_gt.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
