{
  "creator": "Yosys 0.54+29 (git sha1 7b0c1fe49, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "cmult": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "tests/verilog/cmult.v:5.1-71.10"
      },
      "parameter_default_values": {
        "AWIDTH": "00000000000000000000000000010000",
        "BWIDTH": "00000000000000000000000000010010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ar": {
          "direction": "input",
          "signed": 1,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "ai": {
          "direction": "input",
          "signed": 1,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "br": {
          "direction": "input",
          "signed": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "bi": {
          "direction": "input",
          "signed": 1,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "pr": {
          "direction": "output",
          "signed": 1,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
        },
        "pi": {
          "direction": "output",
          "signed": 1,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ]
        }
      },
      "cells": {
        "$add$tests/verilog/cmult.v:53$8": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100011",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100011",
            "Y_WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:53.16-53.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
            "B": [ 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
            "Y": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245 ]
          }
        },
        "$add$tests/verilog/cmult.v:62$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:62.15-62.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
            "B": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ],
            "Y": [ 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ]
          }
        },
        "$add$tests/verilog/cmult.v:65$12": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100011",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100011",
            "Y_WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:65.15-65.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
            "B": [ 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "Y": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ]
          }
        },
        "$mul$tests/verilog/cmult.v:40$4": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:40.16-40.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
            "B": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
            "Y": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475 ]
          }
        },
        "$mul$tests/verilog/cmult.v:51$7": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010011",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:51.16-51.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494 ],
            "B": [ 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510 ],
            "Y": [ 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ]
          }
        },
        "$mul$tests/verilog/cmult.v:63$11": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010011",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:63.15-63.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564 ],
            "B": [ 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580 ],
            "Y": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ]
          }
        },
        "$procdff$13": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
            "Q": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ]
          }
        },
        "$procdff$14": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ],
            "Q": [ 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580 ]
          }
        },
        "$procdff$15": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
            "Q": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564 ]
          }
        },
        "$procdff$16": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
            "Q": [ 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ]
          }
        },
        "$procdff$17": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ],
            "Q": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ]
          }
        },
        "$procdff$18": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
            "Q": [ 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ]
          }
        },
        "$procdff$19": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
            "Q": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ]
          }
        },
        "$procdff$20": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
            "Q": [ 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510 ]
          }
        },
        "$procdff$21": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733 ],
            "Q": [ 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494 ]
          }
        },
        "$procdff$22": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ],
            "Q": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ]
          }
        },
        "$procdff$23": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245 ],
            "Q": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
          }
        },
        "$procdff$24": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
            "Q": [ 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
          }
        },
        "$procdff$25": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750 ],
            "Q": [ 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ]
          }
        },
        "$procdff$26": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475 ],
            "Q": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ]
          }
        },
        "$procdff$27": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
            "Q": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ]
          }
        },
        "$procdff$28": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "Q": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ]
          }
        },
        "$procdff$29": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
            "Q": [ 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ]
          }
        },
        "$procdff$30": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
            "Q": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ]
          }
        },
        "$procdff$31": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ],
            "Q": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ]
          }
        },
        "$procdff$32": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
            "Q": [ 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ]
          }
        },
        "$procdff$33": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
            "Q": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ]
          }
        },
        "$procdff$34": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
            "Q": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ]
          }
        },
        "$procdff$35": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            "Q": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853 ]
          }
        },
        "$procdff$36": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853 ],
            "Q": [ 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ]
          }
        },
        "$procdff$37": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ],
            "Q": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ]
          }
        },
        "$sub$tests/verilog/cmult.v:39$3": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:39.16-39.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ],
            "B": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
            "Y": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750 ]
          }
        },
        "$sub$tests/verilog/cmult.v:50$6": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "tests/verilog/cmult.v:50.16-50.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
            "B": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ],
            "Y": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733 ]
          }
        }
      },
      "netnames": {
        "$0\\addcommon[16:0]": {
          "hide_name": 1,
          "bits": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          }
        },
        "$0\\addi[18:0]": {
          "hide_name": 1,
          "bits": [ 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\addr[18:0]": {
          "hide_name": 1,
          "bits": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$0\\ai_d[15:0]": {
          "hide_name": 1,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\ai_dd[15:0]": {
          "hide_name": 1,
          "bits": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\ai_ddd[15:0]": {
          "hide_name": 1,
          "bits": [ 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\ai_dddd[15:0]": {
          "hide_name": 1,
          "bits": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\ar_d[15:0]": {
          "hide_name": 1,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\ar_dd[15:0]": {
          "hide_name": 1,
          "bits": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\ar_ddd[15:0]": {
          "hide_name": 1,
          "bits": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$0\\ar_dddd[15:0]": {
          "hide_name": 1,
          "bits": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$0\\bi_d[17:0]": {
          "hide_name": 1,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\bi_dd[17:0]": {
          "hide_name": 1,
          "bits": [ 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\bi_ddd[17:0]": {
          "hide_name": 1,
          "bits": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\br_d[17:0]": {
          "hide_name": 1,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\br_dd[17:0]": {
          "hide_name": 1,
          "bits": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\br_ddd[17:0]": {
          "hide_name": 1,
          "bits": [ 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:21.1-33.5"
          }
        },
        "$0\\common[34:0]": {
          "hide_name": 1,
          "bits": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          }
        },
        "$0\\commonr1[34:0]": {
          "hide_name": 1,
          "bits": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$0\\commonr2[34:0]": {
          "hide_name": 1,
          "bits": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\mult0[34:0]": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:37.1-42.5"
          }
        },
        "$0\\multi[34:0]": {
          "hide_name": 1,
          "bits": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\multr[34:0]": {
          "hide_name": 1,
          "bits": [ 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$0\\pi_int[34:0]": {
          "hide_name": 1,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:58.1-66.5"
          }
        },
        "$0\\pr_int[34:0]": {
          "hide_name": 1,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:46.1-54.5"
          }
        },
        "$add$tests/verilog/cmult.v:53$8_Y": {
          "hide_name": 1,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:53.16-53.32"
          }
        },
        "$add$tests/verilog/cmult.v:62$10_Y": {
          "hide_name": 1,
          "bits": [ 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:62.15-62.30"
          }
        },
        "$add$tests/verilog/cmult.v:65$12_Y": {
          "hide_name": 1,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:65.15-65.31"
          }
        },
        "$mul$tests/verilog/cmult.v:40$4_Y": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:40.16-40.33"
          }
        },
        "$mul$tests/verilog/cmult.v:51$7_Y": {
          "hide_name": 1,
          "bits": [ 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:51.16-51.30"
          }
        },
        "$mul$tests/verilog/cmult.v:63$11_Y": {
          "hide_name": 1,
          "bits": [ 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:63.15-63.29"
          }
        },
        "$sub$tests/verilog/cmult.v:39$3_Y": {
          "hide_name": 1,
          "bits": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:39.16-39.27"
          }
        },
        "$sub$tests/verilog/cmult.v:50$6_Y": {
          "hide_name": 1,
          "bits": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:50.16-50.31"
          }
        },
        "addcommon": {
          "hide_name": 0,
          "bits": [ 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:16.24-16.33"
          }
        },
        "addi": {
          "hide_name": 0,
          "bits": [ 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:17.30-17.34"
          }
        },
        "addr": {
          "hide_name": 0,
          "bits": [ 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:17.24-17.28"
          }
        },
        "ai": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:8.40-8.42"
          }
        },
        "ai_d": {
          "hide_name": 0,
          "bits": [ 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:13.25-13.29"
          }
        },
        "ai_dd": {
          "hide_name": 0,
          "bits": [ 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:13.31-13.36"
          }
        },
        "ai_ddd": {
          "hide_name": 0,
          "bits": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:13.38-13.44"
          }
        },
        "ai_dddd": {
          "hide_name": 0,
          "bits": [ 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:13.46-13.53"
          }
        },
        "ar": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:8.36-8.38"
          }
        },
        "ar_d": {
          "hide_name": 0,
          "bits": [ 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:14.25-14.29"
          }
        },
        "ar_dd": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:14.31-14.36"
          }
        },
        "ar_ddd": {
          "hide_name": 0,
          "bits": [ 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:14.38-14.44"
          }
        },
        "ar_dddd": {
          "hide_name": 0,
          "bits": [ 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:14.46-14.53"
          }
        },
        "bi": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:9.40-9.42"
          }
        },
        "bi_d": {
          "hide_name": 0,
          "bits": [ 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.25-15.29"
          }
        },
        "bi_dd": {
          "hide_name": 0,
          "bits": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.31-15.36"
          }
        },
        "bi_ddd": {
          "hide_name": 0,
          "bits": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.38-15.44"
          }
        },
        "br": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:9.36-9.38"
          }
        },
        "br_d": {
          "hide_name": 0,
          "bits": [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.46-15.50"
          }
        },
        "br_dd": {
          "hide_name": 0,
          "bits": [ 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.52-15.57"
          }
        },
        "br_ddd": {
          "hide_name": 0,
          "bits": [ 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:15.59-15.65"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "tests/verilog/cmult.v:7.11-7.14"
          }
        },
        "common": {
          "hide_name": 0,
          "bits": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:19.30-19.36"
          }
        },
        "commonr1": {
          "hide_name": 0,
          "bits": [ 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:19.38-19.46"
          }
        },
        "commonr2": {
          "hide_name": 0,
          "bits": [ 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:19.48-19.56"
          }
        },
        "mult0": {
          "hide_name": 0,
          "bits": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:18.30-18.35"
          }
        },
        "multi": {
          "hide_name": 0,
          "bits": [ 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:18.44-18.49"
          }
        },
        "multr": {
          "hide_name": 0,
          "bits": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:18.37-18.42"
          }
        },
        "pi": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:10.41-10.43"
          }
        },
        "pi_int": {
          "hide_name": 0,
          "bits": [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:18.59-18.65"
          }
        },
        "pr": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:10.37-10.39"
          }
        },
        "pr_int": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "signed": 1,
          "attributes": {
            "src": "tests/verilog/cmult.v:18.51-18.57"
          }
        }
      }
    }
  }
}
