Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/msca8h/Projects/EEE3163-pcfg/fdce_test_isim_beh.exe -prj /home/msca8h/Projects/EEE3163-pcfg/fdce_test_beh.prj work.fdce_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/fdce.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/fdce_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85368 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity fdce [fdce_default]
Compiling architecture behavior of entity fdce_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/msca8h/Projects/EEE3163-pcfg/fdce_test_isim_beh.exe
Fuse Memory Usage: 1175376 KB
Fuse CPU Usage: 1150 ms
GCC CPU Usage: 200 ms
