// Seed: 3919234087
module module_0 #(
    parameter id_1 = 32'd21
);
  parameter id_1 = 1;
  id_2 :
  assert property (@(posedge -1'b0) -1)
  else id_3;
  assign module_1.id_0 = 0;
  assign id_2 = 1;
  assign id_2 = -1;
  wire [1  -  1 : id_1] id_4;
  int id_5;
  ;
  wire [id_1 : -1] id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri0  id_2
);
  assign id_0 = -1'h0;
  logic id_4[1  +  -1 : 1 'b0];
  ;
  module_0 modCall_1 ();
endmodule
